// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "04/24/2022 12:04:42"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module RTRT (
	CLK,
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	DRAM_CLK,
	DRAM_CKE,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_DQ,
	DRAM_LDQM,
	DRAM_UDQM,
	DRAM_CS_N,
	DRAM_WE_N,
	DRAM_CAS_N,
	DRAM_RAS_N,
	VGA_HS,
	VGA_VS,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLK;
input 	[1:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[7:0] HEX0;
output 	[7:0] HEX1;
output 	[7:0] HEX2;
output 	[7:0] HEX3;
output 	[7:0] HEX4;
output 	[7:0] HEX5;
output 	DRAM_CLK;
output 	DRAM_CKE;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	[15:0] DRAM_DQ;
output 	DRAM_LDQM;
output 	DRAM_UDQM;
output 	DRAM_CS_N;
output 	DRAM_WE_N;
output 	DRAM_CAS_N;
output 	DRAM_RAS_N;
output 	VGA_HS;
output 	VGA_VS;
output 	[3:0] VGA_R;
output 	[3:0] VGA_G;
output 	[3:0] VGA_B;

// Design Ports Information
// KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[7]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[7]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[7]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[7]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[7]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[7]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CLK	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CKE	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[1]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[2]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[3]	=>  Location: PIN_U18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[4]	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[5]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[6]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[7]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[8]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[9]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[10]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[11]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[12]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_BA[0]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_BA[1]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_LDQM	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_UDQM	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CS_N	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_WE_N	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CAS_N	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_RAS_N	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[0]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[1]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[2]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[4]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[5]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[6]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[7]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[8]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[9]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[10]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[11]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[12]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[13]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[14]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[15]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_TDO~~padout ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \~ALTERA_TDO~~obuf_o ;
wire \KEY[0]~input_o ;
wire \CLK~input_o ;
wire \SDRAM_PLL|altpll_component|auto_generated|wire_pll1_fbout ;
wire \SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \SDRAM|Add0~0_combout ;
wire \SDRAM|Add0~1 ;
wire \SDRAM|Add0~2_combout ;
wire \SDRAM|refresh_counter~8_combout ;
wire \SDRAM|Equal0~3_combout ;
wire \SDRAM|Add0~3 ;
wire \SDRAM|Add0~4_combout ;
wire \SDRAM|Add0~5 ;
wire \SDRAM|Add0~6_combout ;
wire \SDRAM|Add0~7 ;
wire \SDRAM|Add0~8_combout ;
wire \SDRAM|refresh_counter~6_combout ;
wire \SDRAM|Add0~9 ;
wire \SDRAM|Add0~10_combout ;
wire \SDRAM|refresh_counter~7_combout ;
wire \SDRAM|Add0~11 ;
wire \SDRAM|Add0~12_combout ;
wire \SDRAM|refresh_counter~5_combout ;
wire \SDRAM|Add0~13 ;
wire \SDRAM|Add0~14_combout ;
wire \SDRAM|refresh_counter~4_combout ;
wire \SDRAM|Add0~15 ;
wire \SDRAM|Add0~16_combout ;
wire \SDRAM|refresh_counter[8]~12_combout ;
wire \SDRAM|Add0~17 ;
wire \SDRAM|Add0~18_combout ;
wire \SDRAM|refresh_counter[9]~11_combout ;
wire \SDRAM|Add0~19 ;
wire \SDRAM|Add0~20_combout ;
wire \SDRAM|refresh_counter~1_combout ;
wire \SDRAM|Add0~21 ;
wire \SDRAM|Add0~22_combout ;
wire \SDRAM|refresh_counter~3_combout ;
wire \SDRAM|Add0~23 ;
wire \SDRAM|Add0~24_combout ;
wire \SDRAM|refresh_counter~2_combout ;
wire \SDRAM|Add0~25 ;
wire \SDRAM|Add0~26_combout ;
wire \SDRAM|refresh_counter~0_combout ;
wire \SDRAM|Equal0~0_combout ;
wire \SDRAM|Equal0~1_combout ;
wire \SDRAM|Equal0~2_combout ;
wire \SDRAM|Equal0~4_combout ;
wire \SDRAM|i_next.000~0_combout ;
wire \SDRAM|i_next.000~q ;
wire \SDRAM|Selector7~0_combout ;
wire \SDRAM|i_state.000~q ;
wire \SDRAM|WideOr6~0_combout ;
wire \SDRAM|i_count[0]~3_combout ;
wire \SDRAM|i_count[0]~4_combout ;
wire \SDRAM|Selector13~0_combout ;
wire \SDRAM|Selector13~1_combout ;
wire \SDRAM|i_count[1]~0_combout ;
wire \SDRAM|i_count[1]~1_combout ;
wire \SDRAM|i_count[1]~2_combout ;
wire \SDRAM|Selector16~0_combout ;
wire \SDRAM|Selector8~0_combout ;
wire \SDRAM|i_state.001~q ;
wire \SDRAM|Selector6~0_combout ;
wire \SDRAM|Selector5~0_combout ;
wire \SDRAM|Selector4~0_combout ;
wire \SDRAM|Selector4~1_combout ;
wire \SDRAM|Selector18~1_combout ;
wire \SDRAM|Selector16~1_combout ;
wire \SDRAM|i_next.010~q ;
wire \SDRAM|Selector9~0_combout ;
wire \SDRAM|i_state.010~q ;
wire \SDRAM|Selector10~0_combout ;
wire \SDRAM|Selector10~1_combout ;
wire \SDRAM|i_state.011~q ;
wire \SDRAM|Selector18~0_combout ;
wire \SDRAM|Selector18~2_combout ;
wire \SDRAM|i_next.111~q ;
wire \SDRAM|Selector12~0_combout ;
wire \SDRAM|i_state.111~q ;
wire \SDRAM|Selector17~0_combout ;
wire \SDRAM|i_next.101~q ;
wire \SDRAM|i_state.101~0_combout ;
wire \SDRAM|i_state.101~q ;
wire \SDRAM|init_done~0_combout ;
wire \SDRAM|init_done~q ;
wire \SDRAM|active_cs_n~0_combout ;
wire \SDRAM|active_cs_n~1_combout ;
wire \SDRAM|active_cs_n~q ;
wire \SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \DRAM_WRITE_ENABLE~q ;
wire \counter~1_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0_combout ;
wire \Add2~0_combout ;
wire \Add2~2_combout ;
wire \counter[17]~0_combout ;
wire \Add2~1 ;
wire \Add2~3_combout ;
wire \Add2~51_combout ;
wire \Add2~4 ;
wire \Add2~5_combout ;
wire \Add2~52_combout ;
wire \Add2~6 ;
wire \Add2~7_combout ;
wire \Add2~53_combout ;
wire \Add2~8 ;
wire \Add2~9_combout ;
wire \Add2~54_combout ;
wire \Add2~10 ;
wire \Add2~11_combout ;
wire \Add2~55_combout ;
wire \Add2~12 ;
wire \Add2~13_combout ;
wire \Add2~56_combout ;
wire \Add2~14 ;
wire \Add2~15_combout ;
wire \Add2~57_combout ;
wire \Add2~16 ;
wire \Add2~17_combout ;
wire \Add2~73_combout ;
wire \Add2~18 ;
wire \Add2~19_combout ;
wire \Add2~72_combout ;
wire \Add2~20 ;
wire \Add2~21_combout ;
wire \Add2~71_combout ;
wire \Add2~22 ;
wire \Add2~23_combout ;
wire \Add2~70_combout ;
wire \Add2~24 ;
wire \Add2~25_combout ;
wire \Add2~69_combout ;
wire \Add2~26 ;
wire \Add2~27_combout ;
wire \Add2~68_combout ;
wire \Add2~28 ;
wire \Add2~29_combout ;
wire \Add2~67_combout ;
wire \Add2~30 ;
wire \Add2~31_combout ;
wire \Add2~66_combout ;
wire \Add2~32 ;
wire \Add2~33_combout ;
wire \Add2~65_combout ;
wire \Add2~34 ;
wire \Add2~35_combout ;
wire \Add2~64_combout ;
wire \Add2~36 ;
wire \Add2~37_combout ;
wire \Add2~63_combout ;
wire \Add2~38 ;
wire \Add2~39_combout ;
wire \Add2~62_combout ;
wire \Add2~40 ;
wire \Add2~41_combout ;
wire \Add2~61_combout ;
wire \Add2~42 ;
wire \Add2~43_combout ;
wire \Add2~60_combout ;
wire \Add2~44 ;
wire \Add2~45_combout ;
wire \Add2~59_combout ;
wire \Add2~46 ;
wire \Add2~47_combout ;
wire \Add2~58_combout ;
wire \Add2~48 ;
wire \Add2~49_combout ;
wire \counter[24]~2_combout ;
wire \DRAM_ADDRESS~1_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|Mux0~0_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|wr_address~q ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~0_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[32]~15_combout ;
wire \DRAM_ADDRESS~15_combout ;
wire \DRAM_ADDRESS[12]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[30]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[30]~13_combout ;
wire \SDRAM|Equal3~1_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[43]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[43]~12_combout ;
wire \SDRAM|active_rnw~feeder_combout ;
wire \SDRAM|active_rnw~q ;
wire \SDRAM|rnw_match~0_combout ;
wire \DRAM_ADDRESS~14_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[29]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[29]~11_combout ;
wire \SDRAM|Equal3~0_combout ;
wire \DRAM_ADDRESS~13_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[28]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[28]~10_combout ;
wire \SDRAM|Equal2~0_combout ;
wire \SDRAM|pending~0_combout ;
wire \SDRAM|m_next~20_combout ;
wire \SDRAM|Selector35~0_combout ;
wire \SDRAM|Selector34~2_combout ;
wire \SDRAM|Selector34~6_combout ;
wire \SDRAM|Selector34~3_combout ;
wire \SDRAM|Selector34~4_combout ;
wire \SDRAM|Selector34~5_combout ;
wire \SDRAM|m_next.000001000~q ;
wire \SDRAM|Selector27~1_combout ;
wire \SDRAM|Selector27~2_combout ;
wire \SDRAM|Selector29~0_combout ;
wire \SDRAM|Selector29~1_combout ;
wire \SDRAM|m_state.000100000~q ;
wire \SDRAM|Selector30~0_combout ;
wire \SDRAM|Selector30~1_combout ;
wire \SDRAM|m_state.001000000~q ;
wire \SDRAM|Selector39~0_combout ;
wire \SDRAM|Selector39~1_combout ;
wire \SDRAM|Selector39~2_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal1~0_combout ;
wire \SDRAM|m_next~19_combout ;
wire \SDRAM|Selector39~3_combout ;
wire \SDRAM|Selector38~0_combout ;
wire \SDRAM|Selector39~4_combout ;
wire \SDRAM|Selector38~2_combout ;
wire \SDRAM|Selector38~1_combout ;
wire \SDRAM|Selector38~3_combout ;
wire \SDRAM|Selector38~4_combout ;
wire \SDRAM|Selector38~5_combout ;
wire \SDRAM|Selector27~0_combout ;
wire \SDRAM|Selector27~3_combout ;
wire \SDRAM|WideOr8~0_combout ;
wire \SDRAM|Selector27~5_combout ;
wire \SDRAM|Selector27~6_combout ;
wire \SDRAM|Selector27~4_combout ;
wire \SDRAM|Selector27~7_combout ;
wire \SDRAM|m_state.000001000~q ;
wire \SDRAM|Selector100~0_combout ;
wire \SDRAM|active_rnw~0_combout ;
wire \SDRAM|active_rnw~1_combout ;
wire \SDRAM|active_rnw~2_combout ;
wire \SDRAM|Equal3~3_combout ;
wire \DRAM_ADDRESS~2_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[31]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[31]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[31]~14_combout ;
wire \SDRAM|Equal3~2_combout ;
wire \DRAM_ADDRESS~0_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[33]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[33]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[33]~16_combout ;
wire \SDRAM|Equal3~4_combout ;
wire \SDRAM|pending~1_combout ;
wire \SDRAM|Selector41~0_combout ;
wire \SDRAM|Selector32~1_combout ;
wire \SDRAM|Selector32~2_combout ;
wire \SDRAM|m_state.100000000~q ;
wire \SDRAM|Selector26~1_combout ;
wire \SDRAM|Selector26~0_combout ;
wire \SDRAM|Selector26~2_combout ;
wire \SDRAM|m_state.000000100~q ;
wire \SDRAM|Selector36~0_combout ;
wire \SDRAM|Selector25~4_combout ;
wire \SDRAM|Selector36~1_combout ;
wire \SDRAM|Selector36~2_combout ;
wire \SDRAM|m_next.010000000~q ;
wire \SDRAM|Selector31~0_combout ;
wire \SDRAM|m_state.010000000~q ;
wire \SDRAM|Selector23~0_combout ;
wire \SDRAM|ack_refresh_request~q ;
wire \SDRAM|refresh_request~0_combout ;
wire \SDRAM|refresh_request~q ;
wire \SDRAM|Selector32~0_combout ;
wire \SDRAM|Selector33~0_combout ;
wire \SDRAM|m_addr[0]~3_combout ;
wire \SDRAM|Selector33~1_combout ;
wire \SDRAM|Selector33~2_combout ;
wire \SDRAM|Selector33~3_combout ;
wire \SDRAM|m_next.000000001~q ;
wire \SDRAM|Selector24~0_combout ;
wire \SDRAM|Selector24~1_combout ;
wire \SDRAM|m_state.000000001~q ;
wire \SDRAM|Selector25~5_combout ;
wire \SDRAM|Selector41~1_combout ;
wire \SDRAM|Selector41~2_combout ;
wire \SDRAM|f_pop~q ;
wire \SDRAM|f_select~combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entries[1]~2_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entries[0]~3_combout ;
wire \SDRAM|Selector25~6_combout ;
wire \SDRAM|m_state.000000010~q ;
wire \SDRAM|Selector35~1_combout ;
wire \SDRAM|m_next.000010000~q ;
wire \SDRAM|Selector28~0_combout ;
wire \SDRAM|m_state.000010000~q ;
wire \DATA_TO_DRAM~14_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[0]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[0]~17_combout ;
wire \SDRAM|m_data[0]~_Duplicate_1_q ;
wire \SDRAM|Selector116~0_combout ;
wire \SDRAM|Selector116~1_combout ;
wire \SDRAM|always5~0_combout ;
wire \SDRAM|oe~q ;
wire \DATA_TO_DRAM~15_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[1]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[1]~18_combout ;
wire \SDRAM|m_data[1]~_Duplicate_1_q ;
wire \SDRAM|Selector115~0_combout ;
wire \SDRAM|Selector115~1_combout ;
wire \SDRAM|oe~_Duplicate_1_q ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Add0~0_combout ;
wire \DATA_TO_DRAM[2]~17_cout ;
wire \DATA_TO_DRAM[2]~19_cout ;
wire \DATA_TO_DRAM[2]~20_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[2]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[2]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[2]~19_combout ;
wire \SDRAM|m_data[2]~_Duplicate_1_q ;
wire \SDRAM|Selector114~0_combout ;
wire \SDRAM|Selector114~1_combout ;
wire \SDRAM|oe~_Duplicate_2_q ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \DATA_TO_DRAM[2]~21 ;
wire \DATA_TO_DRAM[3]~22_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[3]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[3]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[3]~20_combout ;
wire \SDRAM|m_data[3]~_Duplicate_1_q ;
wire \SDRAM|Selector113~0_combout ;
wire \SDRAM|Selector113~1_combout ;
wire \SDRAM|oe~_Duplicate_3_q ;
wire \SDRAM|m_data[4]~_Duplicate_1_q ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \DATA_TO_DRAM[3]~23 ;
wire \DATA_TO_DRAM[4]~24_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[4]~21_combout ;
wire \SDRAM|Selector112~0_combout ;
wire \SDRAM|Selector112~1_combout ;
wire \SDRAM|oe~_Duplicate_4_q ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \DATA_TO_DRAM[4]~25 ;
wire \DATA_TO_DRAM[5]~26_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[5]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[5]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[5]~22_combout ;
wire \SDRAM|m_data[5]~_Duplicate_1_q ;
wire \SDRAM|Selector111~0_combout ;
wire \SDRAM|Selector111~1_combout ;
wire \SDRAM|oe~_Duplicate_5_q ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \DATA_TO_DRAM[5]~27 ;
wire \DATA_TO_DRAM[6]~28_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[6]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[6]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[6]~23_combout ;
wire \SDRAM|m_data[6]~_Duplicate_1_q ;
wire \SDRAM|Selector110~0_combout ;
wire \SDRAM|Selector110~1_combout ;
wire \SDRAM|oe~_Duplicate_6_q ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \DATA_TO_DRAM[6]~29 ;
wire \DATA_TO_DRAM[7]~30_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[7]~24_combout ;
wire \SDRAM|m_data[7]~_Duplicate_1_q ;
wire \SDRAM|Selector109~0_combout ;
wire \SDRAM|Selector109~1_combout ;
wire \SDRAM|oe~_Duplicate_7_q ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \DATA_TO_DRAM[7]~31 ;
wire \DATA_TO_DRAM[8]~32_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[8]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[8]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[8]~25_combout ;
wire \SDRAM|m_data[8]~_Duplicate_1_q ;
wire \SDRAM|Selector108~0_combout ;
wire \SDRAM|Selector108~1_combout ;
wire \SDRAM|oe~_Duplicate_8_q ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \DATA_TO_DRAM[8]~33 ;
wire \DATA_TO_DRAM[9]~34_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[9]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[9]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[9]~26_combout ;
wire \SDRAM|m_data[9]~_Duplicate_1_q ;
wire \SDRAM|Selector107~0_combout ;
wire \SDRAM|Selector107~1_combout ;
wire \SDRAM|oe~_Duplicate_9_q ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \DATA_TO_DRAM[9]~35 ;
wire \DATA_TO_DRAM[10]~36_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[10]~27_combout ;
wire \SDRAM|m_data[10]~_Duplicate_1_q ;
wire \SDRAM|Selector106~0_combout ;
wire \SDRAM|Selector106~1_combout ;
wire \SDRAM|oe~_Duplicate_10_q ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \DATA_TO_DRAM[10]~37 ;
wire \DATA_TO_DRAM[11]~38_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[11]~28_combout ;
wire \SDRAM|m_data[11]~_Duplicate_1_q ;
wire \SDRAM|Selector105~0_combout ;
wire \SDRAM|Selector105~1_combout ;
wire \SDRAM|oe~_Duplicate_11_q ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \DATA_TO_DRAM[11]~39 ;
wire \DATA_TO_DRAM[12]~40_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[12]~29_combout ;
wire \SDRAM|m_data[12]~_Duplicate_1_q ;
wire \SDRAM|Selector104~0_combout ;
wire \SDRAM|Selector104~1_combout ;
wire \SDRAM|oe~_Duplicate_12_q ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \DATA_TO_DRAM[12]~41 ;
wire \DATA_TO_DRAM[13]~42_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[13]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[13]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[13]~30_combout ;
wire \SDRAM|m_data[13]~_Duplicate_1_q ;
wire \SDRAM|Selector103~0_combout ;
wire \SDRAM|Selector103~1_combout ;
wire \SDRAM|oe~_Duplicate_13_q ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \DATA_TO_DRAM[13]~43 ;
wire \DATA_TO_DRAM[14]~44_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[14]~31_combout ;
wire \SDRAM|m_data[14]~_Duplicate_1_q ;
wire \SDRAM|Selector102~0_combout ;
wire \SDRAM|Selector102~1_combout ;
wire \SDRAM|oe~_Duplicate_14_q ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \DATA_TO_DRAM[14]~45 ;
wire \DATA_TO_DRAM[15]~46_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[15]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[15]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[15]~32_combout ;
wire \SDRAM|m_data[15]~_Duplicate_1_q ;
wire \SDRAM|Selector101~0_combout ;
wire \SDRAM|Selector101~1_combout ;
wire \SDRAM|oe~_Duplicate_15_q ;
wire \DRAM_DQ[0]~input_o ;
wire \LEDR~0_combout ;
wire \SDRAM|Selector2~0_combout ;
wire \SDRAM|Selector2~1_combout ;
wire \SDRAM|Selector21~0_combout ;
wire \SDRAM|Selector21~1_combout ;
wire \SDRAM|m_cmd[1]~_Duplicate_1_q ;
wire \SDRAM|Selector1~0_combout ;
wire \SDRAM|Selector20~0_combout ;
wire \SDRAM|m_cmd[2]~_Duplicate_1_q ;
wire \SDRAM|Selector3~0_combout ;
wire \SDRAM|Selector3~1_combout ;
wire \SDRAM|Selector22~0_combout ;
wire \SDRAM|Selector22~1_combout ;
wire \SDRAM|m_cmd[0]~_Duplicate_1_q ;
wire \SDRAM|Equal4~0_combout ;
wire \SDRAM|rd_valid[1]~feeder_combout ;
wire \SDRAM|rd_valid[2]~feeder_combout ;
wire \SDRAM|za_valid~q ;
wire \LEDR[0]~1_combout ;
wire \LEDR[0]~reg0_q ;
wire \DRAM_DQ[1]~input_o ;
wire \LEDR~2_combout ;
wire \LEDR[1]~reg0_q ;
wire \DRAM_DQ[2]~input_o ;
wire \LEDR~3_combout ;
wire \LEDR[2]~reg0_q ;
wire \DRAM_DQ[3]~input_o ;
wire \LEDR~4_combout ;
wire \LEDR[3]~reg0_q ;
wire \DRAM_DQ[4]~input_o ;
wire \LEDR~5_combout ;
wire \LEDR[4]~reg0_q ;
wire \DRAM_DQ[5]~input_o ;
wire \LEDR~6_combout ;
wire \LEDR[5]~reg0_q ;
wire \DRAM_DQ[6]~input_o ;
wire \LEDR~7_combout ;
wire \LEDR[6]~reg0_q ;
wire \DRAM_DQ[7]~input_o ;
wire \LEDR~8_combout ;
wire \LEDR[7]~reg0_q ;
wire \LEDR[8]~reg0feeder_combout ;
wire \LEDR[8]~reg0_q ;
wire \LEDR[9]~reg0feeder_combout ;
wire \LEDR[9]~reg0_q ;
wire \hex0|WideOr6~0_combout ;
wire \hex0|WideOr5~0_combout ;
wire \hex0|WideOr4~0_combout ;
wire \hex0|WideOr3~0_combout ;
wire \hex0|WideOr2~0_combout ;
wire \hex0|WideOr1~0_combout ;
wire \hex0|WideOr0~0_combout ;
wire \SDRAM|i_addr[12]~feeder_combout ;
wire \SW[0]~input_o ;
wire \DRAM_ADDRESS~3_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[18]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[18]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[18]~0_combout ;
wire \SDRAM|m_addr[0]~2_combout ;
wire \SDRAM|Selector98~0_combout ;
wire \SDRAM|Selector98~1_combout ;
wire \SDRAM|m_addr[0]~4_combout ;
wire \SW[1]~input_o ;
wire \DRAM_ADDRESS~4_combout ;
wire \DRAM_ADDRESS[1]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[19]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[19]~1_combout ;
wire \SDRAM|active_addr[1]~feeder_combout ;
wire \SDRAM|Selector97~0_combout ;
wire \SDRAM|Selector97~1_combout ;
wire \SW[2]~input_o ;
wire \DRAM_ADDRESS~5_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[20]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[20]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[20]~2_combout ;
wire \SDRAM|Selector96~0_combout ;
wire \SDRAM|Selector96~1_combout ;
wire \SW[3]~input_o ;
wire \DRAM_ADDRESS~6_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[21]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[21]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[21]~3_combout ;
wire \SDRAM|Selector95~0_combout ;
wire \SDRAM|Selector95~1_combout ;
wire \SW[4]~input_o ;
wire \DRAM_ADDRESS~7_combout ;
wire \DRAM_ADDRESS[4]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[22]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[22]~4_combout ;
wire \SDRAM|Selector94~0_combout ;
wire \SDRAM|Selector94~1_combout ;
wire \SW[5]~input_o ;
wire \DRAM_ADDRESS~8_combout ;
wire \DRAM_ADDRESS[5]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[23]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[23]~5_combout ;
wire \SDRAM|Selector93~2_combout ;
wire \SDRAM|Selector93~3_combout ;
wire \SW[6]~input_o ;
wire \DRAM_ADDRESS~9_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[24]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[24]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[24]~6_combout ;
wire \SDRAM|Selector92~0_combout ;
wire \SDRAM|Selector92~1_combout ;
wire \SW[7]~input_o ;
wire \DRAM_ADDRESS~10_combout ;
wire \DRAM_ADDRESS[7]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[25]~7_combout ;
wire \SDRAM|active_addr[7]~feeder_combout ;
wire \SDRAM|Selector91~0_combout ;
wire \SDRAM|Selector91~1_combout ;
wire \SW[8]~input_o ;
wire \DRAM_ADDRESS~11_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[26]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[26]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[26]~8_combout ;
wire \SDRAM|active_addr[8]~feeder_combout ;
wire \SDRAM|Selector90~0_combout ;
wire \SDRAM|Selector90~1_combout ;
wire \SW[9]~input_o ;
wire \DRAM_ADDRESS~12_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[27]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[27]~feeder_combout ;
wire \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[27]~9_combout ;
wire \SDRAM|Selector89~0_combout ;
wire \SDRAM|Selector89~1_combout ;
wire \SDRAM|Selector88~0_combout ;
wire \SDRAM|m_bank[0]~_Duplicate_1_q ;
wire \SDRAM|Selector100~2_combout ;
wire \SDRAM|Selector100~1_combout ;
wire \SDRAM|Selector100~3_combout ;
wire \SDRAM|Selector19~2_combout ;
wire \SDRAM|Selector19~1_combout ;
wire \SDRAM|Selector0~0_combout ;
wire \SDRAM|Selector19~0_combout ;
wire \SDRAM|Selector19~3_combout ;
wire \ONCHIP|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1688w[3]~0_combout ;
wire \~GND~combout ;
wire \ONCHIP|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1678w[3]~0_combout ;
wire \ONCHIP|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1668w[3]~0_combout ;
wire \ONCHIP|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1658w[3]~0_combout ;
wire \ONCHIP|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \ONCHIP|altsyncram_component|auto_generated|mux4|_~0_combout ;
wire \ONCHIP|altsyncram_component|auto_generated|mux4|_~1_combout ;
wire \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1628w[3]~0_combout ;
wire \ONCHIP|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1638w[3]~0_combout ;
wire \ONCHIP|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \ONCHIP|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \ONCHIP|altsyncram_component|auto_generated|mux4|_~2_combout ;
wire \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1648w[3]~0_combout ;
wire \ONCHIP|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \ONCHIP|altsyncram_component|auto_generated|mux4|_~3_combout ;
wire \ONCHIP|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ;
wire \ONCHIP|altsyncram_component|auto_generated|mux4|_~4_combout ;
wire \ONCHIP|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \ONCHIP|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \ONCHIP|altsyncram_component|auto_generated|mux4|_~7_combout ;
wire \ONCHIP|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \ONCHIP|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \ONCHIP|altsyncram_component|auto_generated|mux4|_~8_combout ;
wire \ONCHIP|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \ONCHIP|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \ONCHIP|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \ONCHIP|altsyncram_component|auto_generated|mux4|_~5_combout ;
wire \ONCHIP|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \ONCHIP|altsyncram_component|auto_generated|mux4|_~6_combout ;
wire \ONCHIP|altsyncram_component|auto_generated|mux4|_~9_combout ;
wire \ONCHIP|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \ONCHIP|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \ONCHIP|altsyncram_component|auto_generated|mux4|_~12_combout ;
wire \ONCHIP|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \ONCHIP|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \ONCHIP|altsyncram_component|auto_generated|mux4|_~13_combout ;
wire \ONCHIP|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \ONCHIP|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \ONCHIP|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \ONCHIP|altsyncram_component|auto_generated|mux4|_~10_combout ;
wire \ONCHIP|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \ONCHIP|altsyncram_component|auto_generated|mux4|_~11_combout ;
wire \ONCHIP|altsyncram_component|auto_generated|mux4|_~14_combout ;
wire [4:0] \SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk ;
wire [12:0] \SDRAM|m_addr ;
wire [15:0] \SDRAM|active_data ;
wire [15:0] DATA_TO_DRAM;
wire [24:0] \SDRAM|active_addr ;
wire [3:0] \SDRAM|m_cmd ;
wire [3:0] \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1611w ;
wire [15:0] \SDRAM|za_data ;
wire [2:0] \ONCHIP|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \SDRAM|i_cmd ;
wire [24:0] counter;
wire [1:0] \SDRAM|the_lab7_soc_sdram_input_efifo_module|entries ;
wire [43:0] \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 ;
wire [43:0] \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 ;
wire [24:0] DRAM_ADDRESS;
wire [12:0] \SDRAM|i_addr ;
wire [2:0] \SDRAM|rd_valid ;
wire [2:0] \SDRAM|m_count ;
wire [13:0] \SDRAM|refresh_counter ;
wire [2:0] \SDRAM|i_count ;
wire [2:0] \SDRAM|i_refs ;
wire [1:0] \SDRAM|m_bank ;
wire [15:0] \SDRAM|m_data ;

wire [4:0] \SDRAM_PLL|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \ONCHIP|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \ONCHIP|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \ONCHIP|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \ONCHIP|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \ONCHIP|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \ONCHIP|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \ONCHIP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ONCHIP|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \ONCHIP|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \ONCHIP|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \ONCHIP|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \ONCHIP|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \ONCHIP|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \ONCHIP|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \ONCHIP|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \ONCHIP|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \ONCHIP|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \ONCHIP|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \ONCHIP|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \ONCHIP|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \ONCHIP|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \ONCHIP|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \ONCHIP|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ONCHIP|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;

assign \SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk [0] = \SDRAM_PLL|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk [1] = \SDRAM_PLL|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk [2] = \SDRAM_PLL|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk [3] = \SDRAM_PLL|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk [4] = \SDRAM_PLL|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \ONCHIP|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \ONCHIP|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \ONCHIP|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \ONCHIP|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \ONCHIP|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \ONCHIP|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \ONCHIP|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \ONCHIP|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \ONCHIP|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \ONCHIP|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \ONCHIP|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \ONCHIP|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \ONCHIP|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \ONCHIP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ONCHIP|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \ONCHIP|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \ONCHIP|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \ONCHIP|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \ONCHIP|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \ONCHIP|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \ONCHIP|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \ONCHIP|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \ONCHIP|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \ONCHIP|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \ONCHIP|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \ONCHIP|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \ONCHIP|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \ONCHIP|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \ONCHIP|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \ONCHIP|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \ONCHIP|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \ONCHIP|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \ONCHIP|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \ONCHIP|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \ONCHIP|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \ONCHIP|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \ONCHIP|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \ONCHIP|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \ONCHIP|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \ONCHIP|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \ONCHIP|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \ONCHIP|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \ONCHIP|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \ONCHIP|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \ONCHIP|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \ONCHIP|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ONCHIP|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \ONCHIP|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(\LEDR[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(\LEDR[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(\LEDR[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(\LEDR[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(\LEDR[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(\LEDR[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(\LEDR[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(\LEDR[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(\LEDR[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(\LEDR[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\hex0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\hex0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\hex0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\hex0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\hex0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\hex0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\hex0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \HEX0[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[7]),
	.obar());
// synopsys translate_off
defparam \HEX0[7]~output .bus_hold = "false";
defparam \HEX0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \HEX1[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[7]),
	.obar());
// synopsys translate_off
defparam \HEX1[7]~output .bus_hold = "false";
defparam \HEX1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \HEX2[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[7]),
	.obar());
// synopsys translate_off
defparam \HEX2[7]~output .bus_hold = "false";
defparam \HEX2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \HEX3[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[7]),
	.obar());
// synopsys translate_off
defparam \HEX3[7]~output .bus_hold = "false";
defparam \HEX3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \HEX4[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[7]),
	.obar());
// synopsys translate_off
defparam \HEX4[7]~output .bus_hold = "false";
defparam \HEX4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \HEX5[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[7]),
	.obar());
// synopsys translate_off
defparam \HEX5[7]~output .bus_hold = "false";
defparam \HEX5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N24
fiftyfivenm_io_obuf \DRAM_CLK~output (
	.i(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N2
fiftyfivenm_io_obuf \DRAM_CKE~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N16
fiftyfivenm_io_obuf \DRAM_ADDR[0]~output (
	.i(\SDRAM|m_addr [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N24
fiftyfivenm_io_obuf \DRAM_ADDR[1]~output (
	.i(\SDRAM|m_addr [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N23
fiftyfivenm_io_obuf \DRAM_ADDR[2]~output (
	.i(\SDRAM|m_addr [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N23
fiftyfivenm_io_obuf \DRAM_ADDR[3]~output (
	.i(\SDRAM|m_addr [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N16
fiftyfivenm_io_obuf \DRAM_ADDR[4]~output (
	.i(\SDRAM|m_addr [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N16
fiftyfivenm_io_obuf \DRAM_ADDR[5]~output (
	.i(\SDRAM|m_addr [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N24
fiftyfivenm_io_obuf \DRAM_ADDR[6]~output (
	.i(\SDRAM|m_addr [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N24
fiftyfivenm_io_obuf \DRAM_ADDR[7]~output (
	.i(\SDRAM|m_addr [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N16
fiftyfivenm_io_obuf \DRAM_ADDR[8]~output (
	.i(\SDRAM|m_addr [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N9
fiftyfivenm_io_obuf \DRAM_ADDR[9]~output (
	.i(\SDRAM|m_addr [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N9
fiftyfivenm_io_obuf \DRAM_ADDR[10]~output (
	.i(\SDRAM|m_addr [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N2
fiftyfivenm_io_obuf \DRAM_ADDR[11]~output (
	.i(\SDRAM|m_addr [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N2
fiftyfivenm_io_obuf \DRAM_ADDR[12]~output (
	.i(\SDRAM|m_addr [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N9
fiftyfivenm_io_obuf \DRAM_BA[0]~output (
	.i(\SDRAM|m_bank [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N2
fiftyfivenm_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N2
fiftyfivenm_io_obuf \DRAM_LDQM~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_LDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N2
fiftyfivenm_io_obuf \DRAM_UDQM~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_UDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N16
fiftyfivenm_io_obuf \DRAM_CS_N~output (
	.i(\SDRAM|m_cmd [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N23
fiftyfivenm_io_obuf \DRAM_WE_N~output (
	.i(\SDRAM|m_cmd [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N23
fiftyfivenm_io_obuf \DRAM_CAS_N~output (
	.i(\SDRAM|m_cmd [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N16
fiftyfivenm_io_obuf \DRAM_RAS_N~output (
	.i(\SDRAM|m_cmd [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N2
fiftyfivenm_io_obuf \VGA_HS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
fiftyfivenm_io_obuf \VGA_VS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N30
fiftyfivenm_io_obuf \VGA_R[0]~output (
	.i(\ONCHIP|altsyncram_component|auto_generated|mux4|_~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
fiftyfivenm_io_obuf \VGA_R[1]~output (
	.i(\ONCHIP|altsyncram_component|auto_generated|mux4|_~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
fiftyfivenm_io_obuf \VGA_R[2]~output (
	.i(\ONCHIP|altsyncram_component|auto_generated|mux4|_~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
fiftyfivenm_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
fiftyfivenm_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
fiftyfivenm_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N9
fiftyfivenm_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
fiftyfivenm_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
fiftyfivenm_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
fiftyfivenm_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
fiftyfivenm_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N9
fiftyfivenm_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N2
fiftyfivenm_io_obuf \DRAM_DQ[0]~output (
	.i(\SDRAM|m_data [0]),
	.oe(!\SDRAM|oe~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N9
fiftyfivenm_io_obuf \DRAM_DQ[1]~output (
	.i(\SDRAM|m_data [1]),
	.oe(!\SDRAM|oe~_Duplicate_1_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N2
fiftyfivenm_io_obuf \DRAM_DQ[2]~output (
	.i(\SDRAM|m_data [2]),
	.oe(!\SDRAM|oe~_Duplicate_2_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N9
fiftyfivenm_io_obuf \DRAM_DQ[3]~output (
	.i(\SDRAM|m_data [3]),
	.oe(!\SDRAM|oe~_Duplicate_3_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N9
fiftyfivenm_io_obuf \DRAM_DQ[4]~output (
	.i(\SDRAM|m_data [4]),
	.oe(!\SDRAM|oe~_Duplicate_4_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N2
fiftyfivenm_io_obuf \DRAM_DQ[5]~output (
	.i(\SDRAM|m_data [5]),
	.oe(!\SDRAM|oe~_Duplicate_5_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N16
fiftyfivenm_io_obuf \DRAM_DQ[6]~output (
	.i(\SDRAM|m_data [6]),
	.oe(!\SDRAM|oe~_Duplicate_6_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N9
fiftyfivenm_io_obuf \DRAM_DQ[7]~output (
	.i(\SDRAM|m_data [7]),
	.oe(!\SDRAM|oe~_Duplicate_7_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N9
fiftyfivenm_io_obuf \DRAM_DQ[8]~output (
	.i(\SDRAM|m_data [8]),
	.oe(!\SDRAM|oe~_Duplicate_8_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N9
fiftyfivenm_io_obuf \DRAM_DQ[9]~output (
	.i(\SDRAM|m_data [9]),
	.oe(!\SDRAM|oe~_Duplicate_9_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N2
fiftyfivenm_io_obuf \DRAM_DQ[10]~output (
	.i(\SDRAM|m_data [10]),
	.oe(!\SDRAM|oe~_Duplicate_10_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N9
fiftyfivenm_io_obuf \DRAM_DQ[11]~output (
	.i(\SDRAM|m_data [11]),
	.oe(!\SDRAM|oe~_Duplicate_11_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N9
fiftyfivenm_io_obuf \DRAM_DQ[12]~output (
	.i(\SDRAM|m_data [12]),
	.oe(!\SDRAM|oe~_Duplicate_12_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N23
fiftyfivenm_io_obuf \DRAM_DQ[13]~output (
	.i(\SDRAM|m_data [13]),
	.oe(!\SDRAM|oe~_Duplicate_13_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N16
fiftyfivenm_io_obuf \DRAM_DQ[14]~output (
	.i(\SDRAM|m_data [14]),
	.oe(!\SDRAM|oe~_Duplicate_14_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N2
fiftyfivenm_io_obuf \DRAM_DQ[15]~output (
	.i(\SDRAM|m_data [15]),
	.oe(!\SDRAM|oe~_Duplicate_15_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .listen_to_nsleep_signal = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
fiftyfivenm_pll \SDRAM_PLL|altpll_component|auto_generated|pll1 (
	.areset(!\KEY[0]~input_o ),
	.pfdena(vcc),
	.fbin(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\SDRAM_PLL|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .c0_low = 2;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .c1_high = 3;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .c1_low = 2;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .c1_mode = "odd";
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .c1_ph = 4;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .clk1_divide_by = 1;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .clk1_multiply_by = 2;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .clk1_phase_shift = "1000";
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .m = 10;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .n = 1;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 250;
defparam \SDRAM_PLL|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N2
fiftyfivenm_lcell_comb \SDRAM|Add0~0 (
// Equation(s):
// \SDRAM|Add0~0_combout  = \SDRAM|refresh_counter [0] $ (VCC)
// \SDRAM|Add0~1  = CARRY(\SDRAM|refresh_counter [0])

	.dataa(gnd),
	.datab(\SDRAM|refresh_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SDRAM|Add0~0_combout ),
	.cout(\SDRAM|Add0~1 ));
// synopsys translate_off
defparam \SDRAM|Add0~0 .lut_mask = 16'h33CC;
defparam \SDRAM|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y30_N3
dffeas \SDRAM|refresh_counter[0] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|refresh_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|refresh_counter[0] .is_wysiwyg = "true";
defparam \SDRAM|refresh_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N4
fiftyfivenm_lcell_comb \SDRAM|Add0~2 (
// Equation(s):
// \SDRAM|Add0~2_combout  = (\SDRAM|refresh_counter [1] & (\SDRAM|Add0~1  & VCC)) # (!\SDRAM|refresh_counter [1] & (!\SDRAM|Add0~1 ))
// \SDRAM|Add0~3  = CARRY((!\SDRAM|refresh_counter [1] & !\SDRAM|Add0~1 ))

	.dataa(gnd),
	.datab(\SDRAM|refresh_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM|Add0~1 ),
	.combout(\SDRAM|Add0~2_combout ),
	.cout(\SDRAM|Add0~3 ));
// synopsys translate_off
defparam \SDRAM|Add0~2 .lut_mask = 16'hC303;
defparam \SDRAM|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N10
fiftyfivenm_lcell_comb \SDRAM|refresh_counter~8 (
// Equation(s):
// \SDRAM|refresh_counter~8_combout  = (\SDRAM|Add0~2_combout  & !\SDRAM|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM|Add0~2_combout ),
	.datad(\SDRAM|Equal0~4_combout ),
	.cin(gnd),
	.combout(\SDRAM|refresh_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|refresh_counter~8 .lut_mask = 16'h00F0;
defparam \SDRAM|refresh_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N11
dffeas \SDRAM|refresh_counter[1] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|refresh_counter~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|refresh_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|refresh_counter[1] .is_wysiwyg = "true";
defparam \SDRAM|refresh_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N12
fiftyfivenm_lcell_comb \SDRAM|Equal0~3 (
// Equation(s):
// \SDRAM|Equal0~3_combout  = (!\SDRAM|refresh_counter [0] & !\SDRAM|refresh_counter [1])

	.dataa(\SDRAM|refresh_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM|refresh_counter [1]),
	.cin(gnd),
	.combout(\SDRAM|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Equal0~3 .lut_mask = 16'h0055;
defparam \SDRAM|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N6
fiftyfivenm_lcell_comb \SDRAM|Add0~4 (
// Equation(s):
// \SDRAM|Add0~4_combout  = (\SDRAM|refresh_counter [2] & ((GND) # (!\SDRAM|Add0~3 ))) # (!\SDRAM|refresh_counter [2] & (\SDRAM|Add0~3  $ (GND)))
// \SDRAM|Add0~5  = CARRY((\SDRAM|refresh_counter [2]) # (!\SDRAM|Add0~3 ))

	.dataa(\SDRAM|refresh_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM|Add0~3 ),
	.combout(\SDRAM|Add0~4_combout ),
	.cout(\SDRAM|Add0~5 ));
// synopsys translate_off
defparam \SDRAM|Add0~4 .lut_mask = 16'h5AAF;
defparam \SDRAM|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y30_N7
dffeas \SDRAM|refresh_counter[2] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|refresh_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|refresh_counter[2] .is_wysiwyg = "true";
defparam \SDRAM|refresh_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N8
fiftyfivenm_lcell_comb \SDRAM|Add0~6 (
// Equation(s):
// \SDRAM|Add0~6_combout  = (\SDRAM|refresh_counter [3] & (\SDRAM|Add0~5  & VCC)) # (!\SDRAM|refresh_counter [3] & (!\SDRAM|Add0~5 ))
// \SDRAM|Add0~7  = CARRY((!\SDRAM|refresh_counter [3] & !\SDRAM|Add0~5 ))

	.dataa(gnd),
	.datab(\SDRAM|refresh_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM|Add0~5 ),
	.combout(\SDRAM|Add0~6_combout ),
	.cout(\SDRAM|Add0~7 ));
// synopsys translate_off
defparam \SDRAM|Add0~6 .lut_mask = 16'hC303;
defparam \SDRAM|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y30_N9
dffeas \SDRAM|refresh_counter[3] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|refresh_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|refresh_counter[3] .is_wysiwyg = "true";
defparam \SDRAM|refresh_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N10
fiftyfivenm_lcell_comb \SDRAM|Add0~8 (
// Equation(s):
// \SDRAM|Add0~8_combout  = (\SDRAM|refresh_counter [4] & (\SDRAM|Add0~7  $ (GND))) # (!\SDRAM|refresh_counter [4] & ((GND) # (!\SDRAM|Add0~7 )))
// \SDRAM|Add0~9  = CARRY((!\SDRAM|Add0~7 ) # (!\SDRAM|refresh_counter [4]))

	.dataa(gnd),
	.datab(\SDRAM|refresh_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM|Add0~7 ),
	.combout(\SDRAM|Add0~8_combout ),
	.cout(\SDRAM|Add0~9 ));
// synopsys translate_off
defparam \SDRAM|Add0~8 .lut_mask = 16'hC33F;
defparam \SDRAM|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N28
fiftyfivenm_lcell_comb \SDRAM|refresh_counter~6 (
// Equation(s):
// \SDRAM|refresh_counter~6_combout  = (\SDRAM|Equal0~4_combout ) # (!\SDRAM|Add0~8_combout )

	.dataa(\SDRAM|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM|Equal0~4_combout ),
	.cin(gnd),
	.combout(\SDRAM|refresh_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|refresh_counter~6 .lut_mask = 16'hFF55;
defparam \SDRAM|refresh_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N29
dffeas \SDRAM|refresh_counter[4] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|refresh_counter~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|refresh_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|refresh_counter[4] .is_wysiwyg = "true";
defparam \SDRAM|refresh_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N12
fiftyfivenm_lcell_comb \SDRAM|Add0~10 (
// Equation(s):
// \SDRAM|Add0~10_combout  = (\SDRAM|refresh_counter [5] & (\SDRAM|Add0~9  & VCC)) # (!\SDRAM|refresh_counter [5] & (!\SDRAM|Add0~9 ))
// \SDRAM|Add0~11  = CARRY((!\SDRAM|refresh_counter [5] & !\SDRAM|Add0~9 ))

	.dataa(gnd),
	.datab(\SDRAM|refresh_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM|Add0~9 ),
	.combout(\SDRAM|Add0~10_combout ),
	.cout(\SDRAM|Add0~11 ));
// synopsys translate_off
defparam \SDRAM|Add0~10 .lut_mask = 16'hC303;
defparam \SDRAM|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N18
fiftyfivenm_lcell_comb \SDRAM|refresh_counter~7 (
// Equation(s):
// \SDRAM|refresh_counter~7_combout  = (\SDRAM|Add0~10_combout  & !\SDRAM|Equal0~4_combout )

	.dataa(\SDRAM|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM|Equal0~4_combout ),
	.cin(gnd),
	.combout(\SDRAM|refresh_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|refresh_counter~7 .lut_mask = 16'h00AA;
defparam \SDRAM|refresh_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N19
dffeas \SDRAM|refresh_counter[5] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|refresh_counter~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|refresh_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|refresh_counter[5] .is_wysiwyg = "true";
defparam \SDRAM|refresh_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N14
fiftyfivenm_lcell_comb \SDRAM|Add0~12 (
// Equation(s):
// \SDRAM|Add0~12_combout  = (\SDRAM|refresh_counter [6] & ((GND) # (!\SDRAM|Add0~11 ))) # (!\SDRAM|refresh_counter [6] & (\SDRAM|Add0~11  $ (GND)))
// \SDRAM|Add0~13  = CARRY((\SDRAM|refresh_counter [6]) # (!\SDRAM|Add0~11 ))

	.dataa(\SDRAM|refresh_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM|Add0~11 ),
	.combout(\SDRAM|Add0~12_combout ),
	.cout(\SDRAM|Add0~13 ));
// synopsys translate_off
defparam \SDRAM|Add0~12 .lut_mask = 16'h5AAF;
defparam \SDRAM|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N4
fiftyfivenm_lcell_comb \SDRAM|refresh_counter~5 (
// Equation(s):
// \SDRAM|refresh_counter~5_combout  = (\SDRAM|Add0~12_combout  & !\SDRAM|Equal0~4_combout )

	.dataa(\SDRAM|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM|Equal0~4_combout ),
	.cin(gnd),
	.combout(\SDRAM|refresh_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|refresh_counter~5 .lut_mask = 16'h00AA;
defparam \SDRAM|refresh_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N5
dffeas \SDRAM|refresh_counter[6] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|refresh_counter~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|refresh_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|refresh_counter[6] .is_wysiwyg = "true";
defparam \SDRAM|refresh_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N16
fiftyfivenm_lcell_comb \SDRAM|Add0~14 (
// Equation(s):
// \SDRAM|Add0~14_combout  = (\SDRAM|refresh_counter [7] & (\SDRAM|Add0~13  & VCC)) # (!\SDRAM|refresh_counter [7] & (!\SDRAM|Add0~13 ))
// \SDRAM|Add0~15  = CARRY((!\SDRAM|refresh_counter [7] & !\SDRAM|Add0~13 ))

	.dataa(gnd),
	.datab(\SDRAM|refresh_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM|Add0~13 ),
	.combout(\SDRAM|Add0~14_combout ),
	.cout(\SDRAM|Add0~15 ));
// synopsys translate_off
defparam \SDRAM|Add0~14 .lut_mask = 16'hC303;
defparam \SDRAM|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N22
fiftyfivenm_lcell_comb \SDRAM|refresh_counter~4 (
// Equation(s):
// \SDRAM|refresh_counter~4_combout  = (\SDRAM|Add0~14_combout  & !\SDRAM|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM|Add0~14_combout ),
	.datad(\SDRAM|Equal0~4_combout ),
	.cin(gnd),
	.combout(\SDRAM|refresh_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|refresh_counter~4 .lut_mask = 16'h00F0;
defparam \SDRAM|refresh_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N23
dffeas \SDRAM|refresh_counter[7] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|refresh_counter~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|refresh_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|refresh_counter[7] .is_wysiwyg = "true";
defparam \SDRAM|refresh_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N18
fiftyfivenm_lcell_comb \SDRAM|Add0~16 (
// Equation(s):
// \SDRAM|Add0~16_combout  = (\SDRAM|refresh_counter [8] & (\SDRAM|Add0~15  $ (GND))) # (!\SDRAM|refresh_counter [8] & ((GND) # (!\SDRAM|Add0~15 )))
// \SDRAM|Add0~17  = CARRY((!\SDRAM|Add0~15 ) # (!\SDRAM|refresh_counter [8]))

	.dataa(\SDRAM|refresh_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM|Add0~15 ),
	.combout(\SDRAM|Add0~16_combout ),
	.cout(\SDRAM|Add0~17 ));
// synopsys translate_off
defparam \SDRAM|Add0~16 .lut_mask = 16'hA55F;
defparam \SDRAM|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N30
fiftyfivenm_lcell_comb \SDRAM|refresh_counter[8]~12 (
// Equation(s):
// \SDRAM|refresh_counter[8]~12_combout  = !\SDRAM|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM|Add0~16_combout ),
	.cin(gnd),
	.combout(\SDRAM|refresh_counter[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|refresh_counter[8]~12 .lut_mask = 16'h00FF;
defparam \SDRAM|refresh_counter[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y30_N31
dffeas \SDRAM|refresh_counter[8] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|refresh_counter[8]~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|refresh_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|refresh_counter[8] .is_wysiwyg = "true";
defparam \SDRAM|refresh_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N20
fiftyfivenm_lcell_comb \SDRAM|Add0~18 (
// Equation(s):
// \SDRAM|Add0~18_combout  = (\SDRAM|refresh_counter [9] & (!\SDRAM|Add0~17 )) # (!\SDRAM|refresh_counter [9] & (\SDRAM|Add0~17  & VCC))
// \SDRAM|Add0~19  = CARRY((\SDRAM|refresh_counter [9] & !\SDRAM|Add0~17 ))

	.dataa(gnd),
	.datab(\SDRAM|refresh_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM|Add0~17 ),
	.combout(\SDRAM|Add0~18_combout ),
	.cout(\SDRAM|Add0~19 ));
// synopsys translate_off
defparam \SDRAM|Add0~18 .lut_mask = 16'h3C0C;
defparam \SDRAM|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N0
fiftyfivenm_lcell_comb \SDRAM|refresh_counter[9]~11 (
// Equation(s):
// \SDRAM|refresh_counter[9]~11_combout  = !\SDRAM|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM|Add0~18_combout ),
	.cin(gnd),
	.combout(\SDRAM|refresh_counter[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|refresh_counter[9]~11 .lut_mask = 16'h00FF;
defparam \SDRAM|refresh_counter[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y30_N1
dffeas \SDRAM|refresh_counter[9] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|refresh_counter[9]~11_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|refresh_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|refresh_counter[9] .is_wysiwyg = "true";
defparam \SDRAM|refresh_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N22
fiftyfivenm_lcell_comb \SDRAM|Add0~20 (
// Equation(s):
// \SDRAM|Add0~20_combout  = (\SDRAM|refresh_counter [10] & (\SDRAM|Add0~19  $ (GND))) # (!\SDRAM|refresh_counter [10] & ((GND) # (!\SDRAM|Add0~19 )))
// \SDRAM|Add0~21  = CARRY((!\SDRAM|Add0~19 ) # (!\SDRAM|refresh_counter [10]))

	.dataa(\SDRAM|refresh_counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM|Add0~19 ),
	.combout(\SDRAM|Add0~20_combout ),
	.cout(\SDRAM|Add0~21 ));
// synopsys translate_off
defparam \SDRAM|Add0~20 .lut_mask = 16'hA55F;
defparam \SDRAM|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N2
fiftyfivenm_lcell_comb \SDRAM|refresh_counter~1 (
// Equation(s):
// \SDRAM|refresh_counter~1_combout  = (\SDRAM|Equal0~4_combout ) # (!\SDRAM|Add0~20_combout )

	.dataa(gnd),
	.datab(\SDRAM|Add0~20_combout ),
	.datac(gnd),
	.datad(\SDRAM|Equal0~4_combout ),
	.cin(gnd),
	.combout(\SDRAM|refresh_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|refresh_counter~1 .lut_mask = 16'hFF33;
defparam \SDRAM|refresh_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N3
dffeas \SDRAM|refresh_counter[10] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|refresh_counter~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|refresh_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|refresh_counter[10] .is_wysiwyg = "true";
defparam \SDRAM|refresh_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N24
fiftyfivenm_lcell_comb \SDRAM|Add0~22 (
// Equation(s):
// \SDRAM|Add0~22_combout  = (\SDRAM|refresh_counter [11] & (\SDRAM|Add0~21  & VCC)) # (!\SDRAM|refresh_counter [11] & (!\SDRAM|Add0~21 ))
// \SDRAM|Add0~23  = CARRY((!\SDRAM|refresh_counter [11] & !\SDRAM|Add0~21 ))

	.dataa(\SDRAM|refresh_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM|Add0~21 ),
	.combout(\SDRAM|Add0~22_combout ),
	.cout(\SDRAM|Add0~23 ));
// synopsys translate_off
defparam \SDRAM|Add0~22 .lut_mask = 16'hA505;
defparam \SDRAM|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N30
fiftyfivenm_lcell_comb \SDRAM|refresh_counter~3 (
// Equation(s):
// \SDRAM|refresh_counter~3_combout  = (\SDRAM|Add0~22_combout  & !\SDRAM|Equal0~4_combout )

	.dataa(gnd),
	.datab(\SDRAM|Add0~22_combout ),
	.datac(gnd),
	.datad(\SDRAM|Equal0~4_combout ),
	.cin(gnd),
	.combout(\SDRAM|refresh_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|refresh_counter~3 .lut_mask = 16'h00CC;
defparam \SDRAM|refresh_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N31
dffeas \SDRAM|refresh_counter[11] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|refresh_counter~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|refresh_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|refresh_counter[11] .is_wysiwyg = "true";
defparam \SDRAM|refresh_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N26
fiftyfivenm_lcell_comb \SDRAM|Add0~24 (
// Equation(s):
// \SDRAM|Add0~24_combout  = (\SDRAM|refresh_counter [12] & ((GND) # (!\SDRAM|Add0~23 ))) # (!\SDRAM|refresh_counter [12] & (\SDRAM|Add0~23  $ (GND)))
// \SDRAM|Add0~25  = CARRY((\SDRAM|refresh_counter [12]) # (!\SDRAM|Add0~23 ))

	.dataa(gnd),
	.datab(\SDRAM|refresh_counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM|Add0~23 ),
	.combout(\SDRAM|Add0~24_combout ),
	.cout(\SDRAM|Add0~25 ));
// synopsys translate_off
defparam \SDRAM|Add0~24 .lut_mask = 16'h3CCF;
defparam \SDRAM|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N8
fiftyfivenm_lcell_comb \SDRAM|refresh_counter~2 (
// Equation(s):
// \SDRAM|refresh_counter~2_combout  = (\SDRAM|Add0~24_combout  & !\SDRAM|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM|Add0~24_combout ),
	.datad(\SDRAM|Equal0~4_combout ),
	.cin(gnd),
	.combout(\SDRAM|refresh_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|refresh_counter~2 .lut_mask = 16'h00F0;
defparam \SDRAM|refresh_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N9
dffeas \SDRAM|refresh_counter[12] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|refresh_counter~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|refresh_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|refresh_counter[12] .is_wysiwyg = "true";
defparam \SDRAM|refresh_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y30_N28
fiftyfivenm_lcell_comb \SDRAM|Add0~26 (
// Equation(s):
// \SDRAM|Add0~26_combout  = \SDRAM|Add0~25  $ (\SDRAM|refresh_counter [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM|refresh_counter [13]),
	.cin(\SDRAM|Add0~25 ),
	.combout(\SDRAM|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Add0~26 .lut_mask = 16'h0FF0;
defparam \SDRAM|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N24
fiftyfivenm_lcell_comb \SDRAM|refresh_counter~0 (
// Equation(s):
// \SDRAM|refresh_counter~0_combout  = (\SDRAM|Equal0~4_combout ) # (!\SDRAM|Add0~26_combout )

	.dataa(gnd),
	.datab(\SDRAM|Add0~26_combout ),
	.datac(gnd),
	.datad(\SDRAM|Equal0~4_combout ),
	.cin(gnd),
	.combout(\SDRAM|refresh_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|refresh_counter~0 .lut_mask = 16'hFF33;
defparam \SDRAM|refresh_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N25
dffeas \SDRAM|refresh_counter[13] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|refresh_counter~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|refresh_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|refresh_counter[13] .is_wysiwyg = "true";
defparam \SDRAM|refresh_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N16
fiftyfivenm_lcell_comb \SDRAM|Equal0~0 (
// Equation(s):
// \SDRAM|Equal0~0_combout  = (!\SDRAM|refresh_counter [11] & (\SDRAM|refresh_counter [13] & (!\SDRAM|refresh_counter [12] & \SDRAM|refresh_counter [10])))

	.dataa(\SDRAM|refresh_counter [11]),
	.datab(\SDRAM|refresh_counter [13]),
	.datac(\SDRAM|refresh_counter [12]),
	.datad(\SDRAM|refresh_counter [10]),
	.cin(gnd),
	.combout(\SDRAM|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Equal0~0 .lut_mask = 16'h0400;
defparam \SDRAM|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N26
fiftyfivenm_lcell_comb \SDRAM|Equal0~1 (
// Equation(s):
// \SDRAM|Equal0~1_combout  = (!\SDRAM|refresh_counter [7] & (\SDRAM|refresh_counter [8] & (!\SDRAM|refresh_counter [6] & \SDRAM|refresh_counter [9])))

	.dataa(\SDRAM|refresh_counter [7]),
	.datab(\SDRAM|refresh_counter [8]),
	.datac(\SDRAM|refresh_counter [6]),
	.datad(\SDRAM|refresh_counter [9]),
	.cin(gnd),
	.combout(\SDRAM|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Equal0~1 .lut_mask = 16'h0400;
defparam \SDRAM|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N20
fiftyfivenm_lcell_comb \SDRAM|Equal0~2 (
// Equation(s):
// \SDRAM|Equal0~2_combout  = (!\SDRAM|refresh_counter [3] & (\SDRAM|refresh_counter [4] & (!\SDRAM|refresh_counter [2] & !\SDRAM|refresh_counter [5])))

	.dataa(\SDRAM|refresh_counter [3]),
	.datab(\SDRAM|refresh_counter [4]),
	.datac(\SDRAM|refresh_counter [2]),
	.datad(\SDRAM|refresh_counter [5]),
	.cin(gnd),
	.combout(\SDRAM|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Equal0~2 .lut_mask = 16'h0004;
defparam \SDRAM|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N6
fiftyfivenm_lcell_comb \SDRAM|Equal0~4 (
// Equation(s):
// \SDRAM|Equal0~4_combout  = (\SDRAM|Equal0~3_combout  & (\SDRAM|Equal0~0_combout  & (\SDRAM|Equal0~1_combout  & \SDRAM|Equal0~2_combout )))

	.dataa(\SDRAM|Equal0~3_combout ),
	.datab(\SDRAM|Equal0~0_combout ),
	.datac(\SDRAM|Equal0~1_combout ),
	.datad(\SDRAM|Equal0~2_combout ),
	.cin(gnd),
	.combout(\SDRAM|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Equal0~4 .lut_mask = 16'h8000;
defparam \SDRAM|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N10
fiftyfivenm_lcell_comb \SDRAM|i_next.000~0 (
// Equation(s):
// \SDRAM|i_next.000~0_combout  = (\SDRAM|i_next.000~q ) # ((\SDRAM|i_state.000~q  & (!\SDRAM|i_state.011~q  & !\SDRAM|i_state.101~q )))

	.dataa(\SDRAM|i_state.000~q ),
	.datab(\SDRAM|i_state.011~q ),
	.datac(\SDRAM|i_next.000~q ),
	.datad(\SDRAM|i_state.101~q ),
	.cin(gnd),
	.combout(\SDRAM|i_next.000~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|i_next.000~0 .lut_mask = 16'hF0F2;
defparam \SDRAM|i_next.000~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y29_N11
dffeas \SDRAM|i_next.000 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|i_next.000~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|i_next.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|i_next.000 .is_wysiwyg = "true";
defparam \SDRAM|i_next.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N26
fiftyfivenm_lcell_comb \SDRAM|Selector7~0 (
// Equation(s):
// \SDRAM|Selector7~0_combout  = (\SDRAM|Equal0~4_combout  & (((\SDRAM|i_next.000~q )) # (!\SDRAM|i_count[1]~0_combout ))) # (!\SDRAM|Equal0~4_combout  & (\SDRAM|i_state.000~q  & ((\SDRAM|i_next.000~q ) # (!\SDRAM|i_count[1]~0_combout ))))

	.dataa(\SDRAM|Equal0~4_combout ),
	.datab(\SDRAM|i_count[1]~0_combout ),
	.datac(\SDRAM|i_state.000~q ),
	.datad(\SDRAM|i_next.000~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector7~0 .lut_mask = 16'hFA32;
defparam \SDRAM|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y29_N27
dffeas \SDRAM|i_state.000 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|i_state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|i_state.000 .is_wysiwyg = "true";
defparam \SDRAM|i_state.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N20
fiftyfivenm_lcell_comb \SDRAM|WideOr6~0 (
// Equation(s):
// \SDRAM|WideOr6~0_combout  = (!\SDRAM|i_state.101~q  & \SDRAM|i_state.000~q )

	.dataa(gnd),
	.datab(\SDRAM|i_state.101~q ),
	.datac(gnd),
	.datad(\SDRAM|i_state.000~q ),
	.cin(gnd),
	.combout(\SDRAM|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|WideOr6~0 .lut_mask = 16'h3300;
defparam \SDRAM|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N12
fiftyfivenm_lcell_comb \SDRAM|i_count[0]~3 (
// Equation(s):
// \SDRAM|i_count[0]~3_combout  = (\SDRAM|i_state.011~q  & ((!\SDRAM|i_count [0]))) # (!\SDRAM|i_state.011~q  & (\SDRAM|i_state.010~q ))

	.dataa(\SDRAM|i_state.011~q ),
	.datab(\SDRAM|i_state.010~q ),
	.datac(\SDRAM|i_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM|i_count[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|i_count[0]~3 .lut_mask = 16'h4E4E;
defparam \SDRAM|i_count[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N4
fiftyfivenm_lcell_comb \SDRAM|i_count[0]~4 (
// Equation(s):
// \SDRAM|i_count[0]~4_combout  = (\SDRAM|WideOr6~0_combout  & ((\SDRAM|i_count[1]~0_combout  & ((\SDRAM|i_count [0]))) # (!\SDRAM|i_count[1]~0_combout  & (\SDRAM|i_count[0]~3_combout )))) # (!\SDRAM|WideOr6~0_combout  & (((\SDRAM|i_count [0]))))

	.dataa(\SDRAM|i_count[0]~3_combout ),
	.datab(\SDRAM|WideOr6~0_combout ),
	.datac(\SDRAM|i_count [0]),
	.datad(\SDRAM|i_count[1]~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|i_count[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|i_count[0]~4 .lut_mask = 16'hF0B8;
defparam \SDRAM|i_count[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y25_N5
dffeas \SDRAM|i_count[0] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|i_count[0]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|i_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|i_count[0] .is_wysiwyg = "true";
defparam \SDRAM|i_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N18
fiftyfivenm_lcell_comb \SDRAM|Selector13~0 (
// Equation(s):
// \SDRAM|Selector13~0_combout  = (\SDRAM|i_state.011~q  & ((\SDRAM|i_count [1]) # (\SDRAM|i_count [0])))

	.dataa(\SDRAM|i_state.011~q ),
	.datab(\SDRAM|i_count [1]),
	.datac(\SDRAM|i_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector13~0 .lut_mask = 16'hA8A8;
defparam \SDRAM|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N30
fiftyfivenm_lcell_comb \SDRAM|Selector13~1 (
// Equation(s):
// \SDRAM|Selector13~1_combout  = (\SDRAM|i_state.111~q ) # ((\SDRAM|i_count [2] & ((\SDRAM|Selector13~0_combout ) # (!\SDRAM|WideOr6~0_combout ))))

	.dataa(\SDRAM|i_state.111~q ),
	.datab(\SDRAM|WideOr6~0_combout ),
	.datac(\SDRAM|i_count [2]),
	.datad(\SDRAM|Selector13~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector13~1 .lut_mask = 16'hFABA;
defparam \SDRAM|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y25_N31
dffeas \SDRAM|i_count[2] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|i_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|i_count[2] .is_wysiwyg = "true";
defparam \SDRAM|i_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N10
fiftyfivenm_lcell_comb \SDRAM|i_count[1]~0 (
// Equation(s):
// \SDRAM|i_count[1]~0_combout  = (\SDRAM|i_state.011~q  & (!\SDRAM|i_count [1] & !\SDRAM|i_count [2]))

	.dataa(\SDRAM|i_state.011~q ),
	.datab(\SDRAM|i_count [1]),
	.datac(\SDRAM|i_count [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM|i_count[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|i_count[1]~0 .lut_mask = 16'h0202;
defparam \SDRAM|i_count[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N14
fiftyfivenm_lcell_comb \SDRAM|i_count[1]~1 (
// Equation(s):
// \SDRAM|i_count[1]~1_combout  = (\SDRAM|i_state.011~q  & (\SDRAM|i_count [1] $ ((!\SDRAM|i_count [0])))) # (!\SDRAM|i_state.011~q  & (((\SDRAM|i_state.010~q ))))

	.dataa(\SDRAM|i_state.011~q ),
	.datab(\SDRAM|i_count [1]),
	.datac(\SDRAM|i_count [0]),
	.datad(\SDRAM|i_state.010~q ),
	.cin(gnd),
	.combout(\SDRAM|i_count[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|i_count[1]~1 .lut_mask = 16'hD782;
defparam \SDRAM|i_count[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N8
fiftyfivenm_lcell_comb \SDRAM|i_count[1]~2 (
// Equation(s):
// \SDRAM|i_count[1]~2_combout  = (\SDRAM|i_count[1]~0_combout  & (((\SDRAM|i_count [1])))) # (!\SDRAM|i_count[1]~0_combout  & ((\SDRAM|WideOr6~0_combout  & (\SDRAM|i_count[1]~1_combout )) # (!\SDRAM|WideOr6~0_combout  & ((\SDRAM|i_count [1])))))

	.dataa(\SDRAM|i_count[1]~0_combout ),
	.datab(\SDRAM|i_count[1]~1_combout ),
	.datac(\SDRAM|i_count [1]),
	.datad(\SDRAM|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|i_count[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|i_count[1]~2 .lut_mask = 16'hE4F0;
defparam \SDRAM|i_count[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y25_N9
dffeas \SDRAM|i_count[1] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|i_count[1]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|i_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|i_count[1] .is_wysiwyg = "true";
defparam \SDRAM|i_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N20
fiftyfivenm_lcell_comb \SDRAM|Selector16~0 (
// Equation(s):
// \SDRAM|Selector16~0_combout  = (\SDRAM|i_next.010~q  & ((\SDRAM|i_state.101~q ) # ((\SDRAM|i_state.011~q ) # (!\SDRAM|i_state.000~q ))))

	.dataa(\SDRAM|i_state.101~q ),
	.datab(\SDRAM|i_state.011~q ),
	.datac(\SDRAM|i_next.010~q ),
	.datad(\SDRAM|i_state.000~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector16~0 .lut_mask = 16'hE0F0;
defparam \SDRAM|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N2
fiftyfivenm_lcell_comb \SDRAM|Selector8~0 (
// Equation(s):
// \SDRAM|Selector8~0_combout  = (\SDRAM|Equal0~4_combout  & !\SDRAM|i_state.000~q )

	.dataa(\SDRAM|Equal0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM|i_state.000~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector8~0 .lut_mask = 16'h00AA;
defparam \SDRAM|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y25_N3
dffeas \SDRAM|i_state.001 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|i_state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|i_state.001 .is_wysiwyg = "true";
defparam \SDRAM|i_state.001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N28
fiftyfivenm_lcell_comb \SDRAM|Selector6~0 (
// Equation(s):
// \SDRAM|Selector6~0_combout  = (\SDRAM|i_state.010~q  & (!\SDRAM|i_refs [0])) # (!\SDRAM|i_state.010~q  & (\SDRAM|i_refs [0] & \SDRAM|i_state.000~q ))

	.dataa(\SDRAM|i_state.010~q ),
	.datab(gnd),
	.datac(\SDRAM|i_refs [0]),
	.datad(\SDRAM|i_state.000~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector6~0 .lut_mask = 16'h5A0A;
defparam \SDRAM|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y25_N29
dffeas \SDRAM|i_refs[0] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|i_refs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|i_refs[0] .is_wysiwyg = "true";
defparam \SDRAM|i_refs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N8
fiftyfivenm_lcell_comb \SDRAM|Selector5~0 (
// Equation(s):
// \SDRAM|Selector5~0_combout  = (\SDRAM|i_state.010~q  & (\SDRAM|i_refs [0] $ ((\SDRAM|i_refs [1])))) # (!\SDRAM|i_state.010~q  & (((\SDRAM|i_refs [1] & \SDRAM|i_state.000~q ))))

	.dataa(\SDRAM|i_state.010~q ),
	.datab(\SDRAM|i_refs [0]),
	.datac(\SDRAM|i_refs [1]),
	.datad(\SDRAM|i_state.000~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector5~0 .lut_mask = 16'h7828;
defparam \SDRAM|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y25_N9
dffeas \SDRAM|i_refs[1] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|i_refs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|i_refs[1] .is_wysiwyg = "true";
defparam \SDRAM|i_refs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N10
fiftyfivenm_lcell_comb \SDRAM|Selector4~0 (
// Equation(s):
// \SDRAM|Selector4~0_combout  = (\SDRAM|i_state.010~q  & (\SDRAM|i_refs [2] $ (((\SDRAM|i_refs [0] & \SDRAM|i_refs [1])))))

	.dataa(\SDRAM|i_state.010~q ),
	.datab(\SDRAM|i_refs [0]),
	.datac(\SDRAM|i_refs [1]),
	.datad(\SDRAM|i_refs [2]),
	.cin(gnd),
	.combout(\SDRAM|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector4~0 .lut_mask = 16'h2A80;
defparam \SDRAM|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N18
fiftyfivenm_lcell_comb \SDRAM|Selector4~1 (
// Equation(s):
// \SDRAM|Selector4~1_combout  = (\SDRAM|Selector4~0_combout ) # ((!\SDRAM|i_state.010~q  & (\SDRAM|i_state.000~q  & \SDRAM|i_refs [2])))

	.dataa(\SDRAM|i_state.010~q ),
	.datab(\SDRAM|i_state.000~q ),
	.datac(\SDRAM|i_refs [2]),
	.datad(\SDRAM|Selector4~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector4~1 .lut_mask = 16'hFF40;
defparam \SDRAM|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y25_N19
dffeas \SDRAM|i_refs[2] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|i_refs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|i_refs[2] .is_wysiwyg = "true";
defparam \SDRAM|i_refs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N6
fiftyfivenm_lcell_comb \SDRAM|Selector18~1 (
// Equation(s):
// \SDRAM|Selector18~1_combout  = (\SDRAM|i_refs [0] & (!\SDRAM|i_refs [1] & !\SDRAM|i_refs [2]))

	.dataa(gnd),
	.datab(\SDRAM|i_refs [0]),
	.datac(\SDRAM|i_refs [1]),
	.datad(\SDRAM|i_refs [2]),
	.cin(gnd),
	.combout(\SDRAM|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector18~1 .lut_mask = 16'h000C;
defparam \SDRAM|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N4
fiftyfivenm_lcell_comb \SDRAM|Selector16~1 (
// Equation(s):
// \SDRAM|Selector16~1_combout  = (\SDRAM|Selector16~0_combout ) # ((\SDRAM|i_state.001~q ) # ((\SDRAM|i_state.010~q  & !\SDRAM|Selector18~1_combout )))

	.dataa(\SDRAM|i_state.010~q ),
	.datab(\SDRAM|Selector16~0_combout ),
	.datac(\SDRAM|i_state.001~q ),
	.datad(\SDRAM|Selector18~1_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector16~1 .lut_mask = 16'hFCFE;
defparam \SDRAM|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y25_N5
dffeas \SDRAM|i_next.010 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|i_next.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|i_next.010 .is_wysiwyg = "true";
defparam \SDRAM|i_next.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N0
fiftyfivenm_lcell_comb \SDRAM|Selector9~0 (
// Equation(s):
// \SDRAM|Selector9~0_combout  = (\SDRAM|i_state.011~q  & (!\SDRAM|i_count [1] & (!\SDRAM|i_count [2] & \SDRAM|i_next.010~q )))

	.dataa(\SDRAM|i_state.011~q ),
	.datab(\SDRAM|i_count [1]),
	.datac(\SDRAM|i_count [2]),
	.datad(\SDRAM|i_next.010~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector9~0 .lut_mask = 16'h0200;
defparam \SDRAM|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y25_N1
dffeas \SDRAM|i_state.010 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|i_state.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|i_state.010 .is_wysiwyg = "true";
defparam \SDRAM|i_state.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N26
fiftyfivenm_lcell_comb \SDRAM|Selector10~0 (
// Equation(s):
// \SDRAM|Selector10~0_combout  = (\SDRAM|i_state.001~q ) # ((\SDRAM|i_state.011~q  & ((\SDRAM|i_count [1]) # (\SDRAM|i_count [2]))))

	.dataa(\SDRAM|i_state.011~q ),
	.datab(\SDRAM|i_count [1]),
	.datac(\SDRAM|i_count [2]),
	.datad(\SDRAM|i_state.001~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector10~0 .lut_mask = 16'hFFA8;
defparam \SDRAM|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N22
fiftyfivenm_lcell_comb \SDRAM|Selector10~1 (
// Equation(s):
// \SDRAM|Selector10~1_combout  = (\SDRAM|i_state.111~q ) # ((\SDRAM|i_state.010~q ) # (\SDRAM|Selector10~0_combout ))

	.dataa(\SDRAM|i_state.111~q ),
	.datab(\SDRAM|i_state.010~q ),
	.datac(\SDRAM|Selector10~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector10~1 .lut_mask = 16'hFEFE;
defparam \SDRAM|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y25_N23
dffeas \SDRAM|i_state.011 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|i_state.011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|i_state.011 .is_wysiwyg = "true";
defparam \SDRAM|i_state.011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N22
fiftyfivenm_lcell_comb \SDRAM|Selector18~0 (
// Equation(s):
// \SDRAM|Selector18~0_combout  = (\SDRAM|i_next.111~q  & ((\SDRAM|i_state.101~q ) # ((\SDRAM|i_state.011~q ) # (!\SDRAM|i_state.000~q ))))

	.dataa(\SDRAM|i_state.101~q ),
	.datab(\SDRAM|i_state.011~q ),
	.datac(\SDRAM|i_next.111~q ),
	.datad(\SDRAM|i_state.000~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector18~0 .lut_mask = 16'hE0F0;
defparam \SDRAM|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N26
fiftyfivenm_lcell_comb \SDRAM|Selector18~2 (
// Equation(s):
// \SDRAM|Selector18~2_combout  = (\SDRAM|Selector18~0_combout ) # ((\SDRAM|i_state.010~q  & \SDRAM|Selector18~1_combout ))

	.dataa(\SDRAM|i_state.010~q ),
	.datab(gnd),
	.datac(\SDRAM|Selector18~0_combout ),
	.datad(\SDRAM|Selector18~1_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector18~2 .lut_mask = 16'hFAF0;
defparam \SDRAM|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y25_N27
dffeas \SDRAM|i_next.111 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector18~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|i_next.111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|i_next.111 .is_wysiwyg = "true";
defparam \SDRAM|i_next.111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N6
fiftyfivenm_lcell_comb \SDRAM|Selector12~0 (
// Equation(s):
// \SDRAM|Selector12~0_combout  = (\SDRAM|i_state.011~q  & (!\SDRAM|i_count [1] & (!\SDRAM|i_count [2] & \SDRAM|i_next.111~q )))

	.dataa(\SDRAM|i_state.011~q ),
	.datab(\SDRAM|i_count [1]),
	.datac(\SDRAM|i_count [2]),
	.datad(\SDRAM|i_next.111~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector12~0 .lut_mask = 16'h0200;
defparam \SDRAM|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y25_N7
dffeas \SDRAM|i_state.111 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|i_state.111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|i_state.111 .is_wysiwyg = "true";
defparam \SDRAM|i_state.111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N28
fiftyfivenm_lcell_comb \SDRAM|Selector17~0 (
// Equation(s):
// \SDRAM|Selector17~0_combout  = (\SDRAM|i_state.111~q ) # ((\SDRAM|i_next.101~q  & ((\SDRAM|i_state.011~q ) # (!\SDRAM|WideOr6~0_combout ))))

	.dataa(\SDRAM|i_state.111~q ),
	.datab(\SDRAM|WideOr6~0_combout ),
	.datac(\SDRAM|i_next.101~q ),
	.datad(\SDRAM|i_state.011~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector17~0 .lut_mask = 16'hFABA;
defparam \SDRAM|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y25_N29
dffeas \SDRAM|i_next.101 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|i_next.101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|i_next.101 .is_wysiwyg = "true";
defparam \SDRAM|i_next.101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N24
fiftyfivenm_lcell_comb \SDRAM|i_state.101~0 (
// Equation(s):
// \SDRAM|i_state.101~0_combout  = (\SDRAM|i_state.101~q ) # ((\SDRAM|i_next.101~q  & \SDRAM|i_count[1]~0_combout ))

	.dataa(gnd),
	.datab(\SDRAM|i_next.101~q ),
	.datac(\SDRAM|i_state.101~q ),
	.datad(\SDRAM|i_count[1]~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|i_state.101~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|i_state.101~0 .lut_mask = 16'hFCF0;
defparam \SDRAM|i_state.101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y25_N25
dffeas \SDRAM|i_state.101 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|i_state.101~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|i_state.101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|i_state.101 .is_wysiwyg = "true";
defparam \SDRAM|i_state.101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N16
fiftyfivenm_lcell_comb \SDRAM|init_done~0 (
// Equation(s):
// \SDRAM|init_done~0_combout  = (\SDRAM|i_state.101~q ) # (\SDRAM|init_done~q )

	.dataa(\SDRAM|i_state.101~q ),
	.datab(gnd),
	.datac(\SDRAM|init_done~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM|init_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|init_done~0 .lut_mask = 16'hFAFA;
defparam \SDRAM|init_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y25_N17
dffeas \SDRAM|init_done (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|init_done~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|init_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|init_done .is_wysiwyg = "true";
defparam \SDRAM|init_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N16
fiftyfivenm_lcell_comb \SDRAM|active_cs_n~0 (
// Equation(s):
// \SDRAM|active_cs_n~0_combout  = (\SDRAM|refresh_request~q  & (!\SDRAM|m_state.000000001~q  & \SDRAM|init_done~q ))

	.dataa(gnd),
	.datab(\SDRAM|refresh_request~q ),
	.datac(\SDRAM|m_state.000000001~q ),
	.datad(\SDRAM|init_done~q ),
	.cin(gnd),
	.combout(\SDRAM|active_cs_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|active_cs_n~0 .lut_mask = 16'h0C00;
defparam \SDRAM|active_cs_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N2
fiftyfivenm_lcell_comb \SDRAM|active_cs_n~1 (
// Equation(s):
// \SDRAM|active_cs_n~1_combout  = (\KEY[0]~input_o  & ((\SDRAM|active_cs_n~0_combout ) # ((\SDRAM|active_cs_n~q  & !\SDRAM|Selector25~5_combout )))) # (!\KEY[0]~input_o  & (((\SDRAM|active_cs_n~q ))))

	.dataa(\KEY[0]~input_o ),
	.datab(\SDRAM|active_cs_n~0_combout ),
	.datac(\SDRAM|active_cs_n~q ),
	.datad(\SDRAM|Selector25~5_combout ),
	.cin(gnd),
	.combout(\SDRAM|active_cs_n~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|active_cs_n~1 .lut_mask = 16'hD8F8;
defparam \SDRAM|active_cs_n~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y24_N3
dffeas \SDRAM|active_cs_n (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|active_cs_n~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_cs_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_cs_n .is_wysiwyg = "true";
defparam \SDRAM|active_cs_n .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G18
fiftyfivenm_clkctrl \SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X72_Y28_N15
dffeas DRAM_WRITE_ENABLE(
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(counter[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRAM_WRITE_ENABLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam DRAM_WRITE_ENABLE.is_wysiwyg = "true";
defparam DRAM_WRITE_ENABLE.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N16
fiftyfivenm_lcell_comb \counter~1 (
// Equation(s):
// \counter~1_combout  = (counter[24]) # ((\DRAM_WRITE_ENABLE~q ) # ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1] & !\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0])))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1]),
	.datab(counter[24]),
	.datac(\DRAM_WRITE_ENABLE~q ),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0]),
	.cin(gnd),
	.combout(\counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \counter~1 .lut_mask = 16'hFCFE;
defparam \counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N30
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0_combout  = (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0] & \SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1])

	.dataa(gnd),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0]),
	.datac(gnd),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0 .lut_mask = 16'h3300;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N8
fiftyfivenm_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = counter[0] $ (VCC)
// \Add2~1  = CARRY(counter[0])

	.dataa(counter[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h55AA;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N20
fiftyfivenm_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (\Add2~0_combout  & (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0_combout  & (!\DRAM_WRITE_ENABLE~q  & !counter[24])))

	.dataa(\Add2~0_combout ),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0_combout ),
	.datac(\DRAM_WRITE_ENABLE~q ),
	.datad(counter[24]),
	.cin(gnd),
	.combout(\Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'h0002;
defparam \Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N14
fiftyfivenm_lcell_comb \counter[17]~0 (
// Equation(s):
// \counter[17]~0_combout  = ((!\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0_combout  & (!counter[24] & !\DRAM_WRITE_ENABLE~q ))) # (!\KEY[0]~input_o )

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0_combout ),
	.datab(counter[24]),
	.datac(\DRAM_WRITE_ENABLE~q ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\counter[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter[17]~0 .lut_mask = 16'h01FF;
defparam \counter[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y30_N21
dffeas \counter[0] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[0] .is_wysiwyg = "true";
defparam \counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N10
fiftyfivenm_lcell_comb \Add2~3 (
// Equation(s):
// \Add2~3_combout  = (counter[1] & (!\Add2~1 )) # (!counter[1] & ((\Add2~1 ) # (GND)))
// \Add2~4  = CARRY((!\Add2~1 ) # (!counter[1]))

	.dataa(gnd),
	.datab(counter[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~3_combout ),
	.cout(\Add2~4 ));
// synopsys translate_off
defparam \Add2~3 .lut_mask = 16'h3C3F;
defparam \Add2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N10
fiftyfivenm_lcell_comb \Add2~51 (
// Equation(s):
// \Add2~51_combout  = (\Add2~3_combout  & (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0_combout  & (!\DRAM_WRITE_ENABLE~q  & !counter[24])))

	.dataa(\Add2~3_combout ),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0_combout ),
	.datac(\DRAM_WRITE_ENABLE~q ),
	.datad(counter[24]),
	.cin(gnd),
	.combout(\Add2~51_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~51 .lut_mask = 16'h0002;
defparam \Add2~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y30_N11
dffeas \counter[1] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add2~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[1] .is_wysiwyg = "true";
defparam \counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N12
fiftyfivenm_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_combout  = (counter[2] & (\Add2~4  $ (GND))) # (!counter[2] & (!\Add2~4  & VCC))
// \Add2~6  = CARRY((counter[2] & !\Add2~4 ))

	.dataa(gnd),
	.datab(counter[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~4 ),
	.combout(\Add2~5_combout ),
	.cout(\Add2~6 ));
// synopsys translate_off
defparam \Add2~5 .lut_mask = 16'hC30C;
defparam \Add2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N0
fiftyfivenm_lcell_comb \Add2~52 (
// Equation(s):
// \Add2~52_combout  = (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0_combout  & (!\DRAM_WRITE_ENABLE~q  & (!counter[24] & \Add2~5_combout )))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0_combout ),
	.datab(\DRAM_WRITE_ENABLE~q ),
	.datac(counter[24]),
	.datad(\Add2~5_combout ),
	.cin(gnd),
	.combout(\Add2~52_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~52 .lut_mask = 16'h0100;
defparam \Add2~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N1
dffeas \counter[2] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add2~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[2] .is_wysiwyg = "true";
defparam \counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N14
fiftyfivenm_lcell_comb \Add2~7 (
// Equation(s):
// \Add2~7_combout  = (counter[3] & (!\Add2~6 )) # (!counter[3] & ((\Add2~6 ) # (GND)))
// \Add2~8  = CARRY((!\Add2~6 ) # (!counter[3]))

	.dataa(gnd),
	.datab(counter[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~6 ),
	.combout(\Add2~7_combout ),
	.cout(\Add2~8 ));
// synopsys translate_off
defparam \Add2~7 .lut_mask = 16'h3C3F;
defparam \Add2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N2
fiftyfivenm_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_combout  = (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0_combout  & (\Add2~7_combout  & (!counter[24] & !\DRAM_WRITE_ENABLE~q )))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0_combout ),
	.datab(\Add2~7_combout ),
	.datac(counter[24]),
	.datad(\DRAM_WRITE_ENABLE~q ),
	.cin(gnd),
	.combout(\Add2~53_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~53 .lut_mask = 16'h0004;
defparam \Add2~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N3
dffeas \counter[3] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add2~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[3] .is_wysiwyg = "true";
defparam \counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N16
fiftyfivenm_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_combout  = (counter[4] & (\Add2~8  $ (GND))) # (!counter[4] & (!\Add2~8  & VCC))
// \Add2~10  = CARRY((counter[4] & !\Add2~8 ))

	.dataa(counter[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~8 ),
	.combout(\Add2~9_combout ),
	.cout(\Add2~10 ));
// synopsys translate_off
defparam \Add2~9 .lut_mask = 16'hA50A;
defparam \Add2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N16
fiftyfivenm_lcell_comb \Add2~54 (
// Equation(s):
// \Add2~54_combout  = (\Add2~9_combout  & (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0_combout  & (!\DRAM_WRITE_ENABLE~q  & !counter[24])))

	.dataa(\Add2~9_combout ),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0_combout ),
	.datac(\DRAM_WRITE_ENABLE~q ),
	.datad(counter[24]),
	.cin(gnd),
	.combout(\Add2~54_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~54 .lut_mask = 16'h0002;
defparam \Add2~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y30_N17
dffeas \counter[4] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add2~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[4] .is_wysiwyg = "true";
defparam \counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N18
fiftyfivenm_lcell_comb \Add2~11 (
// Equation(s):
// \Add2~11_combout  = (counter[5] & (!\Add2~10 )) # (!counter[5] & ((\Add2~10 ) # (GND)))
// \Add2~12  = CARRY((!\Add2~10 ) # (!counter[5]))

	.dataa(counter[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~10 ),
	.combout(\Add2~11_combout ),
	.cout(\Add2~12 ));
// synopsys translate_off
defparam \Add2~11 .lut_mask = 16'h5A5F;
defparam \Add2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N2
fiftyfivenm_lcell_comb \Add2~55 (
// Equation(s):
// \Add2~55_combout  = (!counter[24] & (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0_combout  & (!\DRAM_WRITE_ENABLE~q  & \Add2~11_combout )))

	.dataa(counter[24]),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0_combout ),
	.datac(\DRAM_WRITE_ENABLE~q ),
	.datad(\Add2~11_combout ),
	.cin(gnd),
	.combout(\Add2~55_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~55 .lut_mask = 16'h0100;
defparam \Add2~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y30_N3
dffeas \counter[5] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add2~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[5] .is_wysiwyg = "true";
defparam \counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N20
fiftyfivenm_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_combout  = (counter[6] & (\Add2~12  $ (GND))) # (!counter[6] & (!\Add2~12  & VCC))
// \Add2~14  = CARRY((counter[6] & !\Add2~12 ))

	.dataa(gnd),
	.datab(counter[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~12 ),
	.combout(\Add2~13_combout ),
	.cout(\Add2~14 ));
// synopsys translate_off
defparam \Add2~13 .lut_mask = 16'hC30C;
defparam \Add2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N0
fiftyfivenm_lcell_comb \Add2~56 (
// Equation(s):
// \Add2~56_combout  = (!counter[24] & (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0_combout  & (!\DRAM_WRITE_ENABLE~q  & \Add2~13_combout )))

	.dataa(counter[24]),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0_combout ),
	.datac(\DRAM_WRITE_ENABLE~q ),
	.datad(\Add2~13_combout ),
	.cin(gnd),
	.combout(\Add2~56_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~56 .lut_mask = 16'h0100;
defparam \Add2~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y30_N1
dffeas \counter[6] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add2~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[6] .is_wysiwyg = "true";
defparam \counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N22
fiftyfivenm_lcell_comb \Add2~15 (
// Equation(s):
// \Add2~15_combout  = (counter[7] & (!\Add2~14 )) # (!counter[7] & ((\Add2~14 ) # (GND)))
// \Add2~16  = CARRY((!\Add2~14 ) # (!counter[7]))

	.dataa(gnd),
	.datab(counter[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~14 ),
	.combout(\Add2~15_combout ),
	.cout(\Add2~16 ));
// synopsys translate_off
defparam \Add2~15 .lut_mask = 16'h3C3F;
defparam \Add2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N26
fiftyfivenm_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_combout  = (!counter[24] & (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0_combout  & (!\DRAM_WRITE_ENABLE~q  & \Add2~15_combout )))

	.dataa(counter[24]),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0_combout ),
	.datac(\DRAM_WRITE_ENABLE~q ),
	.datad(\Add2~15_combout ),
	.cin(gnd),
	.combout(\Add2~57_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~57 .lut_mask = 16'h0100;
defparam \Add2~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y30_N27
dffeas \counter[7] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add2~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[7] .is_wysiwyg = "true";
defparam \counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N24
fiftyfivenm_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_combout  = (counter[8] & (\Add2~16  $ (GND))) # (!counter[8] & (!\Add2~16  & VCC))
// \Add2~18  = CARRY((counter[8] & !\Add2~16 ))

	.dataa(counter[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~16 ),
	.combout(\Add2~17_combout ),
	.cout(\Add2~18 ));
// synopsys translate_off
defparam \Add2~17 .lut_mask = 16'hA50A;
defparam \Add2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N6
fiftyfivenm_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_combout  = (!counter[24] & (!\DRAM_WRITE_ENABLE~q  & (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0_combout  & \Add2~17_combout )))

	.dataa(counter[24]),
	.datab(\DRAM_WRITE_ENABLE~q ),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0_combout ),
	.datad(\Add2~17_combout ),
	.cin(gnd),
	.combout(\Add2~73_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~73 .lut_mask = 16'h0100;
defparam \Add2~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N7
dffeas \counter[8] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add2~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[8] .is_wysiwyg = "true";
defparam \counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N26
fiftyfivenm_lcell_comb \Add2~19 (
// Equation(s):
// \Add2~19_combout  = (counter[9] & (!\Add2~18 )) # (!counter[9] & ((\Add2~18 ) # (GND)))
// \Add2~20  = CARRY((!\Add2~18 ) # (!counter[9]))

	.dataa(gnd),
	.datab(counter[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~18 ),
	.combout(\Add2~19_combout ),
	.cout(\Add2~20 ));
// synopsys translate_off
defparam \Add2~19 .lut_mask = 16'h3C3F;
defparam \Add2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N4
fiftyfivenm_lcell_comb \Add2~72 (
// Equation(s):
// \Add2~72_combout  = (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0_combout  & (!\DRAM_WRITE_ENABLE~q  & (!counter[24] & \Add2~19_combout )))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0_combout ),
	.datab(\DRAM_WRITE_ENABLE~q ),
	.datac(counter[24]),
	.datad(\Add2~19_combout ),
	.cin(gnd),
	.combout(\Add2~72_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~72 .lut_mask = 16'h0100;
defparam \Add2~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N5
dffeas \counter[9] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add2~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[9] .is_wysiwyg = "true";
defparam \counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N28
fiftyfivenm_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_combout  = (counter[10] & (\Add2~20  $ (GND))) # (!counter[10] & (!\Add2~20  & VCC))
// \Add2~22  = CARRY((counter[10] & !\Add2~20 ))

	.dataa(counter[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~20 ),
	.combout(\Add2~21_combout ),
	.cout(\Add2~22 ));
// synopsys translate_off
defparam \Add2~21 .lut_mask = 16'hA50A;
defparam \Add2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N22
fiftyfivenm_lcell_comb \Add2~71 (
// Equation(s):
// \Add2~71_combout  = (\Add2~21_combout  & !\counter~1_combout )

	.dataa(\Add2~21_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\counter~1_combout ),
	.cin(gnd),
	.combout(\Add2~71_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~71 .lut_mask = 16'h00AA;
defparam \Add2~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N23
dffeas \counter[10] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add2~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[10] .is_wysiwyg = "true";
defparam \counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N30
fiftyfivenm_lcell_comb \Add2~23 (
// Equation(s):
// \Add2~23_combout  = (counter[11] & (!\Add2~22 )) # (!counter[11] & ((\Add2~22 ) # (GND)))
// \Add2~24  = CARRY((!\Add2~22 ) # (!counter[11]))

	.dataa(gnd),
	.datab(counter[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~22 ),
	.combout(\Add2~23_combout ),
	.cout(\Add2~24 ));
// synopsys translate_off
defparam \Add2~23 .lut_mask = 16'h3C3F;
defparam \Add2~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N20
fiftyfivenm_lcell_comb \Add2~70 (
// Equation(s):
// \Add2~70_combout  = (\Add2~23_combout  & !\counter~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add2~23_combout ),
	.datad(\counter~1_combout ),
	.cin(gnd),
	.combout(\Add2~70_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~70 .lut_mask = 16'h00F0;
defparam \Add2~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N21
dffeas \counter[11] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add2~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[11] .is_wysiwyg = "true";
defparam \counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N0
fiftyfivenm_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_combout  = (counter[12] & (\Add2~24  $ (GND))) # (!counter[12] & (!\Add2~24  & VCC))
// \Add2~26  = CARRY((counter[12] & !\Add2~24 ))

	.dataa(counter[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~24 ),
	.combout(\Add2~25_combout ),
	.cout(\Add2~26 ));
// synopsys translate_off
defparam \Add2~25 .lut_mask = 16'hA50A;
defparam \Add2~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N30
fiftyfivenm_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_combout  = (\Add2~25_combout  & !\counter~1_combout )

	.dataa(gnd),
	.datab(\Add2~25_combout ),
	.datac(gnd),
	.datad(\counter~1_combout ),
	.cin(gnd),
	.combout(\Add2~69_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~69 .lut_mask = 16'h00CC;
defparam \Add2~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N31
dffeas \counter[12] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add2~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[12] .is_wysiwyg = "true";
defparam \counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N2
fiftyfivenm_lcell_comb \Add2~27 (
// Equation(s):
// \Add2~27_combout  = (counter[13] & (!\Add2~26 )) # (!counter[13] & ((\Add2~26 ) # (GND)))
// \Add2~28  = CARRY((!\Add2~26 ) # (!counter[13]))

	.dataa(counter[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~26 ),
	.combout(\Add2~27_combout ),
	.cout(\Add2~28 ));
// synopsys translate_off
defparam \Add2~27 .lut_mask = 16'h5A5F;
defparam \Add2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N18
fiftyfivenm_lcell_comb \Add2~68 (
// Equation(s):
// \Add2~68_combout  = (\Add2~27_combout  & !\counter~1_combout )

	.dataa(\Add2~27_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\counter~1_combout ),
	.cin(gnd),
	.combout(\Add2~68_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~68 .lut_mask = 16'h00AA;
defparam \Add2~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N19
dffeas \counter[13] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add2~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[13] .is_wysiwyg = "true";
defparam \counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N4
fiftyfivenm_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_combout  = (counter[14] & (\Add2~28  $ (GND))) # (!counter[14] & (!\Add2~28  & VCC))
// \Add2~30  = CARRY((counter[14] & !\Add2~28 ))

	.dataa(gnd),
	.datab(counter[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~28 ),
	.combout(\Add2~29_combout ),
	.cout(\Add2~30 ));
// synopsys translate_off
defparam \Add2~29 .lut_mask = 16'hC30C;
defparam \Add2~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N28
fiftyfivenm_lcell_comb \Add2~67 (
// Equation(s):
// \Add2~67_combout  = (\Add2~29_combout  & !\counter~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add2~29_combout ),
	.datad(\counter~1_combout ),
	.cin(gnd),
	.combout(\Add2~67_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~67 .lut_mask = 16'h00F0;
defparam \Add2~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N29
dffeas \counter[14] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add2~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[14] .is_wysiwyg = "true";
defparam \counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N6
fiftyfivenm_lcell_comb \Add2~31 (
// Equation(s):
// \Add2~31_combout  = (counter[15] & (!\Add2~30 )) # (!counter[15] & ((\Add2~30 ) # (GND)))
// \Add2~32  = CARRY((!\Add2~30 ) # (!counter[15]))

	.dataa(gnd),
	.datab(counter[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~30 ),
	.combout(\Add2~31_combout ),
	.cout(\Add2~32 ));
// synopsys translate_off
defparam \Add2~31 .lut_mask = 16'h3C3F;
defparam \Add2~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N4
fiftyfivenm_lcell_comb \Add2~66 (
// Equation(s):
// \Add2~66_combout  = (\Add2~31_combout  & !\counter~1_combout )

	.dataa(\Add2~31_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\counter~1_combout ),
	.cin(gnd),
	.combout(\Add2~66_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~66 .lut_mask = 16'h00AA;
defparam \Add2~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N5
dffeas \counter[15] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add2~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[15] .is_wysiwyg = "true";
defparam \counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N8
fiftyfivenm_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_combout  = (counter[16] & (\Add2~32  $ (GND))) # (!counter[16] & (!\Add2~32  & VCC))
// \Add2~34  = CARRY((counter[16] & !\Add2~32 ))

	.dataa(gnd),
	.datab(counter[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~32 ),
	.combout(\Add2~33_combout ),
	.cout(\Add2~34 ));
// synopsys translate_off
defparam \Add2~33 .lut_mask = 16'hC30C;
defparam \Add2~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N30
fiftyfivenm_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_combout  = (\Add2~33_combout  & !\counter~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add2~33_combout ),
	.datad(\counter~1_combout ),
	.cin(gnd),
	.combout(\Add2~65_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~65 .lut_mask = 16'h00F0;
defparam \Add2~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N31
dffeas \counter[16] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add2~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[16]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[16] .is_wysiwyg = "true";
defparam \counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N10
fiftyfivenm_lcell_comb \Add2~35 (
// Equation(s):
// \Add2~35_combout  = (counter[17] & (!\Add2~34 )) # (!counter[17] & ((\Add2~34 ) # (GND)))
// \Add2~36  = CARRY((!\Add2~34 ) # (!counter[17]))

	.dataa(gnd),
	.datab(counter[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~34 ),
	.combout(\Add2~35_combout ),
	.cout(\Add2~36 ));
// synopsys translate_off
defparam \Add2~35 .lut_mask = 16'h3C3F;
defparam \Add2~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N28
fiftyfivenm_lcell_comb \Add2~64 (
// Equation(s):
// \Add2~64_combout  = (\Add2~35_combout  & !\counter~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add2~35_combout ),
	.datad(\counter~1_combout ),
	.cin(gnd),
	.combout(\Add2~64_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~64 .lut_mask = 16'h00F0;
defparam \Add2~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N29
dffeas \counter[17] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add2~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[17]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[17] .is_wysiwyg = "true";
defparam \counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N12
fiftyfivenm_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_combout  = (counter[18] & (\Add2~36  $ (GND))) # (!counter[18] & (!\Add2~36  & VCC))
// \Add2~38  = CARRY((counter[18] & !\Add2~36 ))

	.dataa(counter[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~36 ),
	.combout(\Add2~37_combout ),
	.cout(\Add2~38 ));
// synopsys translate_off
defparam \Add2~37 .lut_mask = 16'hA50A;
defparam \Add2~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N26
fiftyfivenm_lcell_comb \Add2~63 (
// Equation(s):
// \Add2~63_combout  = (\Add2~37_combout  & !\counter~1_combout )

	.dataa(\Add2~37_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\counter~1_combout ),
	.cin(gnd),
	.combout(\Add2~63_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~63 .lut_mask = 16'h00AA;
defparam \Add2~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N27
dffeas \counter[18] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add2~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[18]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[18] .is_wysiwyg = "true";
defparam \counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N14
fiftyfivenm_lcell_comb \Add2~39 (
// Equation(s):
// \Add2~39_combout  = (counter[19] & (!\Add2~38 )) # (!counter[19] & ((\Add2~38 ) # (GND)))
// \Add2~40  = CARRY((!\Add2~38 ) # (!counter[19]))

	.dataa(gnd),
	.datab(counter[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~38 ),
	.combout(\Add2~39_combout ),
	.cout(\Add2~40 ));
// synopsys translate_off
defparam \Add2~39 .lut_mask = 16'h3C3F;
defparam \Add2~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N14
fiftyfivenm_lcell_comb \Add2~62 (
// Equation(s):
// \Add2~62_combout  = (\Add2~39_combout  & !\counter~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add2~39_combout ),
	.datad(\counter~1_combout ),
	.cin(gnd),
	.combout(\Add2~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~62 .lut_mask = 16'h00F0;
defparam \Add2~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N15
dffeas \counter[19] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add2~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[19]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[19] .is_wysiwyg = "true";
defparam \counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N16
fiftyfivenm_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_combout  = (counter[20] & (\Add2~40  $ (GND))) # (!counter[20] & (!\Add2~40  & VCC))
// \Add2~42  = CARRY((counter[20] & !\Add2~40 ))

	.dataa(counter[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~40 ),
	.combout(\Add2~41_combout ),
	.cout(\Add2~42 ));
// synopsys translate_off
defparam \Add2~41 .lut_mask = 16'hA50A;
defparam \Add2~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N12
fiftyfivenm_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_combout  = (!\counter~1_combout  & \Add2~41_combout )

	.dataa(\counter~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add2~41_combout ),
	.cin(gnd),
	.combout(\Add2~61_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~61 .lut_mask = 16'h5500;
defparam \Add2~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N13
dffeas \counter[20] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add2~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[20]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[20] .is_wysiwyg = "true";
defparam \counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N18
fiftyfivenm_lcell_comb \Add2~43 (
// Equation(s):
// \Add2~43_combout  = (counter[21] & (!\Add2~42 )) # (!counter[21] & ((\Add2~42 ) # (GND)))
// \Add2~44  = CARRY((!\Add2~42 ) # (!counter[21]))

	.dataa(counter[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~42 ),
	.combout(\Add2~43_combout ),
	.cout(\Add2~44 ));
// synopsys translate_off
defparam \Add2~43 .lut_mask = 16'h5A5F;
defparam \Add2~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N26
fiftyfivenm_lcell_comb \Add2~60 (
// Equation(s):
// \Add2~60_combout  = (!\counter~1_combout  & \Add2~43_combout )

	.dataa(\counter~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add2~43_combout ),
	.cin(gnd),
	.combout(\Add2~60_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~60 .lut_mask = 16'h5500;
defparam \Add2~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N27
dffeas \counter[21] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add2~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[21]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[21] .is_wysiwyg = "true";
defparam \counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N20
fiftyfivenm_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_combout  = (counter[22] & (\Add2~44  $ (GND))) # (!counter[22] & (!\Add2~44  & VCC))
// \Add2~46  = CARRY((counter[22] & !\Add2~44 ))

	.dataa(counter[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~44 ),
	.combout(\Add2~45_combout ),
	.cout(\Add2~46 ));
// synopsys translate_off
defparam \Add2~45 .lut_mask = 16'hA50A;
defparam \Add2~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N24
fiftyfivenm_lcell_comb \Add2~59 (
// Equation(s):
// \Add2~59_combout  = (\Add2~45_combout  & !\counter~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add2~45_combout ),
	.datad(\counter~1_combout ),
	.cin(gnd),
	.combout(\Add2~59_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~59 .lut_mask = 16'h00F0;
defparam \Add2~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N25
dffeas \counter[22] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add2~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[22]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[22] .is_wysiwyg = "true";
defparam \counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N22
fiftyfivenm_lcell_comb \Add2~47 (
// Equation(s):
// \Add2~47_combout  = (counter[23] & (!\Add2~46 )) # (!counter[23] & ((\Add2~46 ) # (GND)))
// \Add2~48  = CARRY((!\Add2~46 ) # (!counter[23]))

	.dataa(counter[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~46 ),
	.combout(\Add2~47_combout ),
	.cout(\Add2~48 ));
// synopsys translate_off
defparam \Add2~47 .lut_mask = 16'h5A5F;
defparam \Add2~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N10
fiftyfivenm_lcell_comb \Add2~58 (
// Equation(s):
// \Add2~58_combout  = (!\counter~1_combout  & \Add2~47_combout )

	.dataa(\counter~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add2~47_combout ),
	.cin(gnd),
	.combout(\Add2~58_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~58 .lut_mask = 16'h5500;
defparam \Add2~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N11
dffeas \counter[23] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add2~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[17]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[23]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[23] .is_wysiwyg = "true";
defparam \counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N24
fiftyfivenm_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_combout  = \Add2~48  $ (!counter[24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[24]),
	.cin(\Add2~48 ),
	.combout(\Add2~49_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~49 .lut_mask = 16'hF00F;
defparam \Add2~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N18
fiftyfivenm_lcell_comb \counter[24]~2 (
// Equation(s):
// \counter[24]~2_combout  = (\counter~1_combout  & (((counter[24] & \KEY[0]~input_o )))) # (!\counter~1_combout  & ((\Add2~49_combout ) # ((counter[24] & \KEY[0]~input_o ))))

	.dataa(\counter~1_combout ),
	.datab(\Add2~49_combout ),
	.datac(counter[24]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\counter[24]~2_combout ),
	.cout());
// synopsys translate_off
defparam \counter[24]~2 .lut_mask = 16'hF444;
defparam \counter[24]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y29_N19
dffeas \counter[24] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter[24]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[24]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[24] .is_wysiwyg = "true";
defparam \counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N20
fiftyfivenm_lcell_comb \DRAM_ADDRESS~1 (
// Equation(s):
// \DRAM_ADDRESS~1_combout  = (!counter[24] & counter[14])

	.dataa(counter[24]),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[14]),
	.cin(gnd),
	.combout(\DRAM_ADDRESS~1_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_ADDRESS~1 .lut_mask = 16'h5500;
defparam \DRAM_ADDRESS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N21
dffeas \DRAM_ADDRESS[14] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_ADDRESS~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DRAM_ADDRESS[14]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_ADDRESS[14] .is_wysiwyg = "true";
defparam \DRAM_ADDRESS[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N0
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|Mux0~0 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|Mux0~0_combout  = \SDRAM|the_lab7_soc_sdram_input_efifo_module|wr_address~q  $ (((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0]) # (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1])))

	.dataa(gnd),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0]),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|wr_address~q ),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|Mux0~0 .lut_mask = 16'h3C0F;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y29_N1
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|wr_address (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|wr_address~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|wr_address .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|wr_address .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N8
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|wr_address~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0]) # (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1])))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1]),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|wr_address~q ),
	.datac(gnd),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0 .lut_mask = 16'hCC44;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N17
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[32] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(DRAM_ADDRESS[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[32] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N2
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout  = (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|wr_address~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0]) # (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1])))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1]),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|wr_address~q ),
	.datac(gnd),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0 .lut_mask = 16'h3311;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N23
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[32] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(DRAM_ADDRESS[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[32] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N0
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~0 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~0_combout  = \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  $ (\SDRAM|f_select~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datad(\SDRAM|f_select~combout ),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~0 .lut_mask = 16'h0FF0;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N1
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N18
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[32]~15 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[32]~15_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [32])) # (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q 
//  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [32])))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [32]),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [32]),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[32]~15_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[32]~15 .lut_mask = 16'hACAC;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[32]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N16
fiftyfivenm_lcell_comb \DRAM_ADDRESS~15 (
// Equation(s):
// \DRAM_ADDRESS~15_combout  = (counter[12] & !counter[24])

	.dataa(counter[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[24]),
	.cin(gnd),
	.combout(\DRAM_ADDRESS~15_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_ADDRESS~15 .lut_mask = 16'h00AA;
defparam \DRAM_ADDRESS~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N16
fiftyfivenm_lcell_comb \DRAM_ADDRESS[12]~feeder (
// Equation(s):
// \DRAM_ADDRESS[12]~feeder_combout  = \DRAM_ADDRESS~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_ADDRESS~15_combout ),
	.cin(gnd),
	.combout(\DRAM_ADDRESS[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_ADDRESS[12]~feeder .lut_mask = 16'hFF00;
defparam \DRAM_ADDRESS[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N17
dffeas \DRAM_ADDRESS[12] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_ADDRESS[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DRAM_ADDRESS[12]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_ADDRESS[12] .is_wysiwyg = "true";
defparam \DRAM_ADDRESS[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N16
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[30]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[30]~feeder_combout  = DRAM_ADDRESS[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DRAM_ADDRESS[12]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[30]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y28_N17
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[30] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[30] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y28_N17
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[30] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(DRAM_ADDRESS[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[30] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N22
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[30]~13 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[30]~13_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [30]))) # 
// (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [30]))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [30]),
	.datab(gnd),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [30]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[30]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[30]~13 .lut_mask = 16'hFA0A;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[30]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N23
dffeas \SDRAM|active_addr[12] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[30]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_addr[12] .is_wysiwyg = "true";
defparam \SDRAM|active_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N10
fiftyfivenm_lcell_comb \SDRAM|Equal3~1 (
// Equation(s):
// \SDRAM|Equal3~1_combout  = \SDRAM|active_addr [12] $ (((\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [30])) # (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & 
// ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [30])))))

	.dataa(\SDRAM|active_addr [12]),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [30]),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [30]),
	.cin(gnd),
	.combout(\SDRAM|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Equal3~1 .lut_mask = 16'h596A;
defparam \SDRAM|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y28_N31
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[43] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DRAM_WRITE_ENABLE~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[43] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N8
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[43]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[43]~feeder_combout  = \DRAM_WRITE_ENABLE~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_WRITE_ENABLE~q ),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[43]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N9
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[43] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[43] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N30
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[43]~12 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[43]~12_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [43]))) # 
// (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [43]))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [43]),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [43]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[43]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[43]~12 .lut_mask = 16'hFA50;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[43]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N24
fiftyfivenm_lcell_comb \SDRAM|active_rnw~feeder (
// Equation(s):
// \SDRAM|active_rnw~feeder_combout  = \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[43]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[43]~12_combout ),
	.cin(gnd),
	.combout(\SDRAM|active_rnw~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|active_rnw~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|active_rnw~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y28_N25
dffeas \SDRAM|active_rnw (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|active_rnw~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_rnw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_rnw .is_wysiwyg = "true";
defparam \SDRAM|active_rnw .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N18
fiftyfivenm_lcell_comb \SDRAM|rnw_match~0 (
// Equation(s):
// \SDRAM|rnw_match~0_combout  = \SDRAM|active_rnw~q  $ (((\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [43]))) # (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & 
// (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [43]))))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datab(\SDRAM|active_rnw~q ),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [43]),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [43]),
	.cin(gnd),
	.combout(\SDRAM|rnw_match~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|rnw_match~0 .lut_mask = 16'h369C;
defparam \SDRAM|rnw_match~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N30
fiftyfivenm_lcell_comb \DRAM_ADDRESS~14 (
// Equation(s):
// \DRAM_ADDRESS~14_combout  = (!counter[24] & counter[11])

	.dataa(gnd),
	.datab(gnd),
	.datac(counter[24]),
	.datad(counter[11]),
	.cin(gnd),
	.combout(\DRAM_ADDRESS~14_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_ADDRESS~14 .lut_mask = 16'h0F00;
defparam \DRAM_ADDRESS~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N31
dffeas \DRAM_ADDRESS[11] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_ADDRESS~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DRAM_ADDRESS[11]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_ADDRESS[11] .is_wysiwyg = "true";
defparam \DRAM_ADDRESS[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N17
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[29] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(DRAM_ADDRESS[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[29] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N28
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[29]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[29]~feeder_combout  = DRAM_ADDRESS[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DRAM_ADDRESS[11]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[29]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N29
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[29] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[29] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N8
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[29]~11 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[29]~11_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [29]))) # 
// (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [29]))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [29]),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [29]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[29]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[29]~11 .lut_mask = 16'hFA50;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[29]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y28_N9
dffeas \SDRAM|active_addr[11] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[29]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_addr[11] .is_wysiwyg = "true";
defparam \SDRAM|active_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N30
fiftyfivenm_lcell_comb \SDRAM|Equal3~0 (
// Equation(s):
// \SDRAM|Equal3~0_combout  = \SDRAM|active_addr [11] $ (((\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [29]))) # (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & 
// (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [29]))))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [29]),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [29]),
	.datac(\SDRAM|active_addr [11]),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\SDRAM|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Equal3~0 .lut_mask = 16'h3C5A;
defparam \SDRAM|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N2
fiftyfivenm_lcell_comb \DRAM_ADDRESS~13 (
// Equation(s):
// \DRAM_ADDRESS~13_combout  = (counter[10] & !counter[24])

	.dataa(counter[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[24]),
	.cin(gnd),
	.combout(\DRAM_ADDRESS~13_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_ADDRESS~13 .lut_mask = 16'h00AA;
defparam \DRAM_ADDRESS~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N3
dffeas \DRAM_ADDRESS[10] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_ADDRESS~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DRAM_ADDRESS[10]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_ADDRESS[10] .is_wysiwyg = "true";
defparam \DRAM_ADDRESS[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N24
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[28]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[28]~feeder_combout  = DRAM_ADDRESS[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DRAM_ADDRESS[10]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[28]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N25
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[28] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[28] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y27_N13
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[28] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(DRAM_ADDRESS[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[28] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N12
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[28]~10 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[28]~10_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [28])) # (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q 
//  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [28])))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [28]),
	.datab(gnd),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [28]),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[28]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[28]~10 .lut_mask = 16'hAAF0;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[28]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N27
dffeas \SDRAM|active_addr[10] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[28]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_addr[10] .is_wysiwyg = "true";
defparam \SDRAM|active_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N24
fiftyfivenm_lcell_comb \SDRAM|Equal2~0 (
// Equation(s):
// \SDRAM|Equal2~0_combout  = \SDRAM|active_addr [10] $ (((\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [28])) # (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & 
// ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [28])))))

	.dataa(\SDRAM|active_addr [10]),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [28]),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [28]),
	.cin(gnd),
	.combout(\SDRAM|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Equal2~0 .lut_mask = 16'h596A;
defparam \SDRAM|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N20
fiftyfivenm_lcell_comb \SDRAM|pending~0 (
// Equation(s):
// \SDRAM|pending~0_combout  = (!\SDRAM|Equal3~1_combout  & (!\SDRAM|rnw_match~0_combout  & (!\SDRAM|Equal3~0_combout  & !\SDRAM|Equal2~0_combout )))

	.dataa(\SDRAM|Equal3~1_combout ),
	.datab(\SDRAM|rnw_match~0_combout ),
	.datac(\SDRAM|Equal3~0_combout ),
	.datad(\SDRAM|Equal2~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|pending~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|pending~0 .lut_mask = 16'h0001;
defparam \SDRAM|pending~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N12
fiftyfivenm_lcell_comb \SDRAM|m_next~20 (
// Equation(s):
// \SDRAM|m_next~20_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1] & (((!\SDRAM|pending~1_combout )) # (!\SDRAM|pending~0_combout ))) # (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1] & 
// (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0] & ((!\SDRAM|pending~1_combout ) # (!\SDRAM|pending~0_combout ))))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1]),
	.datab(\SDRAM|pending~0_combout ),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0]),
	.datad(\SDRAM|pending~1_combout ),
	.cin(gnd),
	.combout(\SDRAM|m_next~20_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|m_next~20 .lut_mask = 16'h32FA;
defparam \SDRAM|m_next~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N0
fiftyfivenm_lcell_comb \SDRAM|Selector35~0 (
// Equation(s):
// \SDRAM|Selector35~0_combout  = (!\SDRAM|m_state.010000000~q  & (((!\SDRAM|refresh_request~q  & !\SDRAM|m_next~20_combout )) # (!\SDRAM|m_state.100000000~q )))

	.dataa(\SDRAM|refresh_request~q ),
	.datab(\SDRAM|m_state.010000000~q ),
	.datac(\SDRAM|m_next~20_combout ),
	.datad(\SDRAM|m_state.100000000~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector35~0 .lut_mask = 16'h0133;
defparam \SDRAM|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N6
fiftyfivenm_lcell_comb \SDRAM|Selector34~2 (
// Equation(s):
// \SDRAM|Selector34~2_combout  = (\SDRAM|m_state.000000010~q  & (\SDRAM|active_rnw~q  & \SDRAM|Selector35~0_combout ))

	.dataa(gnd),
	.datab(\SDRAM|m_state.000000010~q ),
	.datac(\SDRAM|active_rnw~q ),
	.datad(\SDRAM|Selector35~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector34~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector34~2 .lut_mask = 16'hC000;
defparam \SDRAM|Selector34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N26
fiftyfivenm_lcell_comb \SDRAM|Selector34~6 (
// Equation(s):
// \SDRAM|Selector34~6_combout  = ((\SDRAM|Selector41~0_combout  & ((\SDRAM|m_state.000010000~q ) # (\SDRAM|m_state.000001000~q )))) # (!\SDRAM|m_state.000000001~q )

	.dataa(\SDRAM|m_state.000010000~q ),
	.datab(\SDRAM|m_state.000000001~q ),
	.datac(\SDRAM|Selector41~0_combout ),
	.datad(\SDRAM|m_state.000001000~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector34~6_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector34~6 .lut_mask = 16'hF3B3;
defparam \SDRAM|Selector34~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N2
fiftyfivenm_lcell_comb \SDRAM|Selector34~3 (
// Equation(s):
// \SDRAM|Selector34~3_combout  = (\SDRAM|m_state.000000010~q ) # ((\SDRAM|m_state.010000000~q ) # ((!\SDRAM|init_done~q  & !\SDRAM|m_state.000000001~q )))

	.dataa(\SDRAM|init_done~q ),
	.datab(\SDRAM|m_state.000000001~q ),
	.datac(\SDRAM|m_state.000000010~q ),
	.datad(\SDRAM|m_state.010000000~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector34~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector34~3 .lut_mask = 16'hFFF1;
defparam \SDRAM|Selector34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N0
fiftyfivenm_lcell_comb \SDRAM|Selector34~4 (
// Equation(s):
// \SDRAM|Selector34~4_combout  = (\SDRAM|m_state.100000000~q  & ((\SDRAM|refresh_request~q ) # (\SDRAM|m_next~20_combout )))

	.dataa(\SDRAM|m_state.100000000~q ),
	.datab(gnd),
	.datac(\SDRAM|refresh_request~q ),
	.datad(\SDRAM|m_next~20_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector34~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector34~4 .lut_mask = 16'hAAA0;
defparam \SDRAM|Selector34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N6
fiftyfivenm_lcell_comb \SDRAM|Selector34~5 (
// Equation(s):
// \SDRAM|Selector34~5_combout  = (\SDRAM|Selector34~3_combout ) # ((\SDRAM|Selector34~4_combout ) # ((\SDRAM|Selector34~6_combout  & \SDRAM|refresh_request~q )))

	.dataa(\SDRAM|Selector34~6_combout ),
	.datab(\SDRAM|Selector34~3_combout ),
	.datac(\SDRAM|refresh_request~q ),
	.datad(\SDRAM|Selector34~4_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector34~5_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector34~5 .lut_mask = 16'hFFEC;
defparam \SDRAM|Selector34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y24_N7
dffeas \SDRAM|m_next.000001000 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector34~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|Selector34~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_next.000001000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_next.000001000 .is_wysiwyg = "true";
defparam \SDRAM|m_next.000001000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N22
fiftyfivenm_lcell_comb \SDRAM|Selector27~1 (
// Equation(s):
// \SDRAM|Selector27~1_combout  = (\SDRAM|m_state.100000000~q  & (!\SDRAM|refresh_request~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0]) # (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1]))))

	.dataa(\SDRAM|m_state.100000000~q ),
	.datab(\SDRAM|refresh_request~q ),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0]),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1]),
	.cin(gnd),
	.combout(\SDRAM|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector27~1 .lut_mask = 16'h2220;
defparam \SDRAM|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N6
fiftyfivenm_lcell_comb \SDRAM|Selector27~2 (
// Equation(s):
// \SDRAM|Selector27~2_combout  = (\SDRAM|Selector27~1_combout  & (\SDRAM|pending~1_combout  & \SDRAM|pending~0_combout ))

	.dataa(gnd),
	.datab(\SDRAM|Selector27~1_combout ),
	.datac(\SDRAM|pending~1_combout ),
	.datad(\SDRAM|pending~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector27~2 .lut_mask = 16'hC000;
defparam \SDRAM|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N24
fiftyfivenm_lcell_comb \SDRAM|Selector29~0 (
// Equation(s):
// \SDRAM|Selector29~0_combout  = (\SDRAM|m_state.100000000~q  & !\SDRAM|refresh_request~q )

	.dataa(\SDRAM|m_state.100000000~q ),
	.datab(gnd),
	.datac(\SDRAM|refresh_request~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector29~0 .lut_mask = 16'h0A0A;
defparam \SDRAM|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N4
fiftyfivenm_lcell_comb \SDRAM|Selector29~1 (
// Equation(s):
// \SDRAM|Selector29~1_combout  = (\SDRAM|Selector29~0_combout  & ((\SDRAM|m_next~20_combout ) # ((\SDRAM|m_count [1] & \SDRAM|m_state.000100000~q )))) # (!\SDRAM|Selector29~0_combout  & (\SDRAM|m_count [1] & (\SDRAM|m_state.000100000~q )))

	.dataa(\SDRAM|Selector29~0_combout ),
	.datab(\SDRAM|m_count [1]),
	.datac(\SDRAM|m_state.000100000~q ),
	.datad(\SDRAM|m_next~20_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector29~1 .lut_mask = 16'hEAC0;
defparam \SDRAM|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N5
dffeas \SDRAM|m_state.000100000 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector29~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_state.000100000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_state.000100000 .is_wysiwyg = "true";
defparam \SDRAM|m_state.000100000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N20
fiftyfivenm_lcell_comb \SDRAM|Selector30~0 (
// Equation(s):
// \SDRAM|Selector30~0_combout  = (\SDRAM|m_state.000100000~q  & !\SDRAM|m_count [1])

	.dataa(gnd),
	.datab(\SDRAM|m_state.000100000~q ),
	.datac(gnd),
	.datad(\SDRAM|m_count [1]),
	.cin(gnd),
	.combout(\SDRAM|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector30~0 .lut_mask = 16'h00CC;
defparam \SDRAM|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N20
fiftyfivenm_lcell_comb \SDRAM|Selector30~1 (
// Equation(s):
// \SDRAM|Selector30~1_combout  = (\SDRAM|Selector30~0_combout ) # ((\SDRAM|refresh_request~q  & (!\SDRAM|m_state.000000001~q  & \SDRAM|init_done~q )))

	.dataa(\SDRAM|Selector30~0_combout ),
	.datab(\SDRAM|refresh_request~q ),
	.datac(\SDRAM|m_state.000000001~q ),
	.datad(\SDRAM|init_done~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector30~1 .lut_mask = 16'hAEAA;
defparam \SDRAM|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y24_N21
dffeas \SDRAM|m_state.001000000 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector30~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_state.001000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_state.001000000 .is_wysiwyg = "true";
defparam \SDRAM|m_state.001000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N12
fiftyfivenm_lcell_comb \SDRAM|Selector39~0 (
// Equation(s):
// \SDRAM|Selector39~0_combout  = (\SDRAM|m_state.000000001~q ) # ((\SDRAM|m_count [0] & ((!\SDRAM|init_done~q ) # (!\SDRAM|refresh_request~q ))))

	.dataa(\SDRAM|m_count [0]),
	.datab(\SDRAM|refresh_request~q ),
	.datac(\SDRAM|m_state.000000001~q ),
	.datad(\SDRAM|init_done~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector39~0 .lut_mask = 16'hF2FA;
defparam \SDRAM|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N16
fiftyfivenm_lcell_comb \SDRAM|Selector39~1 (
// Equation(s):
// \SDRAM|Selector39~1_combout  = (\SDRAM|m_state.000100000~q  & (((\SDRAM|m_count [1] & !\SDRAM|m_count [0])))) # (!\SDRAM|m_state.000100000~q  & ((\SDRAM|m_count [1] $ (\SDRAM|m_count [0])) # (!\SDRAM|m_state.000000100~q )))

	.dataa(\SDRAM|m_state.000000100~q ),
	.datab(\SDRAM|m_count [1]),
	.datac(\SDRAM|m_count [0]),
	.datad(\SDRAM|m_state.000100000~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector39~1 .lut_mask = 16'h0C7D;
defparam \SDRAM|Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N10
fiftyfivenm_lcell_comb \SDRAM|Selector39~2 (
// Equation(s):
// \SDRAM|Selector39~2_combout  = (\SDRAM|Selector39~0_combout  & (\SDRAM|Selector39~1_combout  & ((\SDRAM|m_count [0]) # (!\SDRAM|m_state.001000000~q ))))

	.dataa(\SDRAM|Selector39~0_combout ),
	.datab(\SDRAM|m_state.001000000~q ),
	.datac(\SDRAM|m_count [0]),
	.datad(\SDRAM|Selector39~1_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector39~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector39~2 .lut_mask = 16'hA200;
defparam \SDRAM|Selector39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N28
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal1~0 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal1~0_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0]) # (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0]),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal1~0 .lut_mask = 16'hFFF0;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N24
fiftyfivenm_lcell_comb \SDRAM|m_next~19 (
// Equation(s):
// \SDRAM|m_next~19_combout  = (\SDRAM|pending~0_combout  & (\SDRAM|refresh_request~q  & (\SDRAM|pending~1_combout  & \SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal1~0_combout )))

	.dataa(\SDRAM|pending~0_combout ),
	.datab(\SDRAM|refresh_request~q ),
	.datac(\SDRAM|pending~1_combout ),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|m_next~19_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|m_next~19 .lut_mask = 16'h8000;
defparam \SDRAM|m_next~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N18
fiftyfivenm_lcell_comb \SDRAM|Selector39~3 (
// Equation(s):
// \SDRAM|Selector39~3_combout  = (\SDRAM|m_next~19_combout  & (((!\SDRAM|m_state.000001000~q )))) # (!\SDRAM|m_next~19_combout  & ((\SDRAM|m_count [0]) # ((!\SDRAM|m_state.000010000~q  & !\SDRAM|m_state.000001000~q ))))

	.dataa(\SDRAM|m_state.000010000~q ),
	.datab(\SDRAM|m_state.000001000~q ),
	.datac(\SDRAM|m_count [0]),
	.datad(\SDRAM|m_next~19_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector39~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector39~3 .lut_mask = 16'h33F1;
defparam \SDRAM|Selector39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N22
fiftyfivenm_lcell_comb \SDRAM|Selector38~0 (
// Equation(s):
// \SDRAM|Selector38~0_combout  = (\SDRAM|m_state.100000000~q  & (!\SDRAM|refresh_request~q  & !\SDRAM|m_next~20_combout ))

	.dataa(\SDRAM|m_state.100000000~q ),
	.datab(gnd),
	.datac(\SDRAM|refresh_request~q ),
	.datad(\SDRAM|m_next~20_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector38~0 .lut_mask = 16'h000A;
defparam \SDRAM|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N14
fiftyfivenm_lcell_comb \SDRAM|Selector39~4 (
// Equation(s):
// \SDRAM|Selector39~4_combout  = (\SDRAM|Selector39~2_combout  & (\SDRAM|Selector39~3_combout  & ((\SDRAM|m_count [0]) # (!\SDRAM|Selector38~0_combout ))))

	.dataa(\SDRAM|Selector39~2_combout ),
	.datab(\SDRAM|Selector39~3_combout ),
	.datac(\SDRAM|m_count [0]),
	.datad(\SDRAM|Selector38~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector39~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector39~4 .lut_mask = 16'h8088;
defparam \SDRAM|Selector39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y24_N15
dffeas \SDRAM|m_count[0] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector39~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_count[0] .is_wysiwyg = "true";
defparam \SDRAM|m_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N12
fiftyfivenm_lcell_comb \SDRAM|Selector38~2 (
// Equation(s):
// \SDRAM|Selector38~2_combout  = (\SDRAM|m_state.001000000~q ) # ((\SDRAM|m_count [0] & ((\SDRAM|m_state.000000100~q ) # (\SDRAM|m_state.000100000~q ))))

	.dataa(\SDRAM|m_state.000000100~q ),
	.datab(\SDRAM|m_state.000100000~q ),
	.datac(\SDRAM|m_state.001000000~q ),
	.datad(\SDRAM|m_count [0]),
	.cin(gnd),
	.combout(\SDRAM|Selector38~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector38~2 .lut_mask = 16'hFEF0;
defparam \SDRAM|Selector38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N14
fiftyfivenm_lcell_comb \SDRAM|Selector38~1 (
// Equation(s):
// \SDRAM|Selector38~1_combout  = (!\SDRAM|m_state.000001000~q  & ((\SDRAM|m_state.000000001~q ) # ((\SDRAM|refresh_request~q  & \SDRAM|init_done~q ))))

	.dataa(\SDRAM|m_state.000000001~q ),
	.datab(\SDRAM|m_state.000001000~q ),
	.datac(\SDRAM|refresh_request~q ),
	.datad(\SDRAM|init_done~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector38~1 .lut_mask = 16'h3222;
defparam \SDRAM|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N2
fiftyfivenm_lcell_comb \SDRAM|Selector38~3 (
// Equation(s):
// \SDRAM|Selector38~3_combout  = (\SDRAM|m_state.010000000~q ) # ((\SDRAM|m_count [1] & ((\SDRAM|Selector38~2_combout ) # (!\SDRAM|Selector38~1_combout ))))

	.dataa(\SDRAM|Selector38~2_combout ),
	.datab(\SDRAM|Selector38~1_combout ),
	.datac(\SDRAM|m_state.010000000~q ),
	.datad(\SDRAM|m_count [1]),
	.cin(gnd),
	.combout(\SDRAM|Selector38~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector38~3 .lut_mask = 16'hFBF0;
defparam \SDRAM|Selector38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N2
fiftyfivenm_lcell_comb \SDRAM|Selector38~4 (
// Equation(s):
// \SDRAM|Selector38~4_combout  = (\SDRAM|m_next~19_combout  & (((\SDRAM|m_state.000001000~q )))) # (!\SDRAM|m_next~19_combout  & (\SDRAM|m_state.000010000~q  & (\SDRAM|m_count [1])))

	.dataa(\SDRAM|m_state.000010000~q ),
	.datab(\SDRAM|m_count [1]),
	.datac(\SDRAM|m_state.000001000~q ),
	.datad(\SDRAM|m_next~19_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector38~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector38~4 .lut_mask = 16'hF088;
defparam \SDRAM|Selector38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N0
fiftyfivenm_lcell_comb \SDRAM|Selector38~5 (
// Equation(s):
// \SDRAM|Selector38~5_combout  = (\SDRAM|Selector38~3_combout ) # ((\SDRAM|Selector38~4_combout ) # ((\SDRAM|m_count [1] & \SDRAM|Selector38~0_combout )))

	.dataa(\SDRAM|Selector38~3_combout ),
	.datab(\SDRAM|Selector38~4_combout ),
	.datac(\SDRAM|m_count [1]),
	.datad(\SDRAM|Selector38~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector38~5_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector38~5 .lut_mask = 16'hFEEE;
defparam \SDRAM|Selector38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N1
dffeas \SDRAM|m_count[1] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector38~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_count[1] .is_wysiwyg = "true";
defparam \SDRAM|m_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N24
fiftyfivenm_lcell_comb \SDRAM|Selector27~0 (
// Equation(s):
// \SDRAM|Selector27~0_combout  = (\SDRAM|m_state.000000100~q  & (!\SDRAM|m_count [1] & ((\SDRAM|Selector32~0_combout ) # (!\SDRAM|m_state.100000000~q ))))

	.dataa(\SDRAM|m_state.000000100~q ),
	.datab(\SDRAM|m_count [1]),
	.datac(\SDRAM|Selector32~0_combout ),
	.datad(\SDRAM|m_state.100000000~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector27~0 .lut_mask = 16'h2022;
defparam \SDRAM|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N0
fiftyfivenm_lcell_comb \SDRAM|Selector27~3 (
// Equation(s):
// \SDRAM|Selector27~3_combout  = (\SDRAM|m_next.000001000~q  & ((\SDRAM|Selector27~0_combout ) # ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[43]~12_combout  & \SDRAM|Selector27~2_combout )))) # (!\SDRAM|m_next.000001000~q  & 
// (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[43]~12_combout  & (\SDRAM|Selector27~2_combout )))

	.dataa(\SDRAM|m_next.000001000~q ),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[43]~12_combout ),
	.datac(\SDRAM|Selector27~2_combout ),
	.datad(\SDRAM|Selector27~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector27~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector27~3 .lut_mask = 16'hEAC0;
defparam \SDRAM|Selector27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N30
fiftyfivenm_lcell_comb \SDRAM|WideOr8~0 (
// Equation(s):
// \SDRAM|WideOr8~0_combout  = (!\SDRAM|m_state.001000000~q  & (!\SDRAM|m_state.010000000~q  & !\SDRAM|m_state.000000010~q ))

	.dataa(gnd),
	.datab(\SDRAM|m_state.001000000~q ),
	.datac(\SDRAM|m_state.010000000~q ),
	.datad(\SDRAM|m_state.000000010~q ),
	.cin(gnd),
	.combout(\SDRAM|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|WideOr8~0 .lut_mask = 16'h0003;
defparam \SDRAM|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N4
fiftyfivenm_lcell_comb \SDRAM|Selector27~5 (
// Equation(s):
// \SDRAM|Selector27~5_combout  = (!\SDRAM|m_state.000000001~q  & ((\SDRAM|refresh_request~q ) # ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal1~0_combout ) # (!\SDRAM|init_done~q ))))

	.dataa(\SDRAM|refresh_request~q ),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal1~0_combout ),
	.datac(\SDRAM|m_state.000000001~q ),
	.datad(\SDRAM|init_done~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector27~5_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector27~5 .lut_mask = 16'h0E0F;
defparam \SDRAM|Selector27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N26
fiftyfivenm_lcell_comb \SDRAM|Selector27~6 (
// Equation(s):
// \SDRAM|Selector27~6_combout  = ((\SDRAM|Selector27~5_combout ) # ((!\SDRAM|Selector32~0_combout  & \SDRAM|m_state.100000000~q ))) # (!\SDRAM|WideOr8~0_combout )

	.dataa(\SDRAM|WideOr8~0_combout ),
	.datab(\SDRAM|Selector27~5_combout ),
	.datac(\SDRAM|Selector32~0_combout ),
	.datad(\SDRAM|m_state.100000000~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector27~6_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector27~6 .lut_mask = 16'hDFDD;
defparam \SDRAM|Selector27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N20
fiftyfivenm_lcell_comb \SDRAM|Selector27~4 (
// Equation(s):
// \SDRAM|Selector27~4_combout  = (!\SDRAM|Selector100~0_combout  & ((\SDRAM|refresh_request~q ) # ((!\SDRAM|Selector41~0_combout  & \SDRAM|m_state.000000001~q ))))

	.dataa(\SDRAM|Selector41~0_combout ),
	.datab(\SDRAM|Selector100~0_combout ),
	.datac(\SDRAM|refresh_request~q ),
	.datad(\SDRAM|m_state.000000001~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector27~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector27~4 .lut_mask = 16'h3130;
defparam \SDRAM|Selector27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N4
fiftyfivenm_lcell_comb \SDRAM|Selector27~7 (
// Equation(s):
// \SDRAM|Selector27~7_combout  = (\SDRAM|Selector27~6_combout ) # ((\SDRAM|Selector27~4_combout ) # ((\SDRAM|m_state.000000100~q  & !\SDRAM|m_count [1])))

	.dataa(\SDRAM|m_state.000000100~q ),
	.datab(\SDRAM|m_count [1]),
	.datac(\SDRAM|Selector27~6_combout ),
	.datad(\SDRAM|Selector27~4_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector27~7_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector27~7 .lut_mask = 16'hFFF2;
defparam \SDRAM|Selector27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y24_N1
dffeas \SDRAM|m_state.000001000 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector27~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|Selector27~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_state.000001000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_state.000001000 .is_wysiwyg = "true";
defparam \SDRAM|m_state.000001000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N14
fiftyfivenm_lcell_comb \SDRAM|Selector100~0 (
// Equation(s):
// \SDRAM|Selector100~0_combout  = (!\SDRAM|m_state.000010000~q  & !\SDRAM|m_state.000001000~q )

	.dataa(gnd),
	.datab(\SDRAM|m_state.000010000~q ),
	.datac(gnd),
	.datad(\SDRAM|m_state.000001000~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector100~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector100~0 .lut_mask = 16'h0033;
defparam \SDRAM|Selector100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N10
fiftyfivenm_lcell_comb \SDRAM|active_rnw~0 (
// Equation(s):
// \SDRAM|active_rnw~0_combout  = (\SDRAM|pending~1_combout  & ((\SDRAM|m_state.100000000~q ) # ((\SDRAM|m_state.000000001~q  & !\SDRAM|Selector100~0_combout ))))

	.dataa(\SDRAM|m_state.100000000~q ),
	.datab(\SDRAM|m_state.000000001~q ),
	.datac(\SDRAM|Selector100~0_combout ),
	.datad(\SDRAM|pending~1_combout ),
	.cin(gnd),
	.combout(\SDRAM|active_rnw~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|active_rnw~0 .lut_mask = 16'hAE00;
defparam \SDRAM|active_rnw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N8
fiftyfivenm_lcell_comb \SDRAM|active_rnw~1 (
// Equation(s):
// \SDRAM|active_rnw~1_combout  = (\SDRAM|pending~0_combout  & (\SDRAM|active_rnw~0_combout  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0]) # (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1]))))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0]),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1]),
	.datac(\SDRAM|pending~0_combout ),
	.datad(\SDRAM|active_rnw~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|active_rnw~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|active_rnw~1 .lut_mask = 16'hE000;
defparam \SDRAM|active_rnw~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N18
fiftyfivenm_lcell_comb \SDRAM|active_rnw~2 (
// Equation(s):
// \SDRAM|active_rnw~2_combout  = (\KEY[0]~input_o  & (!\SDRAM|refresh_request~q  & ((\SDRAM|active_rnw~1_combout ) # (\SDRAM|Selector25~5_combout ))))

	.dataa(\KEY[0]~input_o ),
	.datab(\SDRAM|refresh_request~q ),
	.datac(\SDRAM|active_rnw~1_combout ),
	.datad(\SDRAM|Selector25~5_combout ),
	.cin(gnd),
	.combout(\SDRAM|active_rnw~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|active_rnw~2 .lut_mask = 16'h2220;
defparam \SDRAM|active_rnw~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N19
dffeas \SDRAM|active_addr[14] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[32]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_addr[14] .is_wysiwyg = "true";
defparam \SDRAM|active_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N16
fiftyfivenm_lcell_comb \SDRAM|Equal3~3 (
// Equation(s):
// \SDRAM|Equal3~3_combout  = \SDRAM|active_addr [14] $ (((\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [32])) # (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & 
// ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [32])))))

	.dataa(\SDRAM|active_addr [14]),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [32]),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [32]),
	.cin(gnd),
	.combout(\SDRAM|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Equal3~3 .lut_mask = 16'h596A;
defparam \SDRAM|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N22
fiftyfivenm_lcell_comb \DRAM_ADDRESS~2 (
// Equation(s):
// \DRAM_ADDRESS~2_combout  = (!counter[24] & counter[13])

	.dataa(counter[24]),
	.datab(gnd),
	.datac(counter[13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRAM_ADDRESS~2_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_ADDRESS~2 .lut_mask = 16'h5050;
defparam \DRAM_ADDRESS~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N23
dffeas \DRAM_ADDRESS[13] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_ADDRESS~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DRAM_ADDRESS[13]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_ADDRESS[13] .is_wysiwyg = "true";
defparam \DRAM_ADDRESS[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N12
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[31]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[31]~feeder_combout  = DRAM_ADDRESS[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(DRAM_ADDRESS[13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[31]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N13
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[31] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[31] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N4
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[31]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[31]~feeder_combout  = DRAM_ADDRESS[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DRAM_ADDRESS[13]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[31]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N5
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[31] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[31] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N20
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[31]~14 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[31]~14_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [31]))) # 
// (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [31]))

	.dataa(gnd),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [31]),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [31]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[31]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[31]~14 .lut_mask = 16'hFC30;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[31]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N21
dffeas \SDRAM|active_addr[13] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[31]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_addr[13] .is_wysiwyg = "true";
defparam \SDRAM|active_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N30
fiftyfivenm_lcell_comb \SDRAM|Equal3~2 (
// Equation(s):
// \SDRAM|Equal3~2_combout  = \SDRAM|active_addr [13] $ (((\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [31])) # (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & 
// ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [31])))))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [31]),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [31]),
	.datad(\SDRAM|active_addr [13]),
	.cin(gnd),
	.combout(\SDRAM|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Equal3~2 .lut_mask = 16'h47B8;
defparam \SDRAM|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N0
fiftyfivenm_lcell_comb \DRAM_ADDRESS~0 (
// Equation(s):
// \DRAM_ADDRESS~0_combout  = (counter[15] & !counter[24])

	.dataa(gnd),
	.datab(counter[15]),
	.datac(counter[24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRAM_ADDRESS~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_ADDRESS~0 .lut_mask = 16'h0C0C;
defparam \DRAM_ADDRESS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N1
dffeas \DRAM_ADDRESS[15] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_ADDRESS~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DRAM_ADDRESS[15]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_ADDRESS[15] .is_wysiwyg = "true";
defparam \DRAM_ADDRESS[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N28
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[33]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[33]~feeder_combout  = DRAM_ADDRESS[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DRAM_ADDRESS[15]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[33]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N29
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[33] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[33] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N24
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[33]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[33]~feeder_combout  = DRAM_ADDRESS[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DRAM_ADDRESS[15]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[33]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N25
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[33] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[33] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N26
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[33]~16 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[33]~16_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [33]))) # 
// (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [33]))

	.dataa(gnd),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [33]),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [33]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[33]~16_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[33]~16 .lut_mask = 16'hFC0C;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[33]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N27
dffeas \SDRAM|active_addr[15] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[33]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_addr[15] .is_wysiwyg = "true";
defparam \SDRAM|active_addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N0
fiftyfivenm_lcell_comb \SDRAM|Equal3~4 (
// Equation(s):
// \SDRAM|Equal3~4_combout  = \SDRAM|active_addr [15] $ (((\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [33])) # (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & 
// ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [33])))))

	.dataa(\SDRAM|active_addr [15]),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [33]),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [33]),
	.cin(gnd),
	.combout(\SDRAM|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Equal3~4 .lut_mask = 16'h656A;
defparam \SDRAM|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N6
fiftyfivenm_lcell_comb \SDRAM|pending~1 (
// Equation(s):
// \SDRAM|pending~1_combout  = (!\SDRAM|active_cs_n~q  & (!\SDRAM|Equal3~3_combout  & (!\SDRAM|Equal3~2_combout  & !\SDRAM|Equal3~4_combout )))

	.dataa(\SDRAM|active_cs_n~q ),
	.datab(\SDRAM|Equal3~3_combout ),
	.datac(\SDRAM|Equal3~2_combout ),
	.datad(\SDRAM|Equal3~4_combout ),
	.cin(gnd),
	.combout(\SDRAM|pending~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|pending~1 .lut_mask = 16'h0001;
defparam \SDRAM|pending~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N2
fiftyfivenm_lcell_comb \SDRAM|Selector41~0 (
// Equation(s):
// \SDRAM|Selector41~0_combout  = (\SDRAM|pending~1_combout  & (\SDRAM|pending~0_combout  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0]) # (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1]))))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0]),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1]),
	.datac(\SDRAM|pending~1_combout ),
	.datad(\SDRAM|pending~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector41~0 .lut_mask = 16'hE000;
defparam \SDRAM|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N14
fiftyfivenm_lcell_comb \SDRAM|Selector32~1 (
// Equation(s):
// \SDRAM|Selector32~1_combout  = (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0] & (!\SDRAM|refresh_request~q  & (\SDRAM|m_state.100000000~q  & !\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1])))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0]),
	.datab(\SDRAM|refresh_request~q ),
	.datac(\SDRAM|m_state.100000000~q ),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1]),
	.cin(gnd),
	.combout(\SDRAM|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector32~1 .lut_mask = 16'h0010;
defparam \SDRAM|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N18
fiftyfivenm_lcell_comb \SDRAM|Selector32~2 (
// Equation(s):
// \SDRAM|Selector32~2_combout  = (\SDRAM|Selector32~1_combout ) # ((!\SDRAM|Selector100~0_combout  & ((\SDRAM|Selector29~0_combout ) # (!\SDRAM|Selector41~0_combout ))))

	.dataa(\SDRAM|Selector41~0_combout ),
	.datab(\SDRAM|Selector100~0_combout ),
	.datac(\SDRAM|Selector32~1_combout ),
	.datad(\SDRAM|Selector29~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector32~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector32~2 .lut_mask = 16'hF3F1;
defparam \SDRAM|Selector32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N19
dffeas \SDRAM|m_state.100000000 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector32~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_state.100000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_state.100000000 .is_wysiwyg = "true";
defparam \SDRAM|m_state.100000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N6
fiftyfivenm_lcell_comb \SDRAM|Selector26~1 (
// Equation(s):
// \SDRAM|Selector26~1_combout  = (\SDRAM|m_state.000000100~q  & ((\SDRAM|m_count [1]) # ((\SDRAM|refresh_request~q  & \SDRAM|m_state.100000000~q )))) # (!\SDRAM|m_state.000000100~q  & (\SDRAM|refresh_request~q  & (\SDRAM|m_state.100000000~q )))

	.dataa(\SDRAM|m_state.000000100~q ),
	.datab(\SDRAM|refresh_request~q ),
	.datac(\SDRAM|m_state.100000000~q ),
	.datad(\SDRAM|m_count [1]),
	.cin(gnd),
	.combout(\SDRAM|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector26~1 .lut_mask = 16'hEAC0;
defparam \SDRAM|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N18
fiftyfivenm_lcell_comb \SDRAM|Selector26~0 (
// Equation(s):
// \SDRAM|Selector26~0_combout  = (\SDRAM|Selector41~0_combout  & (!\SDRAM|Selector100~0_combout  & ((\SDRAM|m_state.000000100~q ) # (\SDRAM|refresh_request~q ))))

	.dataa(\SDRAM|Selector41~0_combout ),
	.datab(\SDRAM|m_state.000000100~q ),
	.datac(\SDRAM|Selector100~0_combout ),
	.datad(\SDRAM|refresh_request~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector26~0 .lut_mask = 16'h0A08;
defparam \SDRAM|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N8
fiftyfivenm_lcell_comb \SDRAM|Selector26~2 (
// Equation(s):
// \SDRAM|Selector26~2_combout  = (\SDRAM|Selector26~1_combout ) # ((\SDRAM|Selector26~0_combout ) # (!\SDRAM|WideOr8~0_combout ))

	.dataa(\SDRAM|Selector26~1_combout ),
	.datab(gnd),
	.datac(\SDRAM|WideOr8~0_combout ),
	.datad(\SDRAM|Selector26~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector26~2 .lut_mask = 16'hFFAF;
defparam \SDRAM|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y23_N9
dffeas \SDRAM|m_state.000000100 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector26~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_state.000000100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_state.000000100 .is_wysiwyg = "true";
defparam \SDRAM|m_state.000000100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N16
fiftyfivenm_lcell_comb \SDRAM|Selector36~0 (
// Equation(s):
// \SDRAM|Selector36~0_combout  = (\SDRAM|active_cs_n~0_combout ) # ((!\SDRAM|Selector100~0_combout  & (\SDRAM|m_next.010000000~q  & !\SDRAM|m_next~19_combout )))

	.dataa(\SDRAM|active_cs_n~0_combout ),
	.datab(\SDRAM|Selector100~0_combout ),
	.datac(\SDRAM|m_next.010000000~q ),
	.datad(\SDRAM|m_next~19_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector36~0 .lut_mask = 16'hAABA;
defparam \SDRAM|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N10
fiftyfivenm_lcell_comb \SDRAM|Selector25~4 (
// Equation(s):
// \SDRAM|Selector25~4_combout  = (\SDRAM|init_done~q  & !\SDRAM|m_state.000000001~q )

	.dataa(\SDRAM|init_done~q ),
	.datab(gnd),
	.datac(\SDRAM|m_state.000000001~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector25~4 .lut_mask = 16'h0A0A;
defparam \SDRAM|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N20
fiftyfivenm_lcell_comb \SDRAM|Selector36~1 (
// Equation(s):
// \SDRAM|Selector36~1_combout  = (\SDRAM|Selector25~4_combout ) # ((\SDRAM|m_state.000100000~q ) # ((\SDRAM|m_state.001000000~q ) # (\SDRAM|m_state.000000100~q )))

	.dataa(\SDRAM|Selector25~4_combout ),
	.datab(\SDRAM|m_state.000100000~q ),
	.datac(\SDRAM|m_state.001000000~q ),
	.datad(\SDRAM|m_state.000000100~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector36~1 .lut_mask = 16'hFFFE;
defparam \SDRAM|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N26
fiftyfivenm_lcell_comb \SDRAM|Selector36~2 (
// Equation(s):
// \SDRAM|Selector36~2_combout  = (\SDRAM|Selector36~0_combout ) # ((\SDRAM|m_next.010000000~q  & ((\SDRAM|Selector38~0_combout ) # (\SDRAM|Selector36~1_combout ))))

	.dataa(\SDRAM|Selector38~0_combout ),
	.datab(\SDRAM|Selector36~0_combout ),
	.datac(\SDRAM|m_next.010000000~q ),
	.datad(\SDRAM|Selector36~1_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector36~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector36~2 .lut_mask = 16'hFCEC;
defparam \SDRAM|Selector36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N27
dffeas \SDRAM|m_next.010000000 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector36~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_next.010000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_next.010000000 .is_wysiwyg = "true";
defparam \SDRAM|m_next.010000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N12
fiftyfivenm_lcell_comb \SDRAM|Selector31~0 (
// Equation(s):
// \SDRAM|Selector31~0_combout  = (\SDRAM|m_state.000000100~q  & (\SDRAM|m_next.010000000~q  & !\SDRAM|m_count [1]))

	.dataa(\SDRAM|m_state.000000100~q ),
	.datab(gnd),
	.datac(\SDRAM|m_next.010000000~q ),
	.datad(\SDRAM|m_count [1]),
	.cin(gnd),
	.combout(\SDRAM|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector31~0 .lut_mask = 16'h00A0;
defparam \SDRAM|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N13
dffeas \SDRAM|m_state.010000000 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_state.010000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_state.010000000 .is_wysiwyg = "true";
defparam \SDRAM|m_state.010000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N22
fiftyfivenm_lcell_comb \SDRAM|Selector23~0 (
// Equation(s):
// \SDRAM|Selector23~0_combout  = (\SDRAM|m_state.000000001~q  & ((\SDRAM|m_state.010000000~q ) # ((\SDRAM|ack_refresh_request~q )))) # (!\SDRAM|m_state.000000001~q  & (((\SDRAM|ack_refresh_request~q  & !\SDRAM|init_done~q ))))

	.dataa(\SDRAM|m_state.010000000~q ),
	.datab(\SDRAM|m_state.000000001~q ),
	.datac(\SDRAM|ack_refresh_request~q ),
	.datad(\SDRAM|init_done~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector23~0 .lut_mask = 16'hC8F8;
defparam \SDRAM|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y24_N23
dffeas \SDRAM|ack_refresh_request (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|ack_refresh_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|ack_refresh_request .is_wysiwyg = "true";
defparam \SDRAM|ack_refresh_request .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N0
fiftyfivenm_lcell_comb \SDRAM|refresh_request~0 (
// Equation(s):
// \SDRAM|refresh_request~0_combout  = (!\SDRAM|ack_refresh_request~q  & (\SDRAM|init_done~q  & ((\SDRAM|Equal0~4_combout ) # (\SDRAM|refresh_request~q ))))

	.dataa(\SDRAM|ack_refresh_request~q ),
	.datab(\SDRAM|Equal0~4_combout ),
	.datac(\SDRAM|refresh_request~q ),
	.datad(\SDRAM|init_done~q ),
	.cin(gnd),
	.combout(\SDRAM|refresh_request~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|refresh_request~0 .lut_mask = 16'h5400;
defparam \SDRAM|refresh_request~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y24_N1
dffeas \SDRAM|refresh_request (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|refresh_request~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|refresh_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|refresh_request .is_wysiwyg = "true";
defparam \SDRAM|refresh_request .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N24
fiftyfivenm_lcell_comb \SDRAM|Selector32~0 (
// Equation(s):
// \SDRAM|Selector32~0_combout  = (!\SDRAM|refresh_request~q  & (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0] & !\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1]))

	.dataa(gnd),
	.datab(\SDRAM|refresh_request~q ),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0]),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1]),
	.cin(gnd),
	.combout(\SDRAM|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector32~0 .lut_mask = 16'h0003;
defparam \SDRAM|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N10
fiftyfivenm_lcell_comb \SDRAM|Selector33~0 (
// Equation(s):
// \SDRAM|Selector33~0_combout  = (!\SDRAM|Selector100~0_combout  & (((\SDRAM|Selector41~0_combout  & \SDRAM|refresh_request~q )) # (!\SDRAM|m_next.000000001~q )))

	.dataa(\SDRAM|Selector41~0_combout ),
	.datab(\SDRAM|Selector100~0_combout ),
	.datac(\SDRAM|m_next.000000001~q ),
	.datad(\SDRAM|refresh_request~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector33~0 .lut_mask = 16'h2303;
defparam \SDRAM|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N14
fiftyfivenm_lcell_comb \SDRAM|m_addr[0]~3 (
// Equation(s):
// \SDRAM|m_addr[0]~3_combout  = (!\SDRAM|m_state.000100000~q  & (!\SDRAM|m_state.000000100~q  & !\SDRAM|m_state.100000000~q ))

	.dataa(gnd),
	.datab(\SDRAM|m_state.000100000~q ),
	.datac(\SDRAM|m_state.000000100~q ),
	.datad(\SDRAM|m_state.100000000~q ),
	.cin(gnd),
	.combout(\SDRAM|m_addr[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|m_addr[0]~3 .lut_mask = 16'h0003;
defparam \SDRAM|m_addr[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N28
fiftyfivenm_lcell_comb \SDRAM|Selector33~1 (
// Equation(s):
// \SDRAM|Selector33~1_combout  = (\SDRAM|m_state.001000000~q ) # (((!\SDRAM|m_state.000000001~q  & !\SDRAM|refresh_request~q )) # (!\SDRAM|m_addr[0]~3_combout ))

	.dataa(\SDRAM|m_state.001000000~q ),
	.datab(\SDRAM|m_addr[0]~3_combout ),
	.datac(\SDRAM|m_state.000000001~q ),
	.datad(\SDRAM|refresh_request~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector33~1 .lut_mask = 16'hBBBF;
defparam \SDRAM|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N30
fiftyfivenm_lcell_comb \SDRAM|Selector33~2 (
// Equation(s):
// \SDRAM|Selector33~2_combout  = (\SDRAM|init_done~q  & (((!\SDRAM|m_next.000000001~q  & \SDRAM|Selector33~1_combout )))) # (!\SDRAM|init_done~q  & (((!\SDRAM|m_next.000000001~q  & \SDRAM|Selector33~1_combout )) # (!\SDRAM|m_state.000000001~q )))

	.dataa(\SDRAM|init_done~q ),
	.datab(\SDRAM|m_state.000000001~q ),
	.datac(\SDRAM|m_next.000000001~q ),
	.datad(\SDRAM|Selector33~1_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector33~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector33~2 .lut_mask = 16'h1F11;
defparam \SDRAM|Selector33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N26
fiftyfivenm_lcell_comb \SDRAM|Selector33~3 (
// Equation(s):
// \SDRAM|Selector33~3_combout  = (!\SDRAM|Selector33~0_combout  & (!\SDRAM|Selector33~2_combout  & \SDRAM|Selector35~0_combout ))

	.dataa(\SDRAM|Selector33~0_combout ),
	.datab(gnd),
	.datac(\SDRAM|Selector33~2_combout ),
	.datad(\SDRAM|Selector35~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector33~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector33~3 .lut_mask = 16'h0500;
defparam \SDRAM|Selector33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y23_N27
dffeas \SDRAM|m_next.000000001 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector33~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_next.000000001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_next.000000001 .is_wysiwyg = "true";
defparam \SDRAM|m_next.000000001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N16
fiftyfivenm_lcell_comb \SDRAM|Selector24~0 (
// Equation(s):
// \SDRAM|Selector24~0_combout  = (\SDRAM|m_state.000000100~q  & (!\SDRAM|m_next.000000001~q  & !\SDRAM|m_count [1]))

	.dataa(gnd),
	.datab(\SDRAM|m_state.000000100~q ),
	.datac(\SDRAM|m_next.000000001~q ),
	.datad(\SDRAM|m_count [1]),
	.cin(gnd),
	.combout(\SDRAM|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector24~0 .lut_mask = 16'h000C;
defparam \SDRAM|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N22
fiftyfivenm_lcell_comb \SDRAM|Selector24~1 (
// Equation(s):
// \SDRAM|Selector24~1_combout  = (!\SDRAM|Selector24~0_combout  & ((\SDRAM|m_state.000000001~q ) # ((\SDRAM|init_done~q  & !\SDRAM|Selector32~0_combout ))))

	.dataa(\SDRAM|init_done~q ),
	.datab(\SDRAM|Selector32~0_combout ),
	.datac(\SDRAM|m_state.000000001~q ),
	.datad(\SDRAM|Selector24~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector24~1 .lut_mask = 16'h00F2;
defparam \SDRAM|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y23_N23
dffeas \SDRAM|m_state.000000001 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector24~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_state.000000001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_state.000000001 .is_wysiwyg = "true";
defparam \SDRAM|m_state.000000001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y26_N16
fiftyfivenm_lcell_comb \SDRAM|Selector25~5 (
// Equation(s):
// \SDRAM|Selector25~5_combout  = (\SDRAM|init_done~q  & (!\SDRAM|m_state.000000001~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0]) # (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1]))))

	.dataa(\SDRAM|init_done~q ),
	.datab(\SDRAM|m_state.000000001~q ),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0]),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1]),
	.cin(gnd),
	.combout(\SDRAM|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector25~5 .lut_mask = 16'h2220;
defparam \SDRAM|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N28
fiftyfivenm_lcell_comb \SDRAM|Selector41~1 (
// Equation(s):
// \SDRAM|Selector41~1_combout  = (\SDRAM|Selector41~0_combout  & (!\SDRAM|refresh_request~q  & ((\SDRAM|m_state.100000000~q ) # (!\SDRAM|Selector100~0_combout ))))

	.dataa(\SDRAM|Selector41~0_combout ),
	.datab(\SDRAM|refresh_request~q ),
	.datac(\SDRAM|Selector100~0_combout ),
	.datad(\SDRAM|m_state.100000000~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector41~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector41~1 .lut_mask = 16'h2202;
defparam \SDRAM|Selector41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N28
fiftyfivenm_lcell_comb \SDRAM|Selector41~2 (
// Equation(s):
// \SDRAM|Selector41~2_combout  = (\SDRAM|Selector41~1_combout ) # ((\SDRAM|Selector25~5_combout  & !\SDRAM|refresh_request~q ))

	.dataa(\SDRAM|Selector25~5_combout ),
	.datab(\SDRAM|refresh_request~q ),
	.datac(gnd),
	.datad(\SDRAM|Selector41~1_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector41~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector41~2 .lut_mask = 16'hFF22;
defparam \SDRAM|Selector41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y24_N29
dffeas \SDRAM|f_pop (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector41~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|f_pop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|f_pop .is_wysiwyg = "true";
defparam \SDRAM|f_pop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N30
fiftyfivenm_lcell_comb \SDRAM|f_select (
// Equation(s):
// \SDRAM|f_select~combout  = (\SDRAM|f_pop~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal1~0_combout  & (\SDRAM|pending~1_combout  & \SDRAM|pending~0_combout )))

	.dataa(\SDRAM|f_pop~q ),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal1~0_combout ),
	.datac(\SDRAM|pending~1_combout ),
	.datad(\SDRAM|pending~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|f_select~combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|f_select .lut_mask = 16'h8000;
defparam \SDRAM|f_select .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N24
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entries[1]~2 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entries[1]~2_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0] & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1] $ (!\SDRAM|f_select~combout ))) # 
// (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0] & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1] & !\SDRAM|f_select~combout ))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0]),
	.datab(gnd),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1]),
	.datad(\SDRAM|f_select~combout ),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entries[1]~2 .lut_mask = 16'hA05A;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entries[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N25
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entries[1] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries[1]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entries[1] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entries[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N6
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entries[0]~3 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entries[0]~3_combout  = \SDRAM|f_select~combout  $ (((!\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1] & !\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0])))

	.dataa(gnd),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1]),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0]),
	.datad(\SDRAM|f_select~combout ),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entries[0]~3 .lut_mask = 16'hFC03;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entries[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N7
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entries[0] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries[0]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entries[0] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entries[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N8
fiftyfivenm_lcell_comb \SDRAM|Selector25~6 (
// Equation(s):
// \SDRAM|Selector25~6_combout  = (!\SDRAM|refresh_request~q  & (\SDRAM|Selector25~4_combout  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0]) # (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1]))))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [0]),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entries [1]),
	.datac(\SDRAM|refresh_request~q ),
	.datad(\SDRAM|Selector25~4_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector25~6_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector25~6 .lut_mask = 16'h0E00;
defparam \SDRAM|Selector25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y25_N9
dffeas \SDRAM|m_state.000000010 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector25~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_state.000000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_state.000000010 .is_wysiwyg = "true";
defparam \SDRAM|m_state.000000010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N22
fiftyfivenm_lcell_comb \SDRAM|Selector35~1 (
// Equation(s):
// \SDRAM|Selector35~1_combout  = (\SDRAM|m_state.000000010~q  & (!\SDRAM|active_rnw~q  & \SDRAM|Selector35~0_combout ))

	.dataa(gnd),
	.datab(\SDRAM|m_state.000000010~q ),
	.datac(\SDRAM|active_rnw~q ),
	.datad(\SDRAM|Selector35~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector35~1 .lut_mask = 16'h0C00;
defparam \SDRAM|Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y24_N23
dffeas \SDRAM|m_next.000010000 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector35~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|Selector34~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_next.000010000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_next.000010000 .is_wysiwyg = "true";
defparam \SDRAM|m_next.000010000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N10
fiftyfivenm_lcell_comb \SDRAM|Selector28~0 (
// Equation(s):
// \SDRAM|Selector28~0_combout  = (\SDRAM|m_next.000010000~q  & ((\SDRAM|Selector27~0_combout ) # ((!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[43]~12_combout  & \SDRAM|Selector27~2_combout )))) # (!\SDRAM|m_next.000010000~q  & 
// (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[43]~12_combout  & (\SDRAM|Selector27~2_combout )))

	.dataa(\SDRAM|m_next.000010000~q ),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[43]~12_combout ),
	.datac(\SDRAM|Selector27~2_combout ),
	.datad(\SDRAM|Selector27~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector28~0 .lut_mask = 16'hBA30;
defparam \SDRAM|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y24_N11
dffeas \SDRAM|m_state.000010000 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|Selector27~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_state.000010000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_state.000010000 .is_wysiwyg = "true";
defparam \SDRAM|m_state.000010000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N24
fiftyfivenm_lcell_comb \DATA_TO_DRAM~14 (
// Equation(s):
// \DATA_TO_DRAM~14_combout  = (!counter[0] & !counter[24])

	.dataa(gnd),
	.datab(counter[0]),
	.datac(counter[24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DATA_TO_DRAM~14_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_TO_DRAM~14 .lut_mask = 16'h0303;
defparam \DATA_TO_DRAM~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N25
dffeas \DATA_TO_DRAM[0] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_TO_DRAM~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_TO_DRAM[0]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_TO_DRAM[0] .is_wysiwyg = "true";
defparam \DATA_TO_DRAM[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N22
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[0]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[0]~feeder_combout  = DATA_TO_DRAM[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DATA_TO_DRAM[0]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[0]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y28_N23
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[0] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[0] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N18
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~feeder_combout  = DATA_TO_DRAM[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DATA_TO_DRAM[0]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N19
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N12
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[0]~17 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[0]~17_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [0]))) # (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q 
//  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [0]))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [0]),
	.datab(gnd),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [0]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[0]~17 .lut_mask = 16'hFA0A;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y28_N13
dffeas \SDRAM|active_data[0] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[0]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_data[0] .is_wysiwyg = "true";
defparam \SDRAM|active_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y28_N31
dffeas \SDRAM|m_data[0]~_Duplicate_1 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector116~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM|m_data[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N24
fiftyfivenm_lcell_comb \SDRAM|Selector116~0 (
// Equation(s):
// \SDRAM|Selector116~0_combout  = (\SDRAM|m_state.000010000~q  & (\SDRAM|active_data [0])) # (!\SDRAM|m_state.000010000~q  & ((\SDRAM|m_state.000000010~q  & (\SDRAM|active_data [0])) # (!\SDRAM|m_state.000000010~q  & ((\SDRAM|m_data[0]~_Duplicate_1_q )))))

	.dataa(\SDRAM|m_state.000010000~q ),
	.datab(\SDRAM|active_data [0]),
	.datac(\SDRAM|m_state.000000010~q ),
	.datad(\SDRAM|m_data[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\SDRAM|Selector116~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector116~0 .lut_mask = 16'hCDC8;
defparam \SDRAM|Selector116~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N30
fiftyfivenm_lcell_comb \SDRAM|Selector116~1 (
// Equation(s):
// \SDRAM|Selector116~1_combout  = (\SDRAM|m_state.000010000~q  & ((\SDRAM|f_select~combout  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[0]~17_combout ))) # (!\SDRAM|f_select~combout  & (\SDRAM|Selector116~0_combout )))) # 
// (!\SDRAM|m_state.000010000~q  & (\SDRAM|Selector116~0_combout ))

	.dataa(\SDRAM|m_state.000010000~q ),
	.datab(\SDRAM|Selector116~0_combout ),
	.datac(\SDRAM|f_select~combout ),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[0]~17_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector116~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector116~1 .lut_mask = 16'hEC4C;
defparam \SDRAM|Selector116~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y16_N4
dffeas \SDRAM|m_data[0] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector116~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[0] .is_wysiwyg = "true";
defparam \SDRAM|m_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N26
fiftyfivenm_lcell_comb \SDRAM|always5~0 (
// Equation(s):
// \SDRAM|always5~0_combout  = ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal1~0_combout  & (\SDRAM|pending~1_combout  & \SDRAM|pending~0_combout ))) # (!\SDRAM|f_pop~q )

	.dataa(\SDRAM|f_pop~q ),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal1~0_combout ),
	.datac(\SDRAM|pending~1_combout ),
	.datad(\SDRAM|pending~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|always5~0 .lut_mask = 16'hD555;
defparam \SDRAM|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOECELL_X78_Y16_N5
dffeas \SDRAM|oe (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(!\SDRAM|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\KEY[0]~input_o ),
	.sclr(gnd),
	.sload(!\SDRAM|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|oe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|oe .is_wysiwyg = "true";
defparam \SDRAM|oe .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N16
fiftyfivenm_lcell_comb \DATA_TO_DRAM~15 (
// Equation(s):
// \DATA_TO_DRAM~15_combout  = (!counter[24] & !counter[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(counter[24]),
	.datad(counter[1]),
	.cin(gnd),
	.combout(\DATA_TO_DRAM~15_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_TO_DRAM~15 .lut_mask = 16'h000F;
defparam \DATA_TO_DRAM~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N17
dffeas \DATA_TO_DRAM[1] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_TO_DRAM~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_TO_DRAM[1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_TO_DRAM[1] .is_wysiwyg = "true";
defparam \DATA_TO_DRAM[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N30
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[1]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[1]~feeder_combout  = DATA_TO_DRAM[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DATA_TO_DRAM[1]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[1]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N31
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[1] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[1] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y30_N23
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[1] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(DATA_TO_DRAM[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[1] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N28
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[1]~18 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[1]~18_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [1]))) # (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q 
//  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [1]))

	.dataa(gnd),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [1]),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [1]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[1]~18 .lut_mask = 16'hFC30;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y28_N5
dffeas \SDRAM|m_data[1]~_Duplicate_1 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector115~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM|m_data[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y28_N29
dffeas \SDRAM|active_data[1] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_data[1] .is_wysiwyg = "true";
defparam \SDRAM|active_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N18
fiftyfivenm_lcell_comb \SDRAM|Selector115~0 (
// Equation(s):
// \SDRAM|Selector115~0_combout  = (\SDRAM|m_state.000010000~q  & (((\SDRAM|active_data [1])))) # (!\SDRAM|m_state.000010000~q  & ((\SDRAM|m_state.000000010~q  & ((\SDRAM|active_data [1]))) # (!\SDRAM|m_state.000000010~q  & (\SDRAM|m_data[1]~_Duplicate_1_q 
// ))))

	.dataa(\SDRAM|m_state.000010000~q ),
	.datab(\SDRAM|m_state.000000010~q ),
	.datac(\SDRAM|m_data[1]~_Duplicate_1_q ),
	.datad(\SDRAM|active_data [1]),
	.cin(gnd),
	.combout(\SDRAM|Selector115~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector115~0 .lut_mask = 16'hFE10;
defparam \SDRAM|Selector115~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N4
fiftyfivenm_lcell_comb \SDRAM|Selector115~1 (
// Equation(s):
// \SDRAM|Selector115~1_combout  = (\SDRAM|m_state.000010000~q  & ((\SDRAM|f_select~combout  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[1]~18_combout )) # (!\SDRAM|f_select~combout  & ((\SDRAM|Selector115~0_combout ))))) # 
// (!\SDRAM|m_state.000010000~q  & (((\SDRAM|Selector115~0_combout ))))

	.dataa(\SDRAM|m_state.000010000~q ),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[1]~18_combout ),
	.datac(\SDRAM|f_select~combout ),
	.datad(\SDRAM|Selector115~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector115~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector115~1 .lut_mask = 16'hDF80;
defparam \SDRAM|Selector115~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y16_N11
dffeas \SDRAM|m_data[1] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector115~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[1] .is_wysiwyg = "true";
defparam \SDRAM|m_data[1] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X78_Y16_N12
dffeas \SDRAM|oe~_Duplicate_1 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(!\SDRAM|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\KEY[0]~input_o ),
	.sclr(gnd),
	.sload(!\SDRAM|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|oe~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|oe~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM|oe~_Duplicate_1 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N2
fiftyfivenm_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (counter[0] & (counter[1] $ (VCC))) # (!counter[0] & (counter[1] & VCC))
// \Add0~1  = CARRY((counter[0] & counter[1]))

	.dataa(counter[0]),
	.datab(counter[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h6688;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N4
fiftyfivenm_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (counter[2] & ((counter[1] & (\Add0~1  & VCC)) # (!counter[1] & (!\Add0~1 )))) # (!counter[2] & ((counter[1] & (!\Add0~1 )) # (!counter[1] & ((\Add0~1 ) # (GND)))))
// \Add0~3  = CARRY((counter[2] & (!counter[1] & !\Add0~1 )) # (!counter[2] & ((!\Add0~1 ) # (!counter[1]))))

	.dataa(counter[2]),
	.datab(counter[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h9617;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N0
fiftyfivenm_lcell_comb \DATA_TO_DRAM[2]~17 (
// Equation(s):
// \DATA_TO_DRAM[2]~17_cout  = CARRY(counter[0])

	.dataa(gnd),
	.datab(counter[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\DATA_TO_DRAM[2]~17_cout ));
// synopsys translate_off
defparam \DATA_TO_DRAM[2]~17 .lut_mask = 16'h00CC;
defparam \DATA_TO_DRAM[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N2
fiftyfivenm_lcell_comb \DATA_TO_DRAM[2]~19 (
// Equation(s):
// \DATA_TO_DRAM[2]~19_cout  = CARRY((!\Add0~0_combout  & !\DATA_TO_DRAM[2]~17_cout ))

	.dataa(\Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_TO_DRAM[2]~17_cout ),
	.combout(),
	.cout(\DATA_TO_DRAM[2]~19_cout ));
// synopsys translate_off
defparam \DATA_TO_DRAM[2]~19 .lut_mask = 16'h0005;
defparam \DATA_TO_DRAM[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N4
fiftyfivenm_lcell_comb \DATA_TO_DRAM[2]~20 (
// Equation(s):
// \DATA_TO_DRAM[2]~20_combout  = (\Add0~2_combout  & ((GND) # (!\DATA_TO_DRAM[2]~19_cout ))) # (!\Add0~2_combout  & (\DATA_TO_DRAM[2]~19_cout  $ (GND)))
// \DATA_TO_DRAM[2]~21  = CARRY((\Add0~2_combout ) # (!\DATA_TO_DRAM[2]~19_cout ))

	.dataa(gnd),
	.datab(\Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_TO_DRAM[2]~19_cout ),
	.combout(\DATA_TO_DRAM[2]~20_combout ),
	.cout(\DATA_TO_DRAM[2]~21 ));
// synopsys translate_off
defparam \DATA_TO_DRAM[2]~20 .lut_mask = 16'h3CCF;
defparam \DATA_TO_DRAM[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y27_N5
dffeas \DATA_TO_DRAM[2] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_TO_DRAM[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(counter[24]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_TO_DRAM[2]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_TO_DRAM[2] .is_wysiwyg = "true";
defparam \DATA_TO_DRAM[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N12
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[2]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[2]~feeder_combout  = DATA_TO_DRAM[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(DATA_TO_DRAM[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[2]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N13
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[2] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[2] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N26
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[2]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[2]~feeder_combout  = DATA_TO_DRAM[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(DATA_TO_DRAM[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[2]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N27
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[2] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[2] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N8
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[2]~19 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[2]~19_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [2])) # (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  
// & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [2])))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [2]),
	.datab(gnd),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [2]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[2]~19 .lut_mask = 16'hAFA0;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y27_N9
dffeas \SDRAM|active_data[2] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[2]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_data[2] .is_wysiwyg = "true";
defparam \SDRAM|active_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y27_N25
dffeas \SDRAM|m_data[2]~_Duplicate_1 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector114~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM|m_data[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N6
fiftyfivenm_lcell_comb \SDRAM|Selector114~0 (
// Equation(s):
// \SDRAM|Selector114~0_combout  = (\SDRAM|m_state.000000010~q  & (\SDRAM|active_data [2])) # (!\SDRAM|m_state.000000010~q  & ((\SDRAM|m_state.000010000~q  & (\SDRAM|active_data [2])) # (!\SDRAM|m_state.000010000~q  & ((\SDRAM|m_data[2]~_Duplicate_1_q )))))

	.dataa(\SDRAM|m_state.000000010~q ),
	.datab(\SDRAM|active_data [2]),
	.datac(\SDRAM|m_state.000010000~q ),
	.datad(\SDRAM|m_data[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\SDRAM|Selector114~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector114~0 .lut_mask = 16'hCDC8;
defparam \SDRAM|Selector114~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N24
fiftyfivenm_lcell_comb \SDRAM|Selector114~1 (
// Equation(s):
// \SDRAM|Selector114~1_combout  = (\SDRAM|f_select~combout  & ((\SDRAM|m_state.000010000~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[2]~19_combout ))) # (!\SDRAM|m_state.000010000~q  & (\SDRAM|Selector114~0_combout )))) # 
// (!\SDRAM|f_select~combout  & (((\SDRAM|Selector114~0_combout ))))

	.dataa(\SDRAM|f_select~combout ),
	.datab(\SDRAM|m_state.000010000~q ),
	.datac(\SDRAM|Selector114~0_combout ),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[2]~19_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector114~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector114~1 .lut_mask = 16'hF870;
defparam \SDRAM|Selector114~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y3_N4
dffeas \SDRAM|m_data[2] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector114~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[2] .is_wysiwyg = "true";
defparam \SDRAM|m_data[2] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X78_Y3_N5
dffeas \SDRAM|oe~_Duplicate_2 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(!\SDRAM|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\KEY[0]~input_o ),
	.sclr(gnd),
	.sload(!\SDRAM|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|oe~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|oe~_Duplicate_2 .is_wysiwyg = "true";
defparam \SDRAM|oe~_Duplicate_2 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N6
fiftyfivenm_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = ((counter[2] $ (counter[3] $ (!\Add0~3 )))) # (GND)
// \Add0~5  = CARRY((counter[2] & ((counter[3]) # (!\Add0~3 ))) # (!counter[2] & (counter[3] & !\Add0~3 )))

	.dataa(counter[2]),
	.datab(counter[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'h698E;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N6
fiftyfivenm_lcell_comb \DATA_TO_DRAM[3]~22 (
// Equation(s):
// \DATA_TO_DRAM[3]~22_combout  = (\Add0~4_combout  & (!\DATA_TO_DRAM[2]~21 )) # (!\Add0~4_combout  & ((\DATA_TO_DRAM[2]~21 ) # (GND)))
// \DATA_TO_DRAM[3]~23  = CARRY((!\DATA_TO_DRAM[2]~21 ) # (!\Add0~4_combout ))

	.dataa(gnd),
	.datab(\Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_TO_DRAM[2]~21 ),
	.combout(\DATA_TO_DRAM[3]~22_combout ),
	.cout(\DATA_TO_DRAM[3]~23 ));
// synopsys translate_off
defparam \DATA_TO_DRAM[3]~22 .lut_mask = 16'h3C3F;
defparam \DATA_TO_DRAM[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y27_N7
dffeas \DATA_TO_DRAM[3] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_TO_DRAM[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(counter[24]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_TO_DRAM[3]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_TO_DRAM[3] .is_wysiwyg = "true";
defparam \DATA_TO_DRAM[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N22
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[3]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[3]~feeder_combout  = DATA_TO_DRAM[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(DATA_TO_DRAM[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[3]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N23
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[3] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[3] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N8
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[3]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[3]~feeder_combout  = DATA_TO_DRAM[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(DATA_TO_DRAM[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[3]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N9
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[3] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[3] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N18
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[3]~20 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[3]~20_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [3]))) # (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q 
//  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [3]))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [3]),
	.datab(gnd),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [3]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[3]~20 .lut_mask = 16'hFA0A;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y28_N19
dffeas \SDRAM|active_data[3] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[3]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_data[3] .is_wysiwyg = "true";
defparam \SDRAM|active_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y28_N7
dffeas \SDRAM|m_data[3]~_Duplicate_1 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector113~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM|m_data[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N28
fiftyfivenm_lcell_comb \SDRAM|Selector113~0 (
// Equation(s):
// \SDRAM|Selector113~0_combout  = (\SDRAM|m_state.000010000~q  & (((\SDRAM|active_data [3])))) # (!\SDRAM|m_state.000010000~q  & ((\SDRAM|m_state.000000010~q  & (\SDRAM|active_data [3])) # (!\SDRAM|m_state.000000010~q  & ((\SDRAM|m_data[3]~_Duplicate_1_q 
// )))))

	.dataa(\SDRAM|m_state.000010000~q ),
	.datab(\SDRAM|m_state.000000010~q ),
	.datac(\SDRAM|active_data [3]),
	.datad(\SDRAM|m_data[3]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\SDRAM|Selector113~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector113~0 .lut_mask = 16'hF1E0;
defparam \SDRAM|Selector113~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y28_N6
fiftyfivenm_lcell_comb \SDRAM|Selector113~1 (
// Equation(s):
// \SDRAM|Selector113~1_combout  = (\SDRAM|m_state.000010000~q  & ((\SDRAM|f_select~combout  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[3]~20_combout )) # (!\SDRAM|f_select~combout  & ((\SDRAM|Selector113~0_combout ))))) # 
// (!\SDRAM|m_state.000010000~q  & (((\SDRAM|Selector113~0_combout ))))

	.dataa(\SDRAM|m_state.000010000~q ),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[3]~20_combout ),
	.datac(\SDRAM|f_select~combout ),
	.datad(\SDRAM|Selector113~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector113~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector113~1 .lut_mask = 16'hDF80;
defparam \SDRAM|Selector113~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y3_N11
dffeas \SDRAM|m_data[3] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector113~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[3] .is_wysiwyg = "true";
defparam \SDRAM|m_data[3] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X78_Y3_N12
dffeas \SDRAM|oe~_Duplicate_3 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(!\SDRAM|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\KEY[0]~input_o ),
	.sclr(gnd),
	.sload(!\SDRAM|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|oe~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|oe~_Duplicate_3 .is_wysiwyg = "true";
defparam \SDRAM|oe~_Duplicate_3 .power_up = "high";
// synopsys translate_on

// Location: FF_X77_Y27_N19
dffeas \SDRAM|m_data[4]~_Duplicate_1 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector112~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM|m_data[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N8
fiftyfivenm_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (counter[4] & ((counter[3] & (\Add0~5  & VCC)) # (!counter[3] & (!\Add0~5 )))) # (!counter[4] & ((counter[3] & (!\Add0~5 )) # (!counter[3] & ((\Add0~5 ) # (GND)))))
// \Add0~7  = CARRY((counter[4] & (!counter[3] & !\Add0~5 )) # (!counter[4] & ((!\Add0~5 ) # (!counter[3]))))

	.dataa(counter[4]),
	.datab(counter[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h9617;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N8
fiftyfivenm_lcell_comb \DATA_TO_DRAM[4]~24 (
// Equation(s):
// \DATA_TO_DRAM[4]~24_combout  = (\Add0~6_combout  & (\DATA_TO_DRAM[3]~23  $ (GND))) # (!\Add0~6_combout  & (!\DATA_TO_DRAM[3]~23  & VCC))
// \DATA_TO_DRAM[4]~25  = CARRY((\Add0~6_combout  & !\DATA_TO_DRAM[3]~23 ))

	.dataa(\Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_TO_DRAM[3]~23 ),
	.combout(\DATA_TO_DRAM[4]~24_combout ),
	.cout(\DATA_TO_DRAM[4]~25 ));
// synopsys translate_off
defparam \DATA_TO_DRAM[4]~24 .lut_mask = 16'hA50A;
defparam \DATA_TO_DRAM[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y27_N9
dffeas \DATA_TO_DRAM[4] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_TO_DRAM[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(counter[24]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_TO_DRAM[4]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_TO_DRAM[4] .is_wysiwyg = "true";
defparam \DATA_TO_DRAM[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y27_N25
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[4] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(DATA_TO_DRAM[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[4] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y27_N19
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[4] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(DATA_TO_DRAM[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[4] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N28
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[4]~21 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[4]~21_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [4])) # (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  
// & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [4])))

	.dataa(gnd),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [4]),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [4]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[4]~21 .lut_mask = 16'hF3C0;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y27_N29
dffeas \SDRAM|active_data[4] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_data[4] .is_wysiwyg = "true";
defparam \SDRAM|active_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N22
fiftyfivenm_lcell_comb \SDRAM|Selector112~0 (
// Equation(s):
// \SDRAM|Selector112~0_combout  = (\SDRAM|m_state.000000010~q  & (((\SDRAM|active_data [4])))) # (!\SDRAM|m_state.000000010~q  & ((\SDRAM|m_state.000010000~q  & ((\SDRAM|active_data [4]))) # (!\SDRAM|m_state.000010000~q  & (\SDRAM|m_data[4]~_Duplicate_1_q 
// ))))

	.dataa(\SDRAM|m_data[4]~_Duplicate_1_q ),
	.datab(\SDRAM|m_state.000000010~q ),
	.datac(\SDRAM|m_state.000010000~q ),
	.datad(\SDRAM|active_data [4]),
	.cin(gnd),
	.combout(\SDRAM|Selector112~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector112~0 .lut_mask = 16'hFE02;
defparam \SDRAM|Selector112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N18
fiftyfivenm_lcell_comb \SDRAM|Selector112~1 (
// Equation(s):
// \SDRAM|Selector112~1_combout  = (\SDRAM|m_state.000010000~q  & ((\SDRAM|f_select~combout  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[4]~21_combout ))) # (!\SDRAM|f_select~combout  & (\SDRAM|Selector112~0_combout )))) # 
// (!\SDRAM|m_state.000010000~q  & (\SDRAM|Selector112~0_combout ))

	.dataa(\SDRAM|Selector112~0_combout ),
	.datab(\SDRAM|m_state.000010000~q ),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[4]~21_combout ),
	.datad(\SDRAM|f_select~combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector112~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector112~1 .lut_mask = 16'hE2AA;
defparam \SDRAM|Selector112~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y15_N11
dffeas \SDRAM|m_data[4] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector112~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[4] .is_wysiwyg = "true";
defparam \SDRAM|m_data[4] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X78_Y15_N12
dffeas \SDRAM|oe~_Duplicate_4 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(!\SDRAM|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\KEY[0]~input_o ),
	.sclr(gnd),
	.sload(!\SDRAM|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|oe~_Duplicate_4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|oe~_Duplicate_4 .is_wysiwyg = "true";
defparam \SDRAM|oe~_Duplicate_4 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N10
fiftyfivenm_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = ((counter[4] $ (counter[5] $ (!\Add0~7 )))) # (GND)
// \Add0~9  = CARRY((counter[4] & ((counter[5]) # (!\Add0~7 ))) # (!counter[4] & (counter[5] & !\Add0~7 )))

	.dataa(counter[4]),
	.datab(counter[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'h698E;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N10
fiftyfivenm_lcell_comb \DATA_TO_DRAM[5]~26 (
// Equation(s):
// \DATA_TO_DRAM[5]~26_combout  = (\Add0~8_combout  & (!\DATA_TO_DRAM[4]~25 )) # (!\Add0~8_combout  & ((\DATA_TO_DRAM[4]~25 ) # (GND)))
// \DATA_TO_DRAM[5]~27  = CARRY((!\DATA_TO_DRAM[4]~25 ) # (!\Add0~8_combout ))

	.dataa(\Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_TO_DRAM[4]~25 ),
	.combout(\DATA_TO_DRAM[5]~26_combout ),
	.cout(\DATA_TO_DRAM[5]~27 ));
// synopsys translate_off
defparam \DATA_TO_DRAM[5]~26 .lut_mask = 16'h5A5F;
defparam \DATA_TO_DRAM[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y27_N11
dffeas \DATA_TO_DRAM[5] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_TO_DRAM[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(counter[24]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_TO_DRAM[5]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_TO_DRAM[5] .is_wysiwyg = "true";
defparam \DATA_TO_DRAM[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N0
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[5]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[5]~feeder_combout  = DATA_TO_DRAM[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DATA_TO_DRAM[5]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[5]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N1
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[5] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[5] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N18
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[5]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[5]~feeder_combout  = DATA_TO_DRAM[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DATA_TO_DRAM[5]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[5]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N19
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[5] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[5] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N28
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[5]~22 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[5]~22_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [5])) # (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  
// & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [5])))

	.dataa(gnd),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [5]),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [5]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[5]~22 .lut_mask = 16'hCFC0;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y27_N21
dffeas \SDRAM|m_data[5]~_Duplicate_1 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector111~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM|m_data[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y27_N29
dffeas \SDRAM|active_data[5] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_data[5] .is_wysiwyg = "true";
defparam \SDRAM|active_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N10
fiftyfivenm_lcell_comb \SDRAM|Selector111~0 (
// Equation(s):
// \SDRAM|Selector111~0_combout  = (\SDRAM|m_state.000000010~q  & (((\SDRAM|active_data [5])))) # (!\SDRAM|m_state.000000010~q  & ((\SDRAM|m_state.000010000~q  & ((\SDRAM|active_data [5]))) # (!\SDRAM|m_state.000010000~q  & (\SDRAM|m_data[5]~_Duplicate_1_q 
// ))))

	.dataa(\SDRAM|m_state.000000010~q ),
	.datab(\SDRAM|m_state.000010000~q ),
	.datac(\SDRAM|m_data[5]~_Duplicate_1_q ),
	.datad(\SDRAM|active_data [5]),
	.cin(gnd),
	.combout(\SDRAM|Selector111~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector111~0 .lut_mask = 16'hFE10;
defparam \SDRAM|Selector111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N20
fiftyfivenm_lcell_comb \SDRAM|Selector111~1 (
// Equation(s):
// \SDRAM|Selector111~1_combout  = (\SDRAM|f_select~combout  & ((\SDRAM|m_state.000010000~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[5]~22_combout )) # (!\SDRAM|m_state.000010000~q  & ((\SDRAM|Selector111~0_combout ))))) # 
// (!\SDRAM|f_select~combout  & (((\SDRAM|Selector111~0_combout ))))

	.dataa(\SDRAM|f_select~combout ),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[5]~22_combout ),
	.datac(\SDRAM|m_state.000010000~q ),
	.datad(\SDRAM|Selector111~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector111~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector111~1 .lut_mask = 16'hDF80;
defparam \SDRAM|Selector111~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y15_N4
dffeas \SDRAM|m_data[5] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector111~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[5] .is_wysiwyg = "true";
defparam \SDRAM|m_data[5] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X78_Y15_N5
dffeas \SDRAM|oe~_Duplicate_5 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(!\SDRAM|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\KEY[0]~input_o ),
	.sclr(gnd),
	.sload(!\SDRAM|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|oe~_Duplicate_5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|oe~_Duplicate_5 .is_wysiwyg = "true";
defparam \SDRAM|oe~_Duplicate_5 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N12
fiftyfivenm_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (counter[6] & ((counter[5] & (\Add0~9  & VCC)) # (!counter[5] & (!\Add0~9 )))) # (!counter[6] & ((counter[5] & (!\Add0~9 )) # (!counter[5] & ((\Add0~9 ) # (GND)))))
// \Add0~11  = CARRY((counter[6] & (!counter[5] & !\Add0~9 )) # (!counter[6] & ((!\Add0~9 ) # (!counter[5]))))

	.dataa(counter[6]),
	.datab(counter[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h9617;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N12
fiftyfivenm_lcell_comb \DATA_TO_DRAM[6]~28 (
// Equation(s):
// \DATA_TO_DRAM[6]~28_combout  = (\Add0~10_combout  & (\DATA_TO_DRAM[5]~27  $ (GND))) # (!\Add0~10_combout  & (!\DATA_TO_DRAM[5]~27  & VCC))
// \DATA_TO_DRAM[6]~29  = CARRY((\Add0~10_combout  & !\DATA_TO_DRAM[5]~27 ))

	.dataa(\Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_TO_DRAM[5]~27 ),
	.combout(\DATA_TO_DRAM[6]~28_combout ),
	.cout(\DATA_TO_DRAM[6]~29 ));
// synopsys translate_off
defparam \DATA_TO_DRAM[6]~28 .lut_mask = 16'hA50A;
defparam \DATA_TO_DRAM[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y27_N13
dffeas \DATA_TO_DRAM[6] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_TO_DRAM[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(counter[24]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_TO_DRAM[6]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_TO_DRAM[6] .is_wysiwyg = "true";
defparam \DATA_TO_DRAM[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N2
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[6]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[6]~feeder_combout  = DATA_TO_DRAM[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DATA_TO_DRAM[6]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[6]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N3
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[6] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[6] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N16
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[6]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[6]~feeder_combout  = DATA_TO_DRAM[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DATA_TO_DRAM[6]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[6]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N17
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[6] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[6] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N12
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[6]~23 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[6]~23_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [6]))) # (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q 
//  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [6]))

	.dataa(gnd),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [6]),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [6]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[6]~23 .lut_mask = 16'hFC0C;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y27_N31
dffeas \SDRAM|m_data[6]~_Duplicate_1 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector110~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM|m_data[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y27_N13
dffeas \SDRAM|active_data[6] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_data[6] .is_wysiwyg = "true";
defparam \SDRAM|active_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N18
fiftyfivenm_lcell_comb \SDRAM|Selector110~0 (
// Equation(s):
// \SDRAM|Selector110~0_combout  = (\SDRAM|m_state.000000010~q  & (((\SDRAM|active_data [6])))) # (!\SDRAM|m_state.000000010~q  & ((\SDRAM|m_state.000010000~q  & ((\SDRAM|active_data [6]))) # (!\SDRAM|m_state.000010000~q  & (\SDRAM|m_data[6]~_Duplicate_1_q 
// ))))

	.dataa(\SDRAM|m_state.000000010~q ),
	.datab(\SDRAM|m_state.000010000~q ),
	.datac(\SDRAM|m_data[6]~_Duplicate_1_q ),
	.datad(\SDRAM|active_data [6]),
	.cin(gnd),
	.combout(\SDRAM|Selector110~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector110~0 .lut_mask = 16'hFE10;
defparam \SDRAM|Selector110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N30
fiftyfivenm_lcell_comb \SDRAM|Selector110~1 (
// Equation(s):
// \SDRAM|Selector110~1_combout  = (\SDRAM|m_state.000010000~q  & ((\SDRAM|f_select~combout  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[6]~23_combout )) # (!\SDRAM|f_select~combout  & ((\SDRAM|Selector110~0_combout ))))) # 
// (!\SDRAM|m_state.000010000~q  & (((\SDRAM|Selector110~0_combout ))))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[6]~23_combout ),
	.datab(\SDRAM|m_state.000010000~q ),
	.datac(\SDRAM|f_select~combout ),
	.datad(\SDRAM|Selector110~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector110~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector110~1 .lut_mask = 16'hBF80;
defparam \SDRAM|Selector110~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y16_N18
dffeas \SDRAM|m_data[6] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector110~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[6] .is_wysiwyg = "true";
defparam \SDRAM|m_data[6] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X78_Y16_N19
dffeas \SDRAM|oe~_Duplicate_6 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(!\SDRAM|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\KEY[0]~input_o ),
	.sclr(gnd),
	.sload(!\SDRAM|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|oe~_Duplicate_6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|oe~_Duplicate_6 .is_wysiwyg = "true";
defparam \SDRAM|oe~_Duplicate_6 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N14
fiftyfivenm_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = ((counter[6] $ (counter[7] $ (!\Add0~11 )))) # (GND)
// \Add0~13  = CARRY((counter[6] & ((counter[7]) # (!\Add0~11 ))) # (!counter[6] & (counter[7] & !\Add0~11 )))

	.dataa(counter[6]),
	.datab(counter[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'h698E;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N14
fiftyfivenm_lcell_comb \DATA_TO_DRAM[7]~30 (
// Equation(s):
// \DATA_TO_DRAM[7]~30_combout  = (\Add0~12_combout  & (!\DATA_TO_DRAM[6]~29 )) # (!\Add0~12_combout  & ((\DATA_TO_DRAM[6]~29 ) # (GND)))
// \DATA_TO_DRAM[7]~31  = CARRY((!\DATA_TO_DRAM[6]~29 ) # (!\Add0~12_combout ))

	.dataa(\Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_TO_DRAM[6]~29 ),
	.combout(\DATA_TO_DRAM[7]~30_combout ),
	.cout(\DATA_TO_DRAM[7]~31 ));
// synopsys translate_off
defparam \DATA_TO_DRAM[7]~30 .lut_mask = 16'h5A5F;
defparam \DATA_TO_DRAM[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y27_N15
dffeas \DATA_TO_DRAM[7] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_TO_DRAM[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(counter[24]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_TO_DRAM[7]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_TO_DRAM[7] .is_wysiwyg = "true";
defparam \DATA_TO_DRAM[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y27_N31
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[7] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(DATA_TO_DRAM[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[7] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y27_N11
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(DATA_TO_DRAM[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N0
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[7]~24 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[7]~24_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [7])) # (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  
// & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [7])))

	.dataa(gnd),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [7]),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [7]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[7]~24 .lut_mask = 16'hCFC0;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y27_N9
dffeas \SDRAM|m_data[7]~_Duplicate_1 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector109~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM|m_data[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y27_N1
dffeas \SDRAM|active_data[7] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_data[7] .is_wysiwyg = "true";
defparam \SDRAM|active_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N2
fiftyfivenm_lcell_comb \SDRAM|Selector109~0 (
// Equation(s):
// \SDRAM|Selector109~0_combout  = (\SDRAM|m_state.000010000~q  & (((\SDRAM|active_data [7])))) # (!\SDRAM|m_state.000010000~q  & ((\SDRAM|m_state.000000010~q  & ((\SDRAM|active_data [7]))) # (!\SDRAM|m_state.000000010~q  & (\SDRAM|m_data[7]~_Duplicate_1_q 
// ))))

	.dataa(\SDRAM|m_state.000010000~q ),
	.datab(\SDRAM|m_state.000000010~q ),
	.datac(\SDRAM|m_data[7]~_Duplicate_1_q ),
	.datad(\SDRAM|active_data [7]),
	.cin(gnd),
	.combout(\SDRAM|Selector109~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector109~0 .lut_mask = 16'hFE10;
defparam \SDRAM|Selector109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N8
fiftyfivenm_lcell_comb \SDRAM|Selector109~1 (
// Equation(s):
// \SDRAM|Selector109~1_combout  = (\SDRAM|m_state.000010000~q  & ((\SDRAM|f_select~combout  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[7]~24_combout )) # (!\SDRAM|f_select~combout  & ((\SDRAM|Selector109~0_combout ))))) # 
// (!\SDRAM|m_state.000010000~q  & (((\SDRAM|Selector109~0_combout ))))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[7]~24_combout ),
	.datab(\SDRAM|m_state.000010000~q ),
	.datac(\SDRAM|f_select~combout ),
	.datad(\SDRAM|Selector109~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector109~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector109~1 .lut_mask = 16'hBF80;
defparam \SDRAM|Selector109~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y17_N11
dffeas \SDRAM|m_data[7] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector109~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[7] .is_wysiwyg = "true";
defparam \SDRAM|m_data[7] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X78_Y17_N12
dffeas \SDRAM|oe~_Duplicate_7 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(!\SDRAM|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\KEY[0]~input_o ),
	.sclr(gnd),
	.sload(!\SDRAM|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|oe~_Duplicate_7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|oe~_Duplicate_7 .is_wysiwyg = "true";
defparam \SDRAM|oe~_Duplicate_7 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N16
fiftyfivenm_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (counter[8] & ((counter[7] & (\Add0~13  & VCC)) # (!counter[7] & (!\Add0~13 )))) # (!counter[8] & ((counter[7] & (!\Add0~13 )) # (!counter[7] & ((\Add0~13 ) # (GND)))))
// \Add0~15  = CARRY((counter[8] & (!counter[7] & !\Add0~13 )) # (!counter[8] & ((!\Add0~13 ) # (!counter[7]))))

	.dataa(counter[8]),
	.datab(counter[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h9617;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N16
fiftyfivenm_lcell_comb \DATA_TO_DRAM[8]~32 (
// Equation(s):
// \DATA_TO_DRAM[8]~32_combout  = (\Add0~14_combout  & (\DATA_TO_DRAM[7]~31  $ (GND))) # (!\Add0~14_combout  & (!\DATA_TO_DRAM[7]~31  & VCC))
// \DATA_TO_DRAM[8]~33  = CARRY((\Add0~14_combout  & !\DATA_TO_DRAM[7]~31 ))

	.dataa(\Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_TO_DRAM[7]~31 ),
	.combout(\DATA_TO_DRAM[8]~32_combout ),
	.cout(\DATA_TO_DRAM[8]~33 ));
// synopsys translate_off
defparam \DATA_TO_DRAM[8]~32 .lut_mask = 16'hA50A;
defparam \DATA_TO_DRAM[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y27_N17
dffeas \DATA_TO_DRAM[8] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_TO_DRAM[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(counter[24]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_TO_DRAM[8]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_TO_DRAM[8] .is_wysiwyg = "true";
defparam \DATA_TO_DRAM[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N6
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[8]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[8]~feeder_combout  = DATA_TO_DRAM[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(DATA_TO_DRAM[8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[8]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N7
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[8] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[8] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N24
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[8]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[8]~feeder_combout  = DATA_TO_DRAM[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(DATA_TO_DRAM[8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[8]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N25
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[8] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[8] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N0
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[8]~25 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[8]~25_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [8]))) # (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q 
//  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [8]))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [8]),
	.datab(gnd),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [8]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[8]~25 .lut_mask = 16'hFA0A;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[8]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y27_N1
dffeas \SDRAM|active_data[8] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[8]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_data[8] .is_wysiwyg = "true";
defparam \SDRAM|active_data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y27_N7
dffeas \SDRAM|m_data[8]~_Duplicate_1 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector108~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM|m_data[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N30
fiftyfivenm_lcell_comb \SDRAM|Selector108~0 (
// Equation(s):
// \SDRAM|Selector108~0_combout  = (\SDRAM|m_state.000000010~q  & (\SDRAM|active_data [8])) # (!\SDRAM|m_state.000000010~q  & ((\SDRAM|m_state.000010000~q  & (\SDRAM|active_data [8])) # (!\SDRAM|m_state.000010000~q  & ((\SDRAM|m_data[8]~_Duplicate_1_q )))))

	.dataa(\SDRAM|m_state.000000010~q ),
	.datab(\SDRAM|active_data [8]),
	.datac(\SDRAM|m_state.000010000~q ),
	.datad(\SDRAM|m_data[8]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\SDRAM|Selector108~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector108~0 .lut_mask = 16'hCDC8;
defparam \SDRAM|Selector108~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N6
fiftyfivenm_lcell_comb \SDRAM|Selector108~1 (
// Equation(s):
// \SDRAM|Selector108~1_combout  = (\SDRAM|m_state.000010000~q  & ((\SDRAM|f_select~combout  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[8]~25_combout )) # (!\SDRAM|f_select~combout  & ((\SDRAM|Selector108~0_combout ))))) # 
// (!\SDRAM|m_state.000010000~q  & (((\SDRAM|Selector108~0_combout ))))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[8]~25_combout ),
	.datab(\SDRAM|Selector108~0_combout ),
	.datac(\SDRAM|m_state.000010000~q ),
	.datad(\SDRAM|f_select~combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector108~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector108~1 .lut_mask = 16'hACCC;
defparam \SDRAM|Selector108~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y23_N11
dffeas \SDRAM|m_data[8] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector108~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[8] .is_wysiwyg = "true";
defparam \SDRAM|m_data[8] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X78_Y23_N12
dffeas \SDRAM|oe~_Duplicate_8 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(!\SDRAM|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\KEY[0]~input_o ),
	.sclr(gnd),
	.sload(!\SDRAM|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|oe~_Duplicate_8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|oe~_Duplicate_8 .is_wysiwyg = "true";
defparam \SDRAM|oe~_Duplicate_8 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N18
fiftyfivenm_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = ((counter[8] $ (counter[9] $ (!\Add0~15 )))) # (GND)
// \Add0~17  = CARRY((counter[8] & ((counter[9]) # (!\Add0~15 ))) # (!counter[8] & (counter[9] & !\Add0~15 )))

	.dataa(counter[8]),
	.datab(counter[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'h698E;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N18
fiftyfivenm_lcell_comb \DATA_TO_DRAM[9]~34 (
// Equation(s):
// \DATA_TO_DRAM[9]~34_combout  = (\Add0~16_combout  & (!\DATA_TO_DRAM[8]~33 )) # (!\Add0~16_combout  & ((\DATA_TO_DRAM[8]~33 ) # (GND)))
// \DATA_TO_DRAM[9]~35  = CARRY((!\DATA_TO_DRAM[8]~33 ) # (!\Add0~16_combout ))

	.dataa(gnd),
	.datab(\Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_TO_DRAM[8]~33 ),
	.combout(\DATA_TO_DRAM[9]~34_combout ),
	.cout(\DATA_TO_DRAM[9]~35 ));
// synopsys translate_off
defparam \DATA_TO_DRAM[9]~34 .lut_mask = 16'h3C3F;
defparam \DATA_TO_DRAM[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y27_N19
dffeas \DATA_TO_DRAM[9] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_TO_DRAM[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(counter[24]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_TO_DRAM[9]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_TO_DRAM[9] .is_wysiwyg = "true";
defparam \DATA_TO_DRAM[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N14
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[9]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[9]~feeder_combout  = DATA_TO_DRAM[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DATA_TO_DRAM[9]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[9]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N15
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[9] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[9] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N28
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[9]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[9]~feeder_combout  = DATA_TO_DRAM[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DATA_TO_DRAM[9]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[9]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N29
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[9] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[9] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N24
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[9]~26 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[9]~26_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [9]))) # (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q 
//  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [9]))

	.dataa(gnd),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [9]),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [9]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[9]~26_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[9]~26 .lut_mask = 16'hFC0C;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[9]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y27_N25
dffeas \SDRAM|active_data[9] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[9]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_data[9] .is_wysiwyg = "true";
defparam \SDRAM|active_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y27_N5
dffeas \SDRAM|m_data[9]~_Duplicate_1 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector107~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM|m_data[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N22
fiftyfivenm_lcell_comb \SDRAM|Selector107~0 (
// Equation(s):
// \SDRAM|Selector107~0_combout  = (\SDRAM|m_state.000000010~q  & (\SDRAM|active_data [9])) # (!\SDRAM|m_state.000000010~q  & ((\SDRAM|m_state.000010000~q  & (\SDRAM|active_data [9])) # (!\SDRAM|m_state.000010000~q  & ((\SDRAM|m_data[9]~_Duplicate_1_q )))))

	.dataa(\SDRAM|m_state.000000010~q ),
	.datab(\SDRAM|active_data [9]),
	.datac(\SDRAM|m_state.000010000~q ),
	.datad(\SDRAM|m_data[9]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\SDRAM|Selector107~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector107~0 .lut_mask = 16'hCDC8;
defparam \SDRAM|Selector107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N4
fiftyfivenm_lcell_comb \SDRAM|Selector107~1 (
// Equation(s):
// \SDRAM|Selector107~1_combout  = (\SDRAM|f_select~combout  & ((\SDRAM|m_state.000010000~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[9]~26_combout ))) # (!\SDRAM|m_state.000010000~q  & (\SDRAM|Selector107~0_combout )))) # 
// (!\SDRAM|f_select~combout  & (\SDRAM|Selector107~0_combout ))

	.dataa(\SDRAM|f_select~combout ),
	.datab(\SDRAM|Selector107~0_combout ),
	.datac(\SDRAM|m_state.000010000~q ),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[9]~26_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector107~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector107~1 .lut_mask = 16'hEC4C;
defparam \SDRAM|Selector107~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y30_N11
dffeas \SDRAM|m_data[9] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector107~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[9] .is_wysiwyg = "true";
defparam \SDRAM|m_data[9] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X78_Y30_N12
dffeas \SDRAM|oe~_Duplicate_9 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(!\SDRAM|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\KEY[0]~input_o ),
	.sclr(gnd),
	.sload(!\SDRAM|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|oe~_Duplicate_9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|oe~_Duplicate_9 .is_wysiwyg = "true";
defparam \SDRAM|oe~_Duplicate_9 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N20
fiftyfivenm_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (counter[10] & ((counter[9] & (\Add0~17  & VCC)) # (!counter[9] & (!\Add0~17 )))) # (!counter[10] & ((counter[9] & (!\Add0~17 )) # (!counter[9] & ((\Add0~17 ) # (GND)))))
// \Add0~19  = CARRY((counter[10] & (!counter[9] & !\Add0~17 )) # (!counter[10] & ((!\Add0~17 ) # (!counter[9]))))

	.dataa(counter[10]),
	.datab(counter[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h9617;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N20
fiftyfivenm_lcell_comb \DATA_TO_DRAM[10]~36 (
// Equation(s):
// \DATA_TO_DRAM[10]~36_combout  = (\Add0~18_combout  & (\DATA_TO_DRAM[9]~35  $ (GND))) # (!\Add0~18_combout  & (!\DATA_TO_DRAM[9]~35  & VCC))
// \DATA_TO_DRAM[10]~37  = CARRY((\Add0~18_combout  & !\DATA_TO_DRAM[9]~35 ))

	.dataa(\Add0~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_TO_DRAM[9]~35 ),
	.combout(\DATA_TO_DRAM[10]~36_combout ),
	.cout(\DATA_TO_DRAM[10]~37 ));
// synopsys translate_off
defparam \DATA_TO_DRAM[10]~36 .lut_mask = 16'hA50A;
defparam \DATA_TO_DRAM[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y27_N21
dffeas \DATA_TO_DRAM[10] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_TO_DRAM[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(counter[24]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_TO_DRAM[10]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_TO_DRAM[10] .is_wysiwyg = "true";
defparam \DATA_TO_DRAM[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y27_N9
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[10] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(DATA_TO_DRAM[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[10] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y27_N23
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[10] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(DATA_TO_DRAM[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[10] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N30
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[10]~27 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[10]~27_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [10]))) # 
// (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [10]))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [10]),
	.datab(gnd),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [10]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[10]~27_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[10]~27 .lut_mask = 16'hFA0A;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[10]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y27_N23
dffeas \SDRAM|m_data[10]~_Duplicate_1 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector106~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data[10]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[10]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM|m_data[10]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y27_N31
dffeas \SDRAM|active_data[10] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[10]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_data[10] .is_wysiwyg = "true";
defparam \SDRAM|active_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N28
fiftyfivenm_lcell_comb \SDRAM|Selector106~0 (
// Equation(s):
// \SDRAM|Selector106~0_combout  = (\SDRAM|m_state.000000010~q  & (((\SDRAM|active_data [10])))) # (!\SDRAM|m_state.000000010~q  & ((\SDRAM|m_state.000010000~q  & ((\SDRAM|active_data [10]))) # (!\SDRAM|m_state.000010000~q  & 
// (\SDRAM|m_data[10]~_Duplicate_1_q ))))

	.dataa(\SDRAM|m_data[10]~_Duplicate_1_q ),
	.datab(\SDRAM|m_state.000000010~q ),
	.datac(\SDRAM|m_state.000010000~q ),
	.datad(\SDRAM|active_data [10]),
	.cin(gnd),
	.combout(\SDRAM|Selector106~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector106~0 .lut_mask = 16'hFE02;
defparam \SDRAM|Selector106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N22
fiftyfivenm_lcell_comb \SDRAM|Selector106~1 (
// Equation(s):
// \SDRAM|Selector106~1_combout  = (\SDRAM|m_state.000010000~q  & ((\SDRAM|f_select~combout  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[10]~27_combout )) # (!\SDRAM|f_select~combout  & ((\SDRAM|Selector106~0_combout ))))) # 
// (!\SDRAM|m_state.000010000~q  & (((\SDRAM|Selector106~0_combout ))))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[10]~27_combout ),
	.datab(\SDRAM|m_state.000010000~q ),
	.datac(\SDRAM|f_select~combout ),
	.datad(\SDRAM|Selector106~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector106~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector106~1 .lut_mask = 16'hBF80;
defparam \SDRAM|Selector106~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y29_N4
dffeas \SDRAM|m_data[10] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector106~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[10] .is_wysiwyg = "true";
defparam \SDRAM|m_data[10] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X78_Y29_N5
dffeas \SDRAM|oe~_Duplicate_10 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(!\SDRAM|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\KEY[0]~input_o ),
	.sclr(gnd),
	.sload(!\SDRAM|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|oe~_Duplicate_10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|oe~_Duplicate_10 .is_wysiwyg = "true";
defparam \SDRAM|oe~_Duplicate_10 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N22
fiftyfivenm_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = ((counter[11] $ (counter[10] $ (!\Add0~19 )))) # (GND)
// \Add0~21  = CARRY((counter[11] & ((counter[10]) # (!\Add0~19 ))) # (!counter[11] & (counter[10] & !\Add0~19 )))

	.dataa(counter[11]),
	.datab(counter[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'h698E;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N22
fiftyfivenm_lcell_comb \DATA_TO_DRAM[11]~38 (
// Equation(s):
// \DATA_TO_DRAM[11]~38_combout  = (\Add0~20_combout  & (!\DATA_TO_DRAM[10]~37 )) # (!\Add0~20_combout  & ((\DATA_TO_DRAM[10]~37 ) # (GND)))
// \DATA_TO_DRAM[11]~39  = CARRY((!\DATA_TO_DRAM[10]~37 ) # (!\Add0~20_combout ))

	.dataa(gnd),
	.datab(\Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_TO_DRAM[10]~37 ),
	.combout(\DATA_TO_DRAM[11]~38_combout ),
	.cout(\DATA_TO_DRAM[11]~39 ));
// synopsys translate_off
defparam \DATA_TO_DRAM[11]~38 .lut_mask = 16'h3C3F;
defparam \DATA_TO_DRAM[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y27_N23
dffeas \DATA_TO_DRAM[11] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_TO_DRAM[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(counter[24]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_TO_DRAM[11]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_TO_DRAM[11] .is_wysiwyg = "true";
defparam \DATA_TO_DRAM[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y27_N5
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[11] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(DATA_TO_DRAM[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[11] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y27_N7
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[11] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(DATA_TO_DRAM[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[11] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N26
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[11]~28 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[11]~28_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [11]))) # 
// (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [11]))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [11]),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [11]),
	.datac(gnd),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[11]~28_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[11]~28 .lut_mask = 16'hCCAA;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[11]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N15
dffeas \SDRAM|active_data[11] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[11]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_data[11] .is_wysiwyg = "true";
defparam \SDRAM|active_data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y27_N13
dffeas \SDRAM|m_data[11]~_Duplicate_1 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector105~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data[11]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[11]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM|m_data[11]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N10
fiftyfivenm_lcell_comb \SDRAM|Selector105~0 (
// Equation(s):
// \SDRAM|Selector105~0_combout  = (\SDRAM|m_state.000010000~q  & (\SDRAM|active_data [11])) # (!\SDRAM|m_state.000010000~q  & ((\SDRAM|m_state.000000010~q  & (\SDRAM|active_data [11])) # (!\SDRAM|m_state.000000010~q  & ((\SDRAM|m_data[11]~_Duplicate_1_q 
// )))))

	.dataa(\SDRAM|active_data [11]),
	.datab(\SDRAM|m_state.000010000~q ),
	.datac(\SDRAM|m_state.000000010~q ),
	.datad(\SDRAM|m_data[11]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\SDRAM|Selector105~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector105~0 .lut_mask = 16'hABA8;
defparam \SDRAM|Selector105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N12
fiftyfivenm_lcell_comb \SDRAM|Selector105~1 (
// Equation(s):
// \SDRAM|Selector105~1_combout  = (\SDRAM|f_select~combout  & ((\SDRAM|m_state.000010000~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[11]~28_combout )) # (!\SDRAM|m_state.000010000~q  & ((\SDRAM|Selector105~0_combout ))))) # 
// (!\SDRAM|f_select~combout  & (((\SDRAM|Selector105~0_combout ))))

	.dataa(\SDRAM|f_select~combout ),
	.datab(\SDRAM|m_state.000010000~q ),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[11]~28_combout ),
	.datad(\SDRAM|Selector105~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector105~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector105~1 .lut_mask = 16'hF780;
defparam \SDRAM|Selector105~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y29_N11
dffeas \SDRAM|m_data[11] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector105~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[11] .is_wysiwyg = "true";
defparam \SDRAM|m_data[11] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X78_Y29_N12
dffeas \SDRAM|oe~_Duplicate_11 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(!\SDRAM|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\KEY[0]~input_o ),
	.sclr(gnd),
	.sload(!\SDRAM|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|oe~_Duplicate_11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|oe~_Duplicate_11 .is_wysiwyg = "true";
defparam \SDRAM|oe~_Duplicate_11 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N24
fiftyfivenm_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (counter[12] & ((counter[11] & (\Add0~21  & VCC)) # (!counter[11] & (!\Add0~21 )))) # (!counter[12] & ((counter[11] & (!\Add0~21 )) # (!counter[11] & ((\Add0~21 ) # (GND)))))
// \Add0~23  = CARRY((counter[12] & (!counter[11] & !\Add0~21 )) # (!counter[12] & ((!\Add0~21 ) # (!counter[11]))))

	.dataa(counter[12]),
	.datab(counter[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h9617;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N24
fiftyfivenm_lcell_comb \DATA_TO_DRAM[12]~40 (
// Equation(s):
// \DATA_TO_DRAM[12]~40_combout  = (\Add0~22_combout  & (\DATA_TO_DRAM[11]~39  $ (GND))) # (!\Add0~22_combout  & (!\DATA_TO_DRAM[11]~39  & VCC))
// \DATA_TO_DRAM[12]~41  = CARRY((\Add0~22_combout  & !\DATA_TO_DRAM[11]~39 ))

	.dataa(gnd),
	.datab(\Add0~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_TO_DRAM[11]~39 ),
	.combout(\DATA_TO_DRAM[12]~40_combout ),
	.cout(\DATA_TO_DRAM[12]~41 ));
// synopsys translate_off
defparam \DATA_TO_DRAM[12]~40 .lut_mask = 16'hC30C;
defparam \DATA_TO_DRAM[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y27_N25
dffeas \DATA_TO_DRAM[12] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_TO_DRAM[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(counter[24]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_TO_DRAM[12]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_TO_DRAM[12] .is_wysiwyg = "true";
defparam \DATA_TO_DRAM[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y27_N13
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[12] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(DATA_TO_DRAM[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[12] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y27_N1
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[12] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(DATA_TO_DRAM[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[12] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N4
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[12]~29 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[12]~29_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [12]))) # 
// (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [12]))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [12]),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [12]),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[12]~29_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[12]~29 .lut_mask = 16'hCACA;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[12]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y27_N5
dffeas \SDRAM|active_data[12] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[12]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_data[12] .is_wysiwyg = "true";
defparam \SDRAM|active_data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y27_N27
dffeas \SDRAM|m_data[12]~_Duplicate_1 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector104~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data[12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM|m_data[12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N26
fiftyfivenm_lcell_comb \SDRAM|Selector104~0 (
// Equation(s):
// \SDRAM|Selector104~0_combout  = (\SDRAM|m_state.000000010~q  & (\SDRAM|active_data [12])) # (!\SDRAM|m_state.000000010~q  & ((\SDRAM|m_state.000010000~q  & (\SDRAM|active_data [12])) # (!\SDRAM|m_state.000010000~q  & ((\SDRAM|m_data[12]~_Duplicate_1_q 
// )))))

	.dataa(\SDRAM|m_state.000000010~q ),
	.datab(\SDRAM|active_data [12]),
	.datac(\SDRAM|m_state.000010000~q ),
	.datad(\SDRAM|m_data[12]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\SDRAM|Selector104~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector104~0 .lut_mask = 16'hCDC8;
defparam \SDRAM|Selector104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N26
fiftyfivenm_lcell_comb \SDRAM|Selector104~1 (
// Equation(s):
// \SDRAM|Selector104~1_combout  = (\SDRAM|m_state.000010000~q  & ((\SDRAM|f_select~combout  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[12]~29_combout ))) # (!\SDRAM|f_select~combout  & (\SDRAM|Selector104~0_combout )))) # 
// (!\SDRAM|m_state.000010000~q  & (\SDRAM|Selector104~0_combout ))

	.dataa(\SDRAM|Selector104~0_combout ),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[12]~29_combout ),
	.datac(\SDRAM|m_state.000010000~q ),
	.datad(\SDRAM|f_select~combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector104~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector104~1 .lut_mask = 16'hCAAA;
defparam \SDRAM|Selector104~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y31_N11
dffeas \SDRAM|m_data[12] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector104~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[12] .is_wysiwyg = "true";
defparam \SDRAM|m_data[12] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X78_Y31_N12
dffeas \SDRAM|oe~_Duplicate_12 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(!\SDRAM|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\KEY[0]~input_o ),
	.sclr(gnd),
	.sload(!\SDRAM|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|oe~_Duplicate_12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|oe~_Duplicate_12 .is_wysiwyg = "true";
defparam \SDRAM|oe~_Duplicate_12 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N26
fiftyfivenm_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = ((counter[12] $ (counter[13] $ (!\Add0~23 )))) # (GND)
// \Add0~25  = CARRY((counter[12] & ((counter[13]) # (!\Add0~23 ))) # (!counter[12] & (counter[13] & !\Add0~23 )))

	.dataa(counter[12]),
	.datab(counter[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'h698E;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N26
fiftyfivenm_lcell_comb \DATA_TO_DRAM[13]~42 (
// Equation(s):
// \DATA_TO_DRAM[13]~42_combout  = (\Add0~24_combout  & (!\DATA_TO_DRAM[12]~41 )) # (!\Add0~24_combout  & ((\DATA_TO_DRAM[12]~41 ) # (GND)))
// \DATA_TO_DRAM[13]~43  = CARRY((!\DATA_TO_DRAM[12]~41 ) # (!\Add0~24_combout ))

	.dataa(\Add0~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_TO_DRAM[12]~41 ),
	.combout(\DATA_TO_DRAM[13]~42_combout ),
	.cout(\DATA_TO_DRAM[13]~43 ));
// synopsys translate_off
defparam \DATA_TO_DRAM[13]~42 .lut_mask = 16'h5A5F;
defparam \DATA_TO_DRAM[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y27_N27
dffeas \DATA_TO_DRAM[13] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_TO_DRAM[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(counter[24]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_TO_DRAM[13]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_TO_DRAM[13] .is_wysiwyg = "true";
defparam \DATA_TO_DRAM[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N30
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[13]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[13]~feeder_combout  = DATA_TO_DRAM[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(DATA_TO_DRAM[13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[13]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N31
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[13] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[13] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N4
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[13]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[13]~feeder_combout  = DATA_TO_DRAM[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(DATA_TO_DRAM[13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[13]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N5
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[13] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[13] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N20
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[13]~30 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[13]~30_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [13]))) # 
// (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [13]))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [13]),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [13]),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[13]~30_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[13]~30 .lut_mask = 16'hCACA;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[13]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y27_N21
dffeas \SDRAM|active_data[13] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[13]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_data[13] .is_wysiwyg = "true";
defparam \SDRAM|active_data[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y27_N17
dffeas \SDRAM|m_data[13]~_Duplicate_1 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector103~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data[13]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[13]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM|m_data[13]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N2
fiftyfivenm_lcell_comb \SDRAM|Selector103~0 (
// Equation(s):
// \SDRAM|Selector103~0_combout  = (\SDRAM|m_state.000000010~q  & (\SDRAM|active_data [13])) # (!\SDRAM|m_state.000000010~q  & ((\SDRAM|m_state.000010000~q  & (\SDRAM|active_data [13])) # (!\SDRAM|m_state.000010000~q  & ((\SDRAM|m_data[13]~_Duplicate_1_q 
// )))))

	.dataa(\SDRAM|m_state.000000010~q ),
	.datab(\SDRAM|active_data [13]),
	.datac(\SDRAM|m_state.000010000~q ),
	.datad(\SDRAM|m_data[13]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\SDRAM|Selector103~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector103~0 .lut_mask = 16'hCDC8;
defparam \SDRAM|Selector103~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N16
fiftyfivenm_lcell_comb \SDRAM|Selector103~1 (
// Equation(s):
// \SDRAM|Selector103~1_combout  = (\SDRAM|m_state.000010000~q  & ((\SDRAM|f_select~combout  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[13]~30_combout ))) # (!\SDRAM|f_select~combout  & (\SDRAM|Selector103~0_combout )))) # 
// (!\SDRAM|m_state.000010000~q  & (\SDRAM|Selector103~0_combout ))

	.dataa(\SDRAM|Selector103~0_combout ),
	.datab(\SDRAM|m_state.000010000~q ),
	.datac(\SDRAM|f_select~combout ),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[13]~30_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector103~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector103~1 .lut_mask = 16'hEA2A;
defparam \SDRAM|Selector103~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y31_N25
dffeas \SDRAM|m_data[13] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector103~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[13] .is_wysiwyg = "true";
defparam \SDRAM|m_data[13] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X78_Y31_N26
dffeas \SDRAM|oe~_Duplicate_13 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(!\SDRAM|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\KEY[0]~input_o ),
	.sclr(gnd),
	.sload(!\SDRAM|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|oe~_Duplicate_13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|oe~_Duplicate_13 .is_wysiwyg = "true";
defparam \SDRAM|oe~_Duplicate_13 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N28
fiftyfivenm_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (counter[14] & ((counter[13] & (\Add0~25  & VCC)) # (!counter[13] & (!\Add0~25 )))) # (!counter[14] & ((counter[13] & (!\Add0~25 )) # (!counter[13] & ((\Add0~25 ) # (GND)))))
// \Add0~27  = CARRY((counter[14] & (!counter[13] & !\Add0~25 )) # (!counter[14] & ((!\Add0~25 ) # (!counter[13]))))

	.dataa(counter[14]),
	.datab(counter[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h9617;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N28
fiftyfivenm_lcell_comb \DATA_TO_DRAM[14]~44 (
// Equation(s):
// \DATA_TO_DRAM[14]~44_combout  = (\Add0~26_combout  & (\DATA_TO_DRAM[13]~43  $ (GND))) # (!\Add0~26_combout  & (!\DATA_TO_DRAM[13]~43  & VCC))
// \DATA_TO_DRAM[14]~45  = CARRY((\Add0~26_combout  & !\DATA_TO_DRAM[13]~43 ))

	.dataa(gnd),
	.datab(\Add0~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_TO_DRAM[13]~43 ),
	.combout(\DATA_TO_DRAM[14]~44_combout ),
	.cout(\DATA_TO_DRAM[14]~45 ));
// synopsys translate_off
defparam \DATA_TO_DRAM[14]~44 .lut_mask = 16'hC30C;
defparam \DATA_TO_DRAM[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y27_N29
dffeas \DATA_TO_DRAM[14] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_TO_DRAM[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(counter[24]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_TO_DRAM[14]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_TO_DRAM[14] .is_wysiwyg = "true";
defparam \DATA_TO_DRAM[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y27_N17
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[14] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(DATA_TO_DRAM[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[14] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y27_N27
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[14] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(DATA_TO_DRAM[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[14] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N12
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[14]~31 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[14]~31_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [14]))) # 
// (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [14]))

	.dataa(gnd),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [14]),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [14]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[14]~31 .lut_mask = 16'hFC30;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y27_N13
dffeas \SDRAM|active_data[14] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[14]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_data[14] .is_wysiwyg = "true";
defparam \SDRAM|active_data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y27_N15
dffeas \SDRAM|m_data[14]~_Duplicate_1 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector102~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data[14]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[14]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM|m_data[14]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y27_N18
fiftyfivenm_lcell_comb \SDRAM|Selector102~0 (
// Equation(s):
// \SDRAM|Selector102~0_combout  = (\SDRAM|m_state.000000010~q  & (\SDRAM|active_data [14])) # (!\SDRAM|m_state.000000010~q  & ((\SDRAM|m_state.000010000~q  & (\SDRAM|active_data [14])) # (!\SDRAM|m_state.000010000~q  & ((\SDRAM|m_data[14]~_Duplicate_1_q 
// )))))

	.dataa(\SDRAM|active_data [14]),
	.datab(\SDRAM|m_state.000000010~q ),
	.datac(\SDRAM|m_state.000010000~q ),
	.datad(\SDRAM|m_data[14]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\SDRAM|Selector102~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector102~0 .lut_mask = 16'hABA8;
defparam \SDRAM|Selector102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N14
fiftyfivenm_lcell_comb \SDRAM|Selector102~1 (
// Equation(s):
// \SDRAM|Selector102~1_combout  = (\SDRAM|f_select~combout  & ((\SDRAM|m_state.000010000~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[14]~31_combout )) # (!\SDRAM|m_state.000010000~q  & ((\SDRAM|Selector102~0_combout ))))) # 
// (!\SDRAM|f_select~combout  & (((\SDRAM|Selector102~0_combout ))))

	.dataa(\SDRAM|f_select~combout ),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[14]~31_combout ),
	.datac(\SDRAM|m_state.000010000~q ),
	.datad(\SDRAM|Selector102~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector102~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector102~1 .lut_mask = 16'hDF80;
defparam \SDRAM|Selector102~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y31_N18
dffeas \SDRAM|m_data[14] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector102~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[14] .is_wysiwyg = "true";
defparam \SDRAM|m_data[14] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X78_Y31_N19
dffeas \SDRAM|oe~_Duplicate_14 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(!\SDRAM|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\KEY[0]~input_o ),
	.sclr(gnd),
	.sload(!\SDRAM|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|oe~_Duplicate_14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|oe~_Duplicate_14 .is_wysiwyg = "true";
defparam \SDRAM|oe~_Duplicate_14 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N30
fiftyfivenm_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = counter[15] $ (\Add0~27  $ (!counter[14]))

	.dataa(gnd),
	.datab(counter[15]),
	.datac(gnd),
	.datad(counter[14]),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'h3CC3;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y27_N30
fiftyfivenm_lcell_comb \DATA_TO_DRAM[15]~46 (
// Equation(s):
// \DATA_TO_DRAM[15]~46_combout  = \DATA_TO_DRAM[14]~45  $ (\Add0~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~28_combout ),
	.cin(\DATA_TO_DRAM[14]~45 ),
	.combout(\DATA_TO_DRAM[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_TO_DRAM[15]~46 .lut_mask = 16'h0FF0;
defparam \DATA_TO_DRAM[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X71_Y27_N31
dffeas \DATA_TO_DRAM[15] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_TO_DRAM[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(counter[24]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_TO_DRAM[15]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_TO_DRAM[15] .is_wysiwyg = "true";
defparam \DATA_TO_DRAM[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N20
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[15]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[15]~feeder_combout  = DATA_TO_DRAM[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DATA_TO_DRAM[15]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[15]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N21
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[15] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[15] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y27_N10
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[15]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[15]~feeder_combout  = DATA_TO_DRAM[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DATA_TO_DRAM[15]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[15]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y27_N11
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[15] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[15] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N16
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[15]~32 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[15]~32_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [15])) # (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q 
//  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [15])))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [15]),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [15]),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[15]~32 .lut_mask = 16'hACAC;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y27_N17
dffeas \SDRAM|active_data[15] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[15]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_data[15] .is_wysiwyg = "true";
defparam \SDRAM|active_data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y27_N1
dffeas \SDRAM|m_data[15]~_Duplicate_1 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector101~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data[15]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[15]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM|m_data[15]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N14
fiftyfivenm_lcell_comb \SDRAM|Selector101~0 (
// Equation(s):
// \SDRAM|Selector101~0_combout  = (\SDRAM|m_state.000000010~q  & (\SDRAM|active_data [15])) # (!\SDRAM|m_state.000000010~q  & ((\SDRAM|m_state.000010000~q  & (\SDRAM|active_data [15])) # (!\SDRAM|m_state.000010000~q  & ((\SDRAM|m_data[15]~_Duplicate_1_q 
// )))))

	.dataa(\SDRAM|m_state.000000010~q ),
	.datab(\SDRAM|active_data [15]),
	.datac(\SDRAM|m_state.000010000~q ),
	.datad(\SDRAM|m_data[15]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\SDRAM|Selector101~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector101~0 .lut_mask = 16'hCDC8;
defparam \SDRAM|Selector101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N0
fiftyfivenm_lcell_comb \SDRAM|Selector101~1 (
// Equation(s):
// \SDRAM|Selector101~1_combout  = (\SDRAM|m_state.000010000~q  & ((\SDRAM|f_select~combout  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[15]~32_combout )) # (!\SDRAM|f_select~combout  & ((\SDRAM|Selector101~0_combout ))))) # 
// (!\SDRAM|m_state.000010000~q  & (((\SDRAM|Selector101~0_combout ))))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[15]~32_combout ),
	.datab(\SDRAM|m_state.000010000~q ),
	.datac(\SDRAM|f_select~combout ),
	.datad(\SDRAM|Selector101~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector101~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector101~1 .lut_mask = 16'hBF80;
defparam \SDRAM|Selector101~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y31_N4
dffeas \SDRAM|m_data[15] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector101~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_data[15] .is_wysiwyg = "true";
defparam \SDRAM|m_data[15] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X78_Y31_N5
dffeas \SDRAM|oe~_Duplicate_15 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(!\SDRAM|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\KEY[0]~input_o ),
	.sclr(gnd),
	.sload(!\SDRAM|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|oe~_Duplicate_15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|oe~_Duplicate_15 .is_wysiwyg = "true";
defparam \SDRAM|oe~_Duplicate_15 .power_up = "high";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N1
fiftyfivenm_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X78_Y16_N3
dffeas \SDRAM|za_data[0] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\DRAM_DQ[0]~input_o ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|za_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|za_data[0] .is_wysiwyg = "true";
defparam \SDRAM|za_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N24
fiftyfivenm_lcell_comb \LEDR~0 (
// Equation(s):
// \LEDR~0_combout  = (counter[24] & (\SDRAM|za_data [0])) # (!counter[24] & ((counter[0])))

	.dataa(counter[24]),
	.datab(gnd),
	.datac(\SDRAM|za_data [0]),
	.datad(counter[0]),
	.cin(gnd),
	.combout(\LEDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR~0 .lut_mask = 16'hF5A0;
defparam \LEDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N12
fiftyfivenm_lcell_comb \SDRAM|Selector2~0 (
// Equation(s):
// \SDRAM|Selector2~0_combout  = (\SDRAM|i_state.011~q ) # (((\SDRAM|i_state.101~q  & !\SDRAM|i_cmd [1])) # (!\SDRAM|i_state.000~q ))

	.dataa(\SDRAM|i_state.101~q ),
	.datab(\SDRAM|i_state.011~q ),
	.datac(\SDRAM|i_cmd [1]),
	.datad(\SDRAM|i_state.000~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector2~0 .lut_mask = 16'hCEFF;
defparam \SDRAM|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N14
fiftyfivenm_lcell_comb \SDRAM|Selector2~1 (
// Equation(s):
// \SDRAM|Selector2~1_combout  = (!\SDRAM|Selector2~0_combout  & !\SDRAM|i_state.001~q )

	.dataa(\SDRAM|Selector2~0_combout ),
	.datab(gnd),
	.datac(\SDRAM|i_state.001~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector2~1 .lut_mask = 16'h0505;
defparam \SDRAM|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y25_N15
dffeas \SDRAM|i_cmd[1] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|i_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|i_cmd[1] .is_wysiwyg = "true";
defparam \SDRAM|i_cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N30
fiftyfivenm_lcell_comb \SDRAM|Selector21~0 (
// Equation(s):
// \SDRAM|Selector21~0_combout  = (\SDRAM|m_state.000000001~q  & (\SDRAM|m_state.010000000~q )) # (!\SDRAM|m_state.000000001~q  & (((!\SDRAM|init_done~q  & \SDRAM|i_cmd [1]))))

	.dataa(\SDRAM|m_state.010000000~q ),
	.datab(\SDRAM|m_state.000000001~q ),
	.datac(\SDRAM|init_done~q ),
	.datad(\SDRAM|i_cmd [1]),
	.cin(gnd),
	.combout(\SDRAM|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector21~0 .lut_mask = 16'h8B88;
defparam \SDRAM|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N6
fiftyfivenm_lcell_comb \SDRAM|Selector21~1 (
// Equation(s):
// \SDRAM|Selector21~1_combout  = (\SDRAM|Selector100~0_combout  & (((\SDRAM|Selector21~0_combout )))) # (!\SDRAM|Selector100~0_combout  & (\SDRAM|always5~0_combout  & ((\SDRAM|m_state.000000001~q ) # (\SDRAM|Selector21~0_combout ))))

	.dataa(\SDRAM|m_state.000000001~q ),
	.datab(\SDRAM|Selector21~0_combout ),
	.datac(\SDRAM|Selector100~0_combout ),
	.datad(\SDRAM|always5~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector21~1 .lut_mask = 16'hCEC0;
defparam \SDRAM|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y23_N7
dffeas \SDRAM|m_cmd[1]~_Duplicate_1 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector21~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_cmd[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_cmd[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM|m_cmd[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N28
fiftyfivenm_lcell_comb \SDRAM|Selector1~0 (
// Equation(s):
// \SDRAM|Selector1~0_combout  = (\SDRAM|i_state.000~q  & (!\SDRAM|i_state.011~q  & ((\SDRAM|i_cmd [2]) # (!\SDRAM|i_state.101~q ))))

	.dataa(\SDRAM|i_state.000~q ),
	.datab(\SDRAM|i_state.011~q ),
	.datac(\SDRAM|i_cmd [2]),
	.datad(\SDRAM|i_state.101~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector1~0 .lut_mask = 16'h2022;
defparam \SDRAM|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y29_N29
dffeas \SDRAM|i_cmd[2] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|i_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|i_cmd[2] .is_wysiwyg = "true";
defparam \SDRAM|i_cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N24
fiftyfivenm_lcell_comb \SDRAM|Selector20~0 (
// Equation(s):
// \SDRAM|Selector20~0_combout  = (\SDRAM|m_state.000000001~q  & (((!\SDRAM|WideOr8~0_combout )))) # (!\SDRAM|m_state.000000001~q  & (!\SDRAM|init_done~q  & ((\SDRAM|i_cmd [2]))))

	.dataa(\SDRAM|init_done~q ),
	.datab(\SDRAM|m_state.000000001~q ),
	.datac(\SDRAM|WideOr8~0_combout ),
	.datad(\SDRAM|i_cmd [2]),
	.cin(gnd),
	.combout(\SDRAM|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector20~0 .lut_mask = 16'h1D0C;
defparam \SDRAM|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y23_N25
dffeas \SDRAM|m_cmd[2]~_Duplicate_1 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_cmd[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_cmd[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM|m_cmd[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N0
fiftyfivenm_lcell_comb \SDRAM|Selector3~0 (
// Equation(s):
// \SDRAM|Selector3~0_combout  = (\SDRAM|i_state.010~q ) # (((\SDRAM|i_state.101~q  & !\SDRAM|i_cmd [0])) # (!\SDRAM|i_state.000~q ))

	.dataa(\SDRAM|i_state.101~q ),
	.datab(\SDRAM|i_cmd [0]),
	.datac(\SDRAM|i_state.010~q ),
	.datad(\SDRAM|i_state.000~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector3~0 .lut_mask = 16'hF2FF;
defparam \SDRAM|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N24
fiftyfivenm_lcell_comb \SDRAM|Selector3~1 (
// Equation(s):
// \SDRAM|Selector3~1_combout  = (!\SDRAM|i_state.011~q  & !\SDRAM|Selector3~0_combout )

	.dataa(gnd),
	.datab(\SDRAM|i_state.011~q ),
	.datac(gnd),
	.datad(\SDRAM|Selector3~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector3~1 .lut_mask = 16'h0033;
defparam \SDRAM|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y25_N25
dffeas \SDRAM|i_cmd[0] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|i_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|i_cmd[0] .is_wysiwyg = "true";
defparam \SDRAM|i_cmd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N20
fiftyfivenm_lcell_comb \SDRAM|Selector22~0 (
// Equation(s):
// \SDRAM|Selector22~0_combout  = (\SDRAM|m_state.000000001~q  & (((\SDRAM|m_state.001000000~q )))) # (!\SDRAM|m_state.000000001~q  & (!\SDRAM|init_done~q  & (\SDRAM|i_cmd [0])))

	.dataa(\SDRAM|init_done~q ),
	.datab(\SDRAM|i_cmd [0]),
	.datac(\SDRAM|m_state.000000001~q ),
	.datad(\SDRAM|m_state.001000000~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector22~0 .lut_mask = 16'hF404;
defparam \SDRAM|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N12
fiftyfivenm_lcell_comb \SDRAM|Selector22~1 (
// Equation(s):
// \SDRAM|Selector22~1_combout  = (\SDRAM|m_state.000010000~q  & (\SDRAM|always5~0_combout  & ((\SDRAM|m_state.000000001~q ) # (\SDRAM|Selector22~0_combout )))) # (!\SDRAM|m_state.000010000~q  & (((\SDRAM|Selector22~0_combout ))))

	.dataa(\SDRAM|always5~0_combout ),
	.datab(\SDRAM|m_state.000010000~q ),
	.datac(\SDRAM|m_state.000000001~q ),
	.datad(\SDRAM|Selector22~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector22~1 .lut_mask = 16'hBB80;
defparam \SDRAM|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y23_N13
dffeas \SDRAM|m_cmd[0]~_Duplicate_1 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector22~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_cmd[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_cmd[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM|m_cmd[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N4
fiftyfivenm_lcell_comb \SDRAM|Equal4~0 (
// Equation(s):
// \SDRAM|Equal4~0_combout  = (\SDRAM|m_cmd[1]~_Duplicate_1_q  & (!\SDRAM|m_cmd[2]~_Duplicate_1_q  & !\SDRAM|m_cmd[0]~_Duplicate_1_q ))

	.dataa(\SDRAM|m_cmd[1]~_Duplicate_1_q ),
	.datab(\SDRAM|m_cmd[2]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\SDRAM|m_cmd[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\SDRAM|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Equal4~0 .lut_mask = 16'h0022;
defparam \SDRAM|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y23_N5
dffeas \SDRAM|rd_valid[0] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Equal4~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|rd_valid [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|rd_valid[0] .is_wysiwyg = "true";
defparam \SDRAM|rd_valid[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N12
fiftyfivenm_lcell_comb \SDRAM|rd_valid[1]~feeder (
// Equation(s):
// \SDRAM|rd_valid[1]~feeder_combout  = \SDRAM|rd_valid [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM|rd_valid [0]),
	.cin(gnd),
	.combout(\SDRAM|rd_valid[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|rd_valid[1]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|rd_valid[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y29_N13
dffeas \SDRAM|rd_valid[1] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|rd_valid[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|rd_valid [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|rd_valid[1] .is_wysiwyg = "true";
defparam \SDRAM|rd_valid[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N22
fiftyfivenm_lcell_comb \SDRAM|rd_valid[2]~feeder (
// Equation(s):
// \SDRAM|rd_valid[2]~feeder_combout  = \SDRAM|rd_valid [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM|rd_valid [1]),
	.cin(gnd),
	.combout(\SDRAM|rd_valid[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|rd_valid[2]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|rd_valid[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y29_N23
dffeas \SDRAM|rd_valid[2] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|rd_valid[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|rd_valid [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|rd_valid[2] .is_wysiwyg = "true";
defparam \SDRAM|rd_valid[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y29_N21
dffeas \SDRAM|za_valid (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM|rd_valid [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|za_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|za_valid .is_wysiwyg = "true";
defparam \SDRAM|za_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N20
fiftyfivenm_lcell_comb \LEDR[0]~1 (
// Equation(s):
// \LEDR[0]~1_combout  = (!counter[24]) # (!\SDRAM|za_valid~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM|za_valid~q ),
	.datad(counter[24]),
	.cin(gnd),
	.combout(\LEDR[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR[0]~1 .lut_mask = 16'h0FFF;
defparam \LEDR[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N25
dffeas \LEDR[0]~reg0 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LEDR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LEDR[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[0]~reg0 .is_wysiwyg = "true";
defparam \LEDR[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N8
fiftyfivenm_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X78_Y16_N10
dffeas \SDRAM|za_data[1] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\DRAM_DQ[1]~input_o ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|za_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|za_data[1] .is_wysiwyg = "true";
defparam \SDRAM|za_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N22
fiftyfivenm_lcell_comb \LEDR~2 (
// Equation(s):
// \LEDR~2_combout  = (counter[24] & ((\SDRAM|za_data [1]))) # (!counter[24] & (counter[1]))

	.dataa(counter[24]),
	.datab(gnd),
	.datac(counter[1]),
	.datad(\SDRAM|za_data [1]),
	.cin(gnd),
	.combout(\LEDR~2_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR~2 .lut_mask = 16'hFA50;
defparam \LEDR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N23
dffeas \LEDR[1]~reg0 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LEDR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LEDR[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[1]~reg0 .is_wysiwyg = "true";
defparam \LEDR[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N1
fiftyfivenm_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X78_Y3_N3
dffeas \SDRAM|za_data[2] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\DRAM_DQ[2]~input_o ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|za_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|za_data[2] .is_wysiwyg = "true";
defparam \SDRAM|za_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N4
fiftyfivenm_lcell_comb \LEDR~3 (
// Equation(s):
// \LEDR~3_combout  = (counter[24] & (\SDRAM|za_data [2])) # (!counter[24] & ((counter[2])))

	.dataa(counter[24]),
	.datab(gnd),
	.datac(\SDRAM|za_data [2]),
	.datad(counter[2]),
	.cin(gnd),
	.combout(\LEDR~3_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR~3 .lut_mask = 16'hF5A0;
defparam \LEDR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N5
dffeas \LEDR[2]~reg0 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LEDR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LEDR[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[2]~reg0 .is_wysiwyg = "true";
defparam \LEDR[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N8
fiftyfivenm_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X78_Y3_N10
dffeas \SDRAM|za_data[3] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\DRAM_DQ[3]~input_o ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|za_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|za_data[3] .is_wysiwyg = "true";
defparam \SDRAM|za_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N30
fiftyfivenm_lcell_comb \LEDR~4 (
// Equation(s):
// \LEDR~4_combout  = (counter[24] & ((\SDRAM|za_data [3]))) # (!counter[24] & (counter[3]))

	.dataa(counter[24]),
	.datab(counter[3]),
	.datac(gnd),
	.datad(\SDRAM|za_data [3]),
	.cin(gnd),
	.combout(\LEDR~4_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR~4 .lut_mask = 16'hEE44;
defparam \LEDR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N31
dffeas \LEDR[3]~reg0 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LEDR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LEDR[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[3]~reg0 .is_wysiwyg = "true";
defparam \LEDR[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y15_N8
fiftyfivenm_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X78_Y15_N10
dffeas \SDRAM|za_data[4] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\DRAM_DQ[4]~input_o ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|za_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|za_data[4] .is_wysiwyg = "true";
defparam \SDRAM|za_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N4
fiftyfivenm_lcell_comb \LEDR~5 (
// Equation(s):
// \LEDR~5_combout  = (counter[24] & ((\SDRAM|za_data [4]))) # (!counter[24] & (counter[4]))

	.dataa(counter[24]),
	.datab(counter[4]),
	.datac(gnd),
	.datad(\SDRAM|za_data [4]),
	.cin(gnd),
	.combout(\LEDR~5_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR~5 .lut_mask = 16'hEE44;
defparam \LEDR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y30_N5
dffeas \LEDR[4]~reg0 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LEDR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LEDR[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[4]~reg0 .is_wysiwyg = "true";
defparam \LEDR[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y15_N1
fiftyfivenm_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X78_Y15_N3
dffeas \SDRAM|za_data[5] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\DRAM_DQ[5]~input_o ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|za_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|za_data[5] .is_wysiwyg = "true";
defparam \SDRAM|za_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N28
fiftyfivenm_lcell_comb \LEDR~6 (
// Equation(s):
// \LEDR~6_combout  = (counter[24] & ((\SDRAM|za_data [5]))) # (!counter[24] & (counter[5]))

	.dataa(counter[24]),
	.datab(counter[5]),
	.datac(gnd),
	.datad(\SDRAM|za_data [5]),
	.cin(gnd),
	.combout(\LEDR~6_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR~6 .lut_mask = 16'hEE44;
defparam \LEDR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N29
dffeas \LEDR[5]~reg0 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LEDR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LEDR[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[5]~reg0 .is_wysiwyg = "true";
defparam \LEDR[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N15
fiftyfivenm_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X78_Y16_N17
dffeas \SDRAM|za_data[6] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\DRAM_DQ[6]~input_o ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|za_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|za_data[6] .is_wysiwyg = "true";
defparam \SDRAM|za_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N6
fiftyfivenm_lcell_comb \LEDR~7 (
// Equation(s):
// \LEDR~7_combout  = (counter[24] & ((\SDRAM|za_data [6]))) # (!counter[24] & (counter[6]))

	.dataa(counter[24]),
	.datab(counter[6]),
	.datac(gnd),
	.datad(\SDRAM|za_data [6]),
	.cin(gnd),
	.combout(\LEDR~7_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR~7 .lut_mask = 16'hEE44;
defparam \LEDR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y30_N7
dffeas \LEDR[6]~reg0 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LEDR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LEDR[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[6]~reg0 .is_wysiwyg = "true";
defparam \LEDR[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y17_N8
fiftyfivenm_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DDIOINCELL_X78_Y17_N10
dffeas \SDRAM|za_data[7] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\DRAM_DQ[7]~input_o ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|za_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|za_data[7] .is_wysiwyg = "true";
defparam \SDRAM|za_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N18
fiftyfivenm_lcell_comb \LEDR~8 (
// Equation(s):
// \LEDR~8_combout  = (counter[24] & ((\SDRAM|za_data [7]))) # (!counter[24] & (counter[7]))

	.dataa(counter[24]),
	.datab(gnd),
	.datac(counter[7]),
	.datad(\SDRAM|za_data [7]),
	.cin(gnd),
	.combout(\LEDR~8_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR~8 .lut_mask = 16'hFA50;
defparam \LEDR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N19
dffeas \LEDR[7]~reg0 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LEDR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LEDR[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[7]~reg0 .is_wysiwyg = "true";
defparam \LEDR[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N12
fiftyfivenm_lcell_comb \LEDR[8]~reg0feeder (
// Equation(s):
// \LEDR[8]~reg0feeder_combout  = \SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|Equal0~0_combout ),
	.cin(gnd),
	.combout(\LEDR[8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR[8]~reg0feeder .lut_mask = 16'hFF00;
defparam \LEDR[8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N13
dffeas \LEDR[8]~reg0 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LEDR[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[8]~reg0 .is_wysiwyg = "true";
defparam \LEDR[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N24
fiftyfivenm_lcell_comb \LEDR[9]~reg0feeder (
// Equation(s):
// \LEDR[9]~reg0feeder_combout  = \SDRAM|za_valid~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM|za_valid~q ),
	.cin(gnd),
	.combout(\LEDR[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LEDR[9]~reg0feeder .lut_mask = 16'hFF00;
defparam \LEDR[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y29_N25
dffeas \LEDR[9]~reg0 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\LEDR[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[9]~reg0 .is_wysiwyg = "true";
defparam \LEDR[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N10
fiftyfivenm_lcell_comb \hex0|WideOr6~0 (
// Equation(s):
// \hex0|WideOr6~0_combout  = (\LEDR[3]~reg0_q  & (\LEDR[0]~reg0_q  & (\LEDR[2]~reg0_q  $ (\LEDR[1]~reg0_q )))) # (!\LEDR[3]~reg0_q  & (!\LEDR[1]~reg0_q  & (\LEDR[2]~reg0_q  $ (\LEDR[0]~reg0_q ))))

	.dataa(\LEDR[3]~reg0_q ),
	.datab(\LEDR[2]~reg0_q ),
	.datac(\LEDR[1]~reg0_q ),
	.datad(\LEDR[0]~reg0_q ),
	.cin(gnd),
	.combout(\hex0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr6~0 .lut_mask = 16'h2904;
defparam \hex0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N16
fiftyfivenm_lcell_comb \hex0|WideOr5~0 (
// Equation(s):
// \hex0|WideOr5~0_combout  = (\LEDR[3]~reg0_q  & ((\LEDR[0]~reg0_q  & ((\LEDR[1]~reg0_q ))) # (!\LEDR[0]~reg0_q  & (\LEDR[2]~reg0_q )))) # (!\LEDR[3]~reg0_q  & (\LEDR[2]~reg0_q  & (\LEDR[1]~reg0_q  $ (\LEDR[0]~reg0_q ))))

	.dataa(\LEDR[3]~reg0_q ),
	.datab(\LEDR[2]~reg0_q ),
	.datac(\LEDR[1]~reg0_q ),
	.datad(\LEDR[0]~reg0_q ),
	.cin(gnd),
	.combout(\hex0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \hex0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N26
fiftyfivenm_lcell_comb \hex0|WideOr4~0 (
// Equation(s):
// \hex0|WideOr4~0_combout  = (\LEDR[3]~reg0_q  & (\LEDR[2]~reg0_q  & ((\LEDR[1]~reg0_q ) # (!\LEDR[0]~reg0_q )))) # (!\LEDR[3]~reg0_q  & (!\LEDR[2]~reg0_q  & (\LEDR[1]~reg0_q  & !\LEDR[0]~reg0_q )))

	.dataa(\LEDR[3]~reg0_q ),
	.datab(\LEDR[2]~reg0_q ),
	.datac(\LEDR[1]~reg0_q ),
	.datad(\LEDR[0]~reg0_q ),
	.cin(gnd),
	.combout(\hex0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr4~0 .lut_mask = 16'h8098;
defparam \hex0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N4
fiftyfivenm_lcell_comb \hex0|WideOr3~0 (
// Equation(s):
// \hex0|WideOr3~0_combout  = (\LEDR[1]~reg0_q  & ((\LEDR[2]~reg0_q  & ((\LEDR[0]~reg0_q ))) # (!\LEDR[2]~reg0_q  & (\LEDR[3]~reg0_q  & !\LEDR[0]~reg0_q )))) # (!\LEDR[1]~reg0_q  & (!\LEDR[3]~reg0_q  & (\LEDR[2]~reg0_q  $ (\LEDR[0]~reg0_q ))))

	.dataa(\LEDR[2]~reg0_q ),
	.datab(\LEDR[3]~reg0_q ),
	.datac(\LEDR[1]~reg0_q ),
	.datad(\LEDR[0]~reg0_q ),
	.cin(gnd),
	.combout(\hex0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr3~0 .lut_mask = 16'hA142;
defparam \hex0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N8
fiftyfivenm_lcell_comb \hex0|WideOr2~0 (
// Equation(s):
// \hex0|WideOr2~0_combout  = (\LEDR[1]~reg0_q  & (!\LEDR[3]~reg0_q  & ((\LEDR[0]~reg0_q )))) # (!\LEDR[1]~reg0_q  & ((\LEDR[2]~reg0_q  & (!\LEDR[3]~reg0_q )) # (!\LEDR[2]~reg0_q  & ((\LEDR[0]~reg0_q )))))

	.dataa(\LEDR[3]~reg0_q ),
	.datab(\LEDR[2]~reg0_q ),
	.datac(\LEDR[1]~reg0_q ),
	.datad(\LEDR[0]~reg0_q ),
	.cin(gnd),
	.combout(\hex0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr2~0 .lut_mask = 16'h5704;
defparam \hex0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N14
fiftyfivenm_lcell_comb \hex0|WideOr1~0 (
// Equation(s):
// \hex0|WideOr1~0_combout  = (\LEDR[2]~reg0_q  & (\LEDR[0]~reg0_q  & (\LEDR[3]~reg0_q  $ (\LEDR[1]~reg0_q )))) # (!\LEDR[2]~reg0_q  & (!\LEDR[3]~reg0_q  & ((\LEDR[1]~reg0_q ) # (\LEDR[0]~reg0_q ))))

	.dataa(\LEDR[3]~reg0_q ),
	.datab(\LEDR[2]~reg0_q ),
	.datac(\LEDR[1]~reg0_q ),
	.datad(\LEDR[0]~reg0_q ),
	.cin(gnd),
	.combout(\hex0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr1~0 .lut_mask = 16'h5910;
defparam \hex0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N20
fiftyfivenm_lcell_comb \hex0|WideOr0~0 (
// Equation(s):
// \hex0|WideOr0~0_combout  = (\LEDR[0]~reg0_q  & ((\LEDR[3]~reg0_q ) # (\LEDR[2]~reg0_q  $ (\LEDR[1]~reg0_q )))) # (!\LEDR[0]~reg0_q  & ((\LEDR[1]~reg0_q ) # (\LEDR[3]~reg0_q  $ (\LEDR[2]~reg0_q ))))

	.dataa(\LEDR[3]~reg0_q ),
	.datab(\LEDR[2]~reg0_q ),
	.datac(\LEDR[1]~reg0_q ),
	.datad(\LEDR[0]~reg0_q ),
	.cin(gnd),
	.combout(\hex0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr0~0 .lut_mask = 16'hBEF6;
defparam \hex0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N16
fiftyfivenm_lcell_comb \SDRAM|i_addr[12]~feeder (
// Equation(s):
// \SDRAM|i_addr[12]~feeder_combout  = \SDRAM|i_state.111~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM|i_state.111~q ),
	.cin(gnd),
	.combout(\SDRAM|i_addr[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|i_addr[12]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|i_addr[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y25_N17
dffeas \SDRAM|i_addr[12] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|i_addr[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|i_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|i_addr[12] .is_wysiwyg = "true";
defparam \SDRAM|i_addr[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N28
fiftyfivenm_lcell_comb \DRAM_ADDRESS~3 (
// Equation(s):
// \DRAM_ADDRESS~3_combout  = (counter[24] & (\SW[0]~input_o )) # (!counter[24] & ((counter[0])))

	.dataa(counter[24]),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(counter[0]),
	.cin(gnd),
	.combout(\DRAM_ADDRESS~3_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_ADDRESS~3 .lut_mask = 16'hF5A0;
defparam \DRAM_ADDRESS~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N29
dffeas \DRAM_ADDRESS[0] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_ADDRESS~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DRAM_ADDRESS[0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_ADDRESS[0] .is_wysiwyg = "true";
defparam \DRAM_ADDRESS[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N24
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[18]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[18]~feeder_combout  = DRAM_ADDRESS[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DRAM_ADDRESS[0]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[18]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N25
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[18] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[18] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N14
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[18]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[18]~feeder_combout  = DRAM_ADDRESS[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DRAM_ADDRESS[0]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[18]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N15
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[18] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[18] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N4
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[18]~0 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[18]~0_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [18]))) # 
// (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [18]))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [18]),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [18]),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[18]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[18]~0 .lut_mask = 16'hCACA;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[18]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N5
dffeas \SDRAM|active_addr[0] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[18]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_addr[0] .is_wysiwyg = "true";
defparam \SDRAM|active_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N28
fiftyfivenm_lcell_comb \SDRAM|m_addr[0]~2 (
// Equation(s):
// \SDRAM|m_addr[0]~2_combout  = (\SDRAM|Selector100~0_combout  & (\SDRAM|m_state.000000010~q )) # (!\SDRAM|Selector100~0_combout  & (((\SDRAM|f_pop~q  & \SDRAM|Selector41~0_combout ))))

	.dataa(\SDRAM|m_state.000000010~q ),
	.datab(\SDRAM|f_pop~q ),
	.datac(\SDRAM|Selector100~0_combout ),
	.datad(\SDRAM|Selector41~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|m_addr[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|m_addr[0]~2 .lut_mask = 16'hACA0;
defparam \SDRAM|m_addr[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N22
fiftyfivenm_lcell_comb \SDRAM|Selector98~0 (
// Equation(s):
// \SDRAM|Selector98~0_combout  = (\SDRAM|Selector100~0_combout  & (!\SDRAM|i_addr [12] & ((!\SDRAM|m_addr[0]~2_combout )))) # (!\SDRAM|Selector100~0_combout  & (((\SDRAM|active_addr [0]) # (\SDRAM|m_addr[0]~2_combout ))))

	.dataa(\SDRAM|Selector100~0_combout ),
	.datab(\SDRAM|i_addr [12]),
	.datac(\SDRAM|active_addr [0]),
	.datad(\SDRAM|m_addr[0]~2_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector98~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector98~0 .lut_mask = 16'h5572;
defparam \SDRAM|Selector98~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N8
fiftyfivenm_lcell_comb \SDRAM|Selector98~1 (
// Equation(s):
// \SDRAM|Selector98~1_combout  = (\SDRAM|Selector98~0_combout  & (((\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[18]~0_combout ) # (!\SDRAM|m_addr[0]~2_combout )))) # (!\SDRAM|Selector98~0_combout  & (\SDRAM|active_addr [11] & 
// ((\SDRAM|m_addr[0]~2_combout ))))

	.dataa(\SDRAM|Selector98~0_combout ),
	.datab(\SDRAM|active_addr [11]),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[18]~0_combout ),
	.datad(\SDRAM|m_addr[0]~2_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector98~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector98~1 .lut_mask = 16'hE4AA;
defparam \SDRAM|Selector98~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y23_N2
fiftyfivenm_lcell_comb \SDRAM|m_addr[0]~4 (
// Equation(s):
// \SDRAM|m_addr[0]~4_combout  = (\SDRAM|m_addr[0]~3_combout  & (!\SDRAM|m_state.010000000~q  & ((\SDRAM|m_state.000000001~q ) # (!\SDRAM|init_done~q ))))

	.dataa(\SDRAM|m_state.000000001~q ),
	.datab(\SDRAM|m_addr[0]~3_combout ),
	.datac(\SDRAM|init_done~q ),
	.datad(\SDRAM|m_state.010000000~q ),
	.cin(gnd),
	.combout(\SDRAM|m_addr[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|m_addr[0]~4 .lut_mask = 16'h008C;
defparam \SDRAM|m_addr[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y3_N18
dffeas \SDRAM|m_addr[0] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector98~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SDRAM|m_state.001000000~q ),
	.ena(\SDRAM|m_addr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_addr[0] .is_wysiwyg = "true";
defparam \SDRAM|m_addr[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N24
fiftyfivenm_lcell_comb \DRAM_ADDRESS~4 (
// Equation(s):
// \DRAM_ADDRESS~4_combout  = (counter[24] & (\SW[1]~input_o )) # (!counter[24] & ((counter[1])))

	.dataa(gnd),
	.datab(counter[24]),
	.datac(\SW[1]~input_o ),
	.datad(counter[1]),
	.cin(gnd),
	.combout(\DRAM_ADDRESS~4_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_ADDRESS~4 .lut_mask = 16'hF3C0;
defparam \DRAM_ADDRESS~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N22
fiftyfivenm_lcell_comb \DRAM_ADDRESS[1]~feeder (
// Equation(s):
// \DRAM_ADDRESS[1]~feeder_combout  = \DRAM_ADDRESS~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_ADDRESS~4_combout ),
	.cin(gnd),
	.combout(\DRAM_ADDRESS[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_ADDRESS[1]~feeder .lut_mask = 16'hFF00;
defparam \DRAM_ADDRESS[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N23
dffeas \DRAM_ADDRESS[1] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_ADDRESS[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DRAM_ADDRESS[1]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_ADDRESS[1] .is_wysiwyg = "true";
defparam \DRAM_ADDRESS[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N24
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[19]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[19]~feeder_combout  = DRAM_ADDRESS[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DRAM_ADDRESS[1]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[19]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N25
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[19] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[19] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N17
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[19] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(DRAM_ADDRESS[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[19] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N16
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[19]~1 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[19]~1_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [19]))) # 
// (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [19]))

	.dataa(gnd),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [19]),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [19]),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[19]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[19]~1 .lut_mask = 16'hF0CC;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[19]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N6
fiftyfivenm_lcell_comb \SDRAM|active_addr[1]~feeder (
// Equation(s):
// \SDRAM|active_addr[1]~feeder_combout  = \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[19]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[19]~1_combout ),
	.cin(gnd),
	.combout(\SDRAM|active_addr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|active_addr[1]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|active_addr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y28_N7
dffeas \SDRAM|active_addr[1] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|active_addr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_addr[1] .is_wysiwyg = "true";
defparam \SDRAM|active_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N26
fiftyfivenm_lcell_comb \SDRAM|Selector97~0 (
// Equation(s):
// \SDRAM|Selector97~0_combout  = (\SDRAM|Selector100~0_combout  & (((!\SDRAM|i_addr [12] & !\SDRAM|m_addr[0]~2_combout )))) # (!\SDRAM|Selector100~0_combout  & ((\SDRAM|active_addr [1]) # ((\SDRAM|m_addr[0]~2_combout ))))

	.dataa(\SDRAM|active_addr [1]),
	.datab(\SDRAM|i_addr [12]),
	.datac(\SDRAM|Selector100~0_combout ),
	.datad(\SDRAM|m_addr[0]~2_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector97~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector97~0 .lut_mask = 16'h0F3A;
defparam \SDRAM|Selector97~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N4
fiftyfivenm_lcell_comb \SDRAM|Selector97~1 (
// Equation(s):
// \SDRAM|Selector97~1_combout  = (\SDRAM|Selector97~0_combout  & (((\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[19]~1_combout ) # (!\SDRAM|m_addr[0]~2_combout )))) # (!\SDRAM|Selector97~0_combout  & (\SDRAM|active_addr [12] & 
// ((\SDRAM|m_addr[0]~2_combout ))))

	.dataa(\SDRAM|active_addr [12]),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[19]~1_combout ),
	.datac(\SDRAM|Selector97~0_combout ),
	.datad(\SDRAM|m_addr[0]~2_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector97~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector97~1 .lut_mask = 16'hCAF0;
defparam \SDRAM|Selector97~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y16_N26
dffeas \SDRAM|m_addr[1] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector97~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SDRAM|m_state.001000000~q ),
	.ena(\SDRAM|m_addr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_addr[1] .is_wysiwyg = "true";
defparam \SDRAM|m_addr[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N2
fiftyfivenm_lcell_comb \DRAM_ADDRESS~5 (
// Equation(s):
// \DRAM_ADDRESS~5_combout  = (counter[24] & ((\SW[2]~input_o ))) # (!counter[24] & (counter[2]))

	.dataa(gnd),
	.datab(counter[2]),
	.datac(\SW[2]~input_o ),
	.datad(counter[24]),
	.cin(gnd),
	.combout(\DRAM_ADDRESS~5_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_ADDRESS~5 .lut_mask = 16'hF0CC;
defparam \DRAM_ADDRESS~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N3
dffeas \DRAM_ADDRESS[2] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_ADDRESS~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DRAM_ADDRESS[2]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_ADDRESS[2] .is_wysiwyg = "true";
defparam \DRAM_ADDRESS[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N16
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[20]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[20]~feeder_combout  = DRAM_ADDRESS[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DRAM_ADDRESS[2]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[20]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N17
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[20] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[20] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N30
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[20]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[20]~feeder_combout  = DRAM_ADDRESS[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DRAM_ADDRESS[2]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[20]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N31
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[20] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[20] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N10
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[20]~2 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[20]~2_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [20])) # (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  
// & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [20])))

	.dataa(gnd),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [20]),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [20]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[20]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[20]~2 .lut_mask = 16'hF3C0;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[20]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N11
dffeas \SDRAM|active_addr[2] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[20]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_addr[2] .is_wysiwyg = "true";
defparam \SDRAM|active_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N8
fiftyfivenm_lcell_comb \SDRAM|Selector96~0 (
// Equation(s):
// \SDRAM|Selector96~0_combout  = (\SDRAM|Selector100~0_combout  & (((!\SDRAM|i_addr [12] & !\SDRAM|m_addr[0]~2_combout )))) # (!\SDRAM|Selector100~0_combout  & ((\SDRAM|active_addr [2]) # ((\SDRAM|m_addr[0]~2_combout ))))

	.dataa(\SDRAM|active_addr [2]),
	.datab(\SDRAM|i_addr [12]),
	.datac(\SDRAM|Selector100~0_combout ),
	.datad(\SDRAM|m_addr[0]~2_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector96~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector96~0 .lut_mask = 16'h0F3A;
defparam \SDRAM|Selector96~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N14
fiftyfivenm_lcell_comb \SDRAM|Selector96~1 (
// Equation(s):
// \SDRAM|Selector96~1_combout  = (\SDRAM|Selector96~0_combout  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[20]~2_combout ) # ((!\SDRAM|m_addr[0]~2_combout )))) # (!\SDRAM|Selector96~0_combout  & (((\SDRAM|active_addr [13] & 
// \SDRAM|m_addr[0]~2_combout ))))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[20]~2_combout ),
	.datab(\SDRAM|active_addr [13]),
	.datac(\SDRAM|Selector96~0_combout ),
	.datad(\SDRAM|m_addr[0]~2_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector96~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector96~1 .lut_mask = 16'hACF0;
defparam \SDRAM|Selector96~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y15_N25
dffeas \SDRAM|m_addr[2] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector96~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SDRAM|m_state.001000000~q ),
	.ena(\SDRAM|m_addr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_addr[2] .is_wysiwyg = "true";
defparam \SDRAM|m_addr[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N10
fiftyfivenm_lcell_comb \DRAM_ADDRESS~6 (
// Equation(s):
// \DRAM_ADDRESS~6_combout  = (counter[24] & ((\SW[3]~input_o ))) # (!counter[24] & (counter[3]))

	.dataa(counter[3]),
	.datab(gnd),
	.datac(counter[24]),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\DRAM_ADDRESS~6_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_ADDRESS~6 .lut_mask = 16'hFA0A;
defparam \DRAM_ADDRESS~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N11
dffeas \DRAM_ADDRESS[3] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_ADDRESS~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DRAM_ADDRESS[3]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_ADDRESS[3] .is_wysiwyg = "true";
defparam \DRAM_ADDRESS[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N26
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[21]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[21]~feeder_combout  = DRAM_ADDRESS[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DRAM_ADDRESS[3]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[21]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y28_N27
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[21] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[21] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N24
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[21]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[21]~feeder_combout  = DRAM_ADDRESS[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DRAM_ADDRESS[3]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[21]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N25
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[21] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[21] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N4
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[21]~3 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[21]~3_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [21]))) # 
// (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [21]))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [21]),
	.datab(gnd),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [21]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[21]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[21]~3 .lut_mask = 16'hFA0A;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[21]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y28_N5
dffeas \SDRAM|active_addr[3] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[21]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_addr[3] .is_wysiwyg = "true";
defparam \SDRAM|active_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N14
fiftyfivenm_lcell_comb \SDRAM|Selector95~0 (
// Equation(s):
// \SDRAM|Selector95~0_combout  = (\SDRAM|Selector100~0_combout  & (!\SDRAM|i_addr [12] & ((!\SDRAM|m_addr[0]~2_combout )))) # (!\SDRAM|Selector100~0_combout  & (((\SDRAM|active_addr [3]) # (\SDRAM|m_addr[0]~2_combout ))))

	.dataa(\SDRAM|Selector100~0_combout ),
	.datab(\SDRAM|i_addr [12]),
	.datac(\SDRAM|active_addr [3]),
	.datad(\SDRAM|m_addr[0]~2_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector95~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector95~0 .lut_mask = 16'h5572;
defparam \SDRAM|Selector95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N12
fiftyfivenm_lcell_comb \SDRAM|Selector95~1 (
// Equation(s):
// \SDRAM|Selector95~1_combout  = (\SDRAM|m_addr[0]~2_combout  & ((\SDRAM|Selector95~0_combout  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[21]~3_combout ))) # (!\SDRAM|Selector95~0_combout  & (\SDRAM|active_addr [14])))) # 
// (!\SDRAM|m_addr[0]~2_combout  & (((\SDRAM|Selector95~0_combout ))))

	.dataa(\SDRAM|active_addr [14]),
	.datab(\SDRAM|m_addr[0]~2_combout ),
	.datac(\SDRAM|Selector95~0_combout ),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[21]~3_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector95~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector95~1 .lut_mask = 16'hF838;
defparam \SDRAM|Selector95~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y3_N25
dffeas \SDRAM|m_addr[3] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector95~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SDRAM|m_state.001000000~q ),
	.ena(\SDRAM|m_addr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_addr[3] .is_wysiwyg = "true";
defparam \SDRAM|m_addr[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N0
fiftyfivenm_lcell_comb \DRAM_ADDRESS~7 (
// Equation(s):
// \DRAM_ADDRESS~7_combout  = (counter[24] & (\SW[4]~input_o )) # (!counter[24] & ((counter[4])))

	.dataa(\SW[4]~input_o ),
	.datab(counter[24]),
	.datac(gnd),
	.datad(counter[4]),
	.cin(gnd),
	.combout(\DRAM_ADDRESS~7_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_ADDRESS~7 .lut_mask = 16'hBB88;
defparam \DRAM_ADDRESS~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N8
fiftyfivenm_lcell_comb \DRAM_ADDRESS[4]~feeder (
// Equation(s):
// \DRAM_ADDRESS[4]~feeder_combout  = \DRAM_ADDRESS~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_ADDRESS~7_combout ),
	.cin(gnd),
	.combout(\DRAM_ADDRESS[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_ADDRESS[4]~feeder .lut_mask = 16'hFF00;
defparam \DRAM_ADDRESS[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N9
dffeas \DRAM_ADDRESS[4] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_ADDRESS[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DRAM_ADDRESS[4]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_ADDRESS[4] .is_wysiwyg = "true";
defparam \DRAM_ADDRESS[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N28
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[22]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[22]~feeder_combout  = DRAM_ADDRESS[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DRAM_ADDRESS[4]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[22]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N29
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[22] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[22] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y27_N11
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[22] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(DRAM_ADDRESS[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[22] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N18
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[22]~4 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[22]~4_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [22]))) # 
// (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [22]))

	.dataa(gnd),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [22]),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [22]),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[22]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[22]~4 .lut_mask = 16'hF0CC;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[22]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N19
dffeas \SDRAM|active_addr[4] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[22]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_addr[4] .is_wysiwyg = "true";
defparam \SDRAM|active_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N20
fiftyfivenm_lcell_comb \SDRAM|Selector94~0 (
// Equation(s):
// \SDRAM|Selector94~0_combout  = (!\SDRAM|Selector100~0_combout  & ((\SDRAM|f_select~combout  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[22]~4_combout ))) # (!\SDRAM|f_select~combout  & (\SDRAM|active_addr [4]))))

	.dataa(\SDRAM|Selector100~0_combout ),
	.datab(\SDRAM|active_addr [4]),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[22]~4_combout ),
	.datad(\SDRAM|f_select~combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector94~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector94~0 .lut_mask = 16'h5044;
defparam \SDRAM|Selector94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N30
fiftyfivenm_lcell_comb \SDRAM|Selector94~1 (
// Equation(s):
// \SDRAM|Selector94~1_combout  = (\SDRAM|Selector94~0_combout ) # ((\SDRAM|Selector100~0_combout  & ((\SDRAM|active_addr [15]) # (!\SDRAM|m_state.000000010~q ))))

	.dataa(\SDRAM|Selector100~0_combout ),
	.datab(\SDRAM|m_state.000000010~q ),
	.datac(\SDRAM|active_addr [15]),
	.datad(\SDRAM|Selector94~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector94~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector94~1 .lut_mask = 16'hFFA2;
defparam \SDRAM|Selector94~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y15_N18
dffeas \SDRAM|m_addr[4] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector94~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SDRAM|m_state.001000000~q ),
	.ena(\SDRAM|m_addr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_addr[4] .is_wysiwyg = "true";
defparam \SDRAM|m_addr[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N0
fiftyfivenm_lcell_comb \DRAM_ADDRESS~8 (
// Equation(s):
// \DRAM_ADDRESS~8_combout  = (counter[24] & ((\SW[5]~input_o ))) # (!counter[24] & (counter[5]))

	.dataa(gnd),
	.datab(counter[24]),
	.datac(counter[5]),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\DRAM_ADDRESS~8_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_ADDRESS~8 .lut_mask = 16'hFC30;
defparam \DRAM_ADDRESS~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N26
fiftyfivenm_lcell_comb \DRAM_ADDRESS[5]~feeder (
// Equation(s):
// \DRAM_ADDRESS[5]~feeder_combout  = \DRAM_ADDRESS~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DRAM_ADDRESS~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DRAM_ADDRESS[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_ADDRESS[5]~feeder .lut_mask = 16'hF0F0;
defparam \DRAM_ADDRESS[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N27
dffeas \DRAM_ADDRESS[5] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_ADDRESS[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DRAM_ADDRESS[5]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_ADDRESS[5] .is_wysiwyg = "true";
defparam \DRAM_ADDRESS[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N0
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[23]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[23]~feeder_combout  = DRAM_ADDRESS[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DRAM_ADDRESS[5]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[23]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N1
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[23] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[23] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y27_N21
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[23] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(DRAM_ADDRESS[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[23] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N2
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[23]~5 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[23]~5_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [23]))) # 
// (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [23]))

	.dataa(gnd),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [23]),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [23]),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[23]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[23]~5 .lut_mask = 16'hF0CC;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[23]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N3
dffeas \SDRAM|active_addr[5] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[23]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_addr[5] .is_wysiwyg = "true";
defparam \SDRAM|active_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N16
fiftyfivenm_lcell_comb \SDRAM|Selector93~2 (
// Equation(s):
// \SDRAM|Selector93~2_combout  = (!\SDRAM|Selector100~0_combout  & ((\SDRAM|f_select~combout  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[23]~5_combout ))) # (!\SDRAM|f_select~combout  & (\SDRAM|active_addr [5]))))

	.dataa(\SDRAM|Selector100~0_combout ),
	.datab(\SDRAM|active_addr [5]),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[23]~5_combout ),
	.datad(\SDRAM|f_select~combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector93~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector93~2 .lut_mask = 16'h5044;
defparam \SDRAM|Selector93~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N6
fiftyfivenm_lcell_comb \SDRAM|Selector93~3 (
// Equation(s):
// \SDRAM|Selector93~3_combout  = (\SDRAM|Selector93~2_combout ) # ((!\SDRAM|m_state.000001000~q  & (!\SDRAM|m_state.000010000~q  & !\SDRAM|m_state.000000010~q )))

	.dataa(\SDRAM|m_state.000001000~q ),
	.datab(\SDRAM|m_state.000010000~q ),
	.datac(\SDRAM|m_state.000000010~q ),
	.datad(\SDRAM|Selector93~2_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector93~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector93~3 .lut_mask = 16'hFF01;
defparam \SDRAM|Selector93~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y20_N18
dffeas \SDRAM|m_addr[5] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector93~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SDRAM|m_state.001000000~q ),
	.ena(\SDRAM|m_addr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_addr[5] .is_wysiwyg = "true";
defparam \SDRAM|m_addr[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N4
fiftyfivenm_lcell_comb \DRAM_ADDRESS~9 (
// Equation(s):
// \DRAM_ADDRESS~9_combout  = (counter[24] & (\SW[6]~input_o )) # (!counter[24] & ((counter[6])))

	.dataa(counter[24]),
	.datab(gnd),
	.datac(\SW[6]~input_o ),
	.datad(counter[6]),
	.cin(gnd),
	.combout(\DRAM_ADDRESS~9_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_ADDRESS~9 .lut_mask = 16'hF5A0;
defparam \DRAM_ADDRESS~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N5
dffeas \DRAM_ADDRESS[6] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_ADDRESS~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DRAM_ADDRESS[6]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_ADDRESS[6] .is_wysiwyg = "true";
defparam \DRAM_ADDRESS[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N6
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[24]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[24]~feeder_combout  = DRAM_ADDRESS[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DRAM_ADDRESS[6]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[24]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N7
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[24] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[24] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N26
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[24]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[24]~feeder_combout  = DRAM_ADDRESS[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(DRAM_ADDRESS[6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[24]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N27
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[24] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[24] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N18
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[24]~6 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[24]~6_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [24]))) # 
// (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [24]))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [24]),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [24]),
	.datac(gnd),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[24]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[24]~6 .lut_mask = 16'hCCAA;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[24]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N19
dffeas \SDRAM|active_addr[6] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[24]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_addr[6] .is_wysiwyg = "true";
defparam \SDRAM|active_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N12
fiftyfivenm_lcell_comb \SDRAM|Selector92~0 (
// Equation(s):
// \SDRAM|Selector92~0_combout  = (\SDRAM|m_state.000010000~q  & (\SDRAM|active_addr [6])) # (!\SDRAM|m_state.000010000~q  & ((\SDRAM|m_state.000001000~q  & (\SDRAM|active_addr [6])) # (!\SDRAM|m_state.000001000~q  & ((!\SDRAM|i_addr [12])))))

	.dataa(\SDRAM|active_addr [6]),
	.datab(\SDRAM|i_addr [12]),
	.datac(\SDRAM|m_state.000010000~q ),
	.datad(\SDRAM|m_state.000001000~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector92~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector92~0 .lut_mask = 16'hAAA3;
defparam \SDRAM|Selector92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N20
fiftyfivenm_lcell_comb \SDRAM|Selector92~1 (
// Equation(s):
// \SDRAM|Selector92~1_combout  = (\SDRAM|m_addr[0]~2_combout  & (((\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[24]~6_combout  & !\SDRAM|Selector100~0_combout )))) # (!\SDRAM|m_addr[0]~2_combout  & (\SDRAM|Selector92~0_combout ))

	.dataa(\SDRAM|Selector92~0_combout ),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[24]~6_combout ),
	.datac(\SDRAM|Selector100~0_combout ),
	.datad(\SDRAM|m_addr[0]~2_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector92~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector92~1 .lut_mask = 16'h0CAA;
defparam \SDRAM|Selector92~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y20_N26
dffeas \SDRAM|m_addr[6] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector92~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SDRAM|m_state.001000000~q ),
	.ena(\SDRAM|m_addr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_addr[6] .is_wysiwyg = "true";
defparam \SDRAM|m_addr[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N18
fiftyfivenm_lcell_comb \DRAM_ADDRESS~10 (
// Equation(s):
// \DRAM_ADDRESS~10_combout  = (counter[24] & (\SW[7]~input_o )) # (!counter[24] & ((counter[7])))

	.dataa(gnd),
	.datab(counter[24]),
	.datac(\SW[7]~input_o ),
	.datad(counter[7]),
	.cin(gnd),
	.combout(\DRAM_ADDRESS~10_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_ADDRESS~10 .lut_mask = 16'hF3C0;
defparam \DRAM_ADDRESS~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N6
fiftyfivenm_lcell_comb \DRAM_ADDRESS[7]~feeder (
// Equation(s):
// \DRAM_ADDRESS[7]~feeder_combout  = \DRAM_ADDRESS~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_ADDRESS~10_combout ),
	.cin(gnd),
	.combout(\DRAM_ADDRESS[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_ADDRESS[7]~feeder .lut_mask = 16'hFF00;
defparam \DRAM_ADDRESS[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N7
dffeas \DRAM_ADDRESS[7] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_ADDRESS[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DRAM_ADDRESS[7]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_ADDRESS[7] .is_wysiwyg = "true";
defparam \DRAM_ADDRESS[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N25
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[25] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(DRAM_ADDRESS[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[25] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y29_N9
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[25] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(DRAM_ADDRESS[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[25] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N24
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[25]~7 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[25]~7_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [25])) # (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  
// & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [25])))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [25]),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [25]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[25]~7 .lut_mask = 16'hF5A0;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N12
fiftyfivenm_lcell_comb \SDRAM|active_addr[7]~feeder (
// Equation(s):
// \SDRAM|active_addr[7]~feeder_combout  = \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[25]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[25]~7_combout ),
	.cin(gnd),
	.combout(\SDRAM|active_addr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|active_addr[7]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|active_addr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N13
dffeas \SDRAM|active_addr[7] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|active_addr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_addr[7] .is_wysiwyg = "true";
defparam \SDRAM|active_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N26
fiftyfivenm_lcell_comb \SDRAM|Selector91~0 (
// Equation(s):
// \SDRAM|Selector91~0_combout  = (\SDRAM|m_state.000010000~q  & (((\SDRAM|active_addr [7])))) # (!\SDRAM|m_state.000010000~q  & ((\SDRAM|m_state.000001000~q  & ((\SDRAM|active_addr [7]))) # (!\SDRAM|m_state.000001000~q  & (!\SDRAM|i_addr [12]))))

	.dataa(\SDRAM|m_state.000010000~q ),
	.datab(\SDRAM|i_addr [12]),
	.datac(\SDRAM|active_addr [7]),
	.datad(\SDRAM|m_state.000001000~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector91~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector91~0 .lut_mask = 16'hF0B1;
defparam \SDRAM|Selector91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N8
fiftyfivenm_lcell_comb \SDRAM|Selector91~1 (
// Equation(s):
// \SDRAM|Selector91~1_combout  = (\SDRAM|m_addr[0]~2_combout  & (((\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[25]~7_combout  & !\SDRAM|Selector100~0_combout )))) # (!\SDRAM|m_addr[0]~2_combout  & (\SDRAM|Selector91~0_combout ))

	.dataa(\SDRAM|Selector91~0_combout ),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[25]~7_combout ),
	.datac(\SDRAM|Selector100~0_combout ),
	.datad(\SDRAM|m_addr[0]~2_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector91~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector91~1 .lut_mask = 16'h0CAA;
defparam \SDRAM|Selector91~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y24_N26
dffeas \SDRAM|m_addr[7] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector91~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SDRAM|m_state.001000000~q ),
	.ena(\SDRAM|m_addr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_addr[7] .is_wysiwyg = "true";
defparam \SDRAM|m_addr[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N2
fiftyfivenm_lcell_comb \DRAM_ADDRESS~11 (
// Equation(s):
// \DRAM_ADDRESS~11_combout  = (counter[24] & ((\SW[8]~input_o ))) # (!counter[24] & (counter[8]))

	.dataa(counter[8]),
	.datab(gnd),
	.datac(counter[24]),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\DRAM_ADDRESS~11_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_ADDRESS~11 .lut_mask = 16'hFA0A;
defparam \DRAM_ADDRESS~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N3
dffeas \DRAM_ADDRESS[8] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_ADDRESS~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DRAM_ADDRESS[8]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_ADDRESS[8] .is_wysiwyg = "true";
defparam \DRAM_ADDRESS[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N8
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[26]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[26]~feeder_combout  = DRAM_ADDRESS[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DRAM_ADDRESS[8]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[26]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N9
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[26] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[26] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N16
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[26]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[26]~feeder_combout  = DRAM_ADDRESS[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DRAM_ADDRESS[8]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[26]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N17
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[26] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[26] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N22
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[26]~8 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[26]~8_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [26])) # (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  
// & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [26])))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [26]),
	.datac(gnd),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [26]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[26]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[26]~8 .lut_mask = 16'hDD88;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[26]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N2
fiftyfivenm_lcell_comb \SDRAM|active_addr[8]~feeder (
// Equation(s):
// \SDRAM|active_addr[8]~feeder_combout  = \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[26]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[26]~8_combout ),
	.cin(gnd),
	.combout(\SDRAM|active_addr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|active_addr[8]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|active_addr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N3
dffeas \SDRAM|active_addr[8] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|active_addr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_addr[8] .is_wysiwyg = "true";
defparam \SDRAM|active_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N30
fiftyfivenm_lcell_comb \SDRAM|Selector90~0 (
// Equation(s):
// \SDRAM|Selector90~0_combout  = (\SDRAM|m_state.000010000~q  & (((\SDRAM|active_addr [8])))) # (!\SDRAM|m_state.000010000~q  & ((\SDRAM|m_state.000001000~q  & ((\SDRAM|active_addr [8]))) # (!\SDRAM|m_state.000001000~q  & (!\SDRAM|i_addr [12]))))

	.dataa(\SDRAM|m_state.000010000~q ),
	.datab(\SDRAM|i_addr [12]),
	.datac(\SDRAM|active_addr [8]),
	.datad(\SDRAM|m_state.000001000~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector90~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector90~0 .lut_mask = 16'hF0B1;
defparam \SDRAM|Selector90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N10
fiftyfivenm_lcell_comb \SDRAM|Selector90~1 (
// Equation(s):
// \SDRAM|Selector90~1_combout  = (\SDRAM|m_addr[0]~2_combout  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[26]~8_combout  & (!\SDRAM|Selector100~0_combout ))) # (!\SDRAM|m_addr[0]~2_combout  & (((\SDRAM|Selector90~0_combout ))))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[26]~8_combout ),
	.datab(\SDRAM|Selector100~0_combout ),
	.datac(\SDRAM|Selector90~0_combout ),
	.datad(\SDRAM|m_addr[0]~2_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector90~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector90~1 .lut_mask = 16'h22F0;
defparam \SDRAM|Selector90~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y24_N18
dffeas \SDRAM|m_addr[8] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector90~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SDRAM|m_state.001000000~q ),
	.ena(\SDRAM|m_addr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_addr[8] .is_wysiwyg = "true";
defparam \SDRAM|m_addr[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N16
fiftyfivenm_lcell_comb \DRAM_ADDRESS~12 (
// Equation(s):
// \DRAM_ADDRESS~12_combout  = (counter[24] & (\SW[9]~input_o )) # (!counter[24] & ((counter[9])))

	.dataa(counter[24]),
	.datab(gnd),
	.datac(\SW[9]~input_o ),
	.datad(counter[9]),
	.cin(gnd),
	.combout(\DRAM_ADDRESS~12_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_ADDRESS~12 .lut_mask = 16'hF5A0;
defparam \DRAM_ADDRESS~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N17
dffeas \DRAM_ADDRESS[9] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_ADDRESS~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DRAM_ADDRESS[9]),
	.prn(vcc));
// synopsys translate_off
defparam \DRAM_ADDRESS[9] .is_wysiwyg = "true";
defparam \DRAM_ADDRESS[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N30
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[27]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[27]~feeder_combout  = DRAM_ADDRESS[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DRAM_ADDRESS[9]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[27]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N31
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[27] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[27] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N28
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[27]~feeder (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[27]~feeder_combout  = DRAM_ADDRESS[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DRAM_ADDRESS[9]),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[27]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N29
dffeas \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[27] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[27] .is_wysiwyg = "true";
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N0
fiftyfivenm_lcell_comb \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[27]~9 (
// Equation(s):
// \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[27]~9_combout  = (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [27])) # (!\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q  
// & ((\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [27])))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_1 [27]),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|entry_0 [27]),
	.datac(gnd),
	.datad(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[27]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[27]~9 .lut_mask = 16'hAACC;
defparam \SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[27]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N1
dffeas \SDRAM|active_addr[9] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[27]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|active_rnw~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|active_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|active_addr[9] .is_wysiwyg = "true";
defparam \SDRAM|active_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N2
fiftyfivenm_lcell_comb \SDRAM|Selector89~0 (
// Equation(s):
// \SDRAM|Selector89~0_combout  = (\SDRAM|m_state.000010000~q  & (\SDRAM|active_addr [9])) # (!\SDRAM|m_state.000010000~q  & ((\SDRAM|m_state.000001000~q  & (\SDRAM|active_addr [9])) # (!\SDRAM|m_state.000001000~q  & ((!\SDRAM|i_addr [12])))))

	.dataa(\SDRAM|active_addr [9]),
	.datab(\SDRAM|i_addr [12]),
	.datac(\SDRAM|m_state.000010000~q ),
	.datad(\SDRAM|m_state.000001000~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector89~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector89~0 .lut_mask = 16'hAAA3;
defparam \SDRAM|Selector89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N14
fiftyfivenm_lcell_comb \SDRAM|Selector89~1 (
// Equation(s):
// \SDRAM|Selector89~1_combout  = (\SDRAM|m_addr[0]~2_combout  & (((\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[27]~9_combout  & !\SDRAM|Selector100~0_combout )))) # (!\SDRAM|m_addr[0]~2_combout  & (\SDRAM|Selector89~0_combout ))

	.dataa(\SDRAM|Selector89~0_combout ),
	.datab(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[27]~9_combout ),
	.datac(\SDRAM|Selector100~0_combout ),
	.datad(\SDRAM|m_addr[0]~2_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector89~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector89~1 .lut_mask = 16'h0CAA;
defparam \SDRAM|Selector89~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y24_N11
dffeas \SDRAM|m_addr[9] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector89~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SDRAM|m_state.001000000~q ),
	.ena(\SDRAM|m_addr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_addr[9] .is_wysiwyg = "true";
defparam \SDRAM|m_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N26
fiftyfivenm_lcell_comb \SDRAM|Selector88~0 (
// Equation(s):
// \SDRAM|Selector88~0_combout  = (\SDRAM|m_state.001000000~q ) # ((!\SDRAM|i_addr [12] & (\SDRAM|Selector100~0_combout  & !\SDRAM|m_state.000000010~q )))

	.dataa(\SDRAM|m_state.001000000~q ),
	.datab(\SDRAM|i_addr [12]),
	.datac(\SDRAM|Selector100~0_combout ),
	.datad(\SDRAM|m_state.000000010~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector88~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector88~0 .lut_mask = 16'hAABA;
defparam \SDRAM|Selector88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y20_N11
dffeas \SDRAM|m_addr[10] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector88~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|m_addr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_addr[10] .is_wysiwyg = "true";
defparam \SDRAM|m_addr[10] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y24_N4
dffeas \SDRAM|m_addr[11] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector88~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|m_addr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_addr[11] .is_wysiwyg = "true";
defparam \SDRAM|m_addr[11] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y20_N4
dffeas \SDRAM|m_addr[12] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector88~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM|m_addr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_addr[12] .is_wysiwyg = "true";
defparam \SDRAM|m_addr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y24_N13
dffeas \SDRAM|m_bank[0]~_Duplicate_1 (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM|Selector100~3_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_bank[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_bank[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM|m_bank[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N12
fiftyfivenm_lcell_comb \SDRAM|Selector100~2 (
// Equation(s):
// \SDRAM|Selector100~2_combout  = (\SDRAM|m_state.000000010~q  & (((\SDRAM|active_addr [10])))) # (!\SDRAM|m_state.000000010~q  & (\SDRAM|Selector100~0_combout  & (\SDRAM|m_bank[0]~_Duplicate_1_q )))

	.dataa(\SDRAM|m_state.000000010~q ),
	.datab(\SDRAM|Selector100~0_combout ),
	.datac(\SDRAM|m_bank[0]~_Duplicate_1_q ),
	.datad(\SDRAM|active_addr [10]),
	.cin(gnd),
	.combout(\SDRAM|Selector100~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector100~2 .lut_mask = 16'hEA40;
defparam \SDRAM|Selector100~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N28
fiftyfivenm_lcell_comb \SDRAM|Selector100~1 (
// Equation(s):
// \SDRAM|Selector100~1_combout  = (!\SDRAM|Selector100~0_combout  & ((\SDRAM|f_select~combout  & (\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[28]~10_combout )) # (!\SDRAM|f_select~combout  & ((\SDRAM|active_addr [10])))))

	.dataa(\SDRAM|the_lab7_soc_sdram_input_efifo_module|rd_data[28]~10_combout ),
	.datab(\SDRAM|active_addr [10]),
	.datac(\SDRAM|Selector100~0_combout ),
	.datad(\SDRAM|f_select~combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector100~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector100~1 .lut_mask = 16'h0A0C;
defparam \SDRAM|Selector100~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y24_N14
fiftyfivenm_lcell_comb \SDRAM|Selector100~3 (
// Equation(s):
// \SDRAM|Selector100~3_combout  = (\SDRAM|Selector100~2_combout ) # (\SDRAM|Selector100~1_combout )

	.dataa(\SDRAM|Selector100~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM|Selector100~1_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector100~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector100~3 .lut_mask = 16'hFFAA;
defparam \SDRAM|Selector100~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y18_N11
dffeas \SDRAM|m_bank[0] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector100~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_bank [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_bank[0] .is_wysiwyg = "true";
defparam \SDRAM|m_bank[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y25_N28
fiftyfivenm_lcell_comb \SDRAM|Selector19~2 (
// Equation(s):
// \SDRAM|Selector19~2_combout  = (\SDRAM|m_state.001000000~q  & (((!\SDRAM|m_next.010000000~q  & \SDRAM|m_state.000000100~q )) # (!\SDRAM|refresh_request~q ))) # (!\SDRAM|m_state.001000000~q  & (((!\SDRAM|m_next.010000000~q  & \SDRAM|m_state.000000100~q 
// ))))

	.dataa(\SDRAM|m_state.001000000~q ),
	.datab(\SDRAM|refresh_request~q ),
	.datac(\SDRAM|m_next.010000000~q ),
	.datad(\SDRAM|m_state.000000100~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector19~2 .lut_mask = 16'h2F22;
defparam \SDRAM|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y24_N8
fiftyfivenm_lcell_comb \SDRAM|Selector19~1 (
// Equation(s):
// \SDRAM|Selector19~1_combout  = (\SDRAM|m_state.000000001~q  & (!\SDRAM|m_state.001000000~q  & (!\SDRAM|m_state.010000000~q  & !\SDRAM|m_state.000000100~q )))

	.dataa(\SDRAM|m_state.000000001~q ),
	.datab(\SDRAM|m_state.001000000~q ),
	.datac(\SDRAM|m_state.010000000~q ),
	.datad(\SDRAM|m_state.000000100~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector19~1 .lut_mask = 16'h0002;
defparam \SDRAM|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y25_N30
fiftyfivenm_lcell_comb \SDRAM|Selector0~0 (
// Equation(s):
// \SDRAM|Selector0~0_combout  = (\SDRAM|i_state.000~q  & ((\SDRAM|i_cmd [3]) # (!\SDRAM|i_state.101~q )))

	.dataa(\SDRAM|i_state.101~q ),
	.datab(gnd),
	.datac(\SDRAM|i_cmd [3]),
	.datad(\SDRAM|i_state.000~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector0~0 .lut_mask = 16'hF500;
defparam \SDRAM|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y25_N31
dffeas \SDRAM|i_cmd[3] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|i_cmd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|i_cmd[3] .is_wysiwyg = "true";
defparam \SDRAM|i_cmd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N18
fiftyfivenm_lcell_comb \SDRAM|Selector19~0 (
// Equation(s):
// \SDRAM|Selector19~0_combout  = (!\SDRAM|m_state.000000001~q  & ((\SDRAM|init_done~q  & ((!\SDRAM|refresh_request~q ))) # (!\SDRAM|init_done~q  & (!\SDRAM|i_cmd [3]))))

	.dataa(\SDRAM|i_cmd [3]),
	.datab(\SDRAM|refresh_request~q ),
	.datac(\SDRAM|m_state.000000001~q ),
	.datad(\SDRAM|init_done~q ),
	.cin(gnd),
	.combout(\SDRAM|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector19~0 .lut_mask = 16'h0305;
defparam \SDRAM|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y24_N8
fiftyfivenm_lcell_comb \SDRAM|Selector19~3 (
// Equation(s):
// \SDRAM|Selector19~3_combout  = (!\SDRAM|Selector19~0_combout  & (((!\SDRAM|Selector19~2_combout  & !\SDRAM|Selector19~1_combout )) # (!\SDRAM|active_cs_n~q )))

	.dataa(\SDRAM|Selector19~2_combout ),
	.datab(\SDRAM|active_cs_n~q ),
	.datac(\SDRAM|Selector19~1_combout ),
	.datad(\SDRAM|Selector19~0_combout ),
	.cin(gnd),
	.combout(\SDRAM|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM|Selector19~3 .lut_mask = 16'h0037;
defparam \SDRAM|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y17_N18
dffeas \SDRAM|m_cmd[3] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(!\SDRAM|Selector19~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\KEY[0]~input_o ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_cmd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_cmd[3] .is_wysiwyg = "true";
defparam \SDRAM|m_cmd[3] .power_up = "high";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y17_N25
dffeas \SDRAM|m_cmd[0] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(!\SDRAM|Selector22~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\KEY[0]~input_o ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_cmd[0] .is_wysiwyg = "true";
defparam \SDRAM|m_cmd[0] .power_up = "high";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y21_N25
dffeas \SDRAM|m_cmd[1] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(!\SDRAM|Selector21~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\KEY[0]~input_o ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_cmd[1] .is_wysiwyg = "true";
defparam \SDRAM|m_cmd[1] .power_up = "high";
// synopsys translate_on

// Location: DDIOOUTCELL_X78_Y21_N18
dffeas \SDRAM|m_cmd[2] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(!\SDRAM|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\KEY[0]~input_o ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM|m_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM|m_cmd[2] .is_wysiwyg = "true";
defparam \SDRAM|m_cmd[2] .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N12
fiftyfivenm_lcell_comb \ONCHIP|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \ONCHIP|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = DRAM_ADDRESS[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DRAM_ADDRESS[14]),
	.cin(gnd),
	.combout(\ONCHIP|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \ONCHIP|altsyncram_component|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N13
dffeas \ONCHIP|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ONCHIP|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \ONCHIP|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N4
fiftyfivenm_lcell_comb \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1688w[3]~0 (
// Equation(s):
// \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1688w[3]~0_combout  = (DRAM_ADDRESS[13] & (DRAM_ADDRESS[14] & DRAM_ADDRESS[15]))

	.dataa(gnd),
	.datab(DRAM_ADDRESS[13]),
	.datac(DRAM_ADDRESS[14]),
	.datad(DRAM_ADDRESS[15]),
	.cin(gnd),
	.combout(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1688w[3]~0 .lut_mask = 16'hC000;
defparam \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1688w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N20
fiftyfivenm_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y35_N0
fiftyfivenm_ram_block \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({DRAM_ADDRESS[0]}),
	.portaaddr({DRAM_ADDRESS[12],DRAM_ADDRESS[11],DRAM_ADDRESS[10],DRAM_ADDRESS[9],DRAM_ADDRESS[8],DRAM_ADDRESS[7],DRAM_ADDRESS[6],DRAM_ADDRESS[5],DRAM_ADDRESS[4],DRAM_ADDRESS[3],DRAM_ADDRESS[2],DRAM_ADDRESS[1],DRAM_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ONCHIP|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ALTSYNCRAM";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "old";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "bidir_dual_port";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_in_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .port_b_write_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N16
fiftyfivenm_lcell_comb \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1678w[3]~0 (
// Equation(s):
// \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1678w[3]~0_combout  = (!DRAM_ADDRESS[13] & (DRAM_ADDRESS[14] & DRAM_ADDRESS[15]))

	.dataa(gnd),
	.datab(DRAM_ADDRESS[13]),
	.datac(DRAM_ADDRESS[14]),
	.datad(DRAM_ADDRESS[15]),
	.cin(gnd),
	.combout(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1678w[3]~0 .lut_mask = 16'h3000;
defparam \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1678w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y34_N0
fiftyfivenm_ram_block \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({DRAM_ADDRESS[0]}),
	.portaaddr({DRAM_ADDRESS[12],DRAM_ADDRESS[11],DRAM_ADDRESS[10],DRAM_ADDRESS[9],DRAM_ADDRESS[8],DRAM_ADDRESS[7],DRAM_ADDRESS[6],DRAM_ADDRESS[5],DRAM_ADDRESS[4],DRAM_ADDRESS[3],DRAM_ADDRESS[2],DRAM_ADDRESS[1],DRAM_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ONCHIP|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ALTSYNCRAM";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "old";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "bidir_dual_port";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_in_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .port_b_write_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N30
fiftyfivenm_lcell_comb \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1668w[3]~0 (
// Equation(s):
// \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1668w[3]~0_combout  = (!DRAM_ADDRESS[14] & (DRAM_ADDRESS[13] & DRAM_ADDRESS[15]))

	.dataa(DRAM_ADDRESS[14]),
	.datab(gnd),
	.datac(DRAM_ADDRESS[13]),
	.datad(DRAM_ADDRESS[15]),
	.cin(gnd),
	.combout(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1668w[3]~0 .lut_mask = 16'h5000;
defparam \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1668w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y32_N0
fiftyfivenm_ram_block \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({DRAM_ADDRESS[0]}),
	.portaaddr({DRAM_ADDRESS[12],DRAM_ADDRESS[11],DRAM_ADDRESS[10],DRAM_ADDRESS[9],DRAM_ADDRESS[8],DRAM_ADDRESS[7],DRAM_ADDRESS[6],DRAM_ADDRESS[5],DRAM_ADDRESS[4],DRAM_ADDRESS[3],DRAM_ADDRESS[2],DRAM_ADDRESS[1],DRAM_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ONCHIP|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ALTSYNCRAM";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "old";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "bidir_dual_port";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_in_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .port_b_write_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N6
fiftyfivenm_lcell_comb \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1658w[3]~0 (
// Equation(s):
// \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1658w[3]~0_combout  = (!DRAM_ADDRESS[13] & (!DRAM_ADDRESS[14] & DRAM_ADDRESS[15]))

	.dataa(gnd),
	.datab(DRAM_ADDRESS[13]),
	.datac(DRAM_ADDRESS[14]),
	.datad(DRAM_ADDRESS[15]),
	.cin(gnd),
	.combout(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1658w[3]~0 .lut_mask = 16'h0300;
defparam \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1658w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y39_N0
fiftyfivenm_ram_block \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({DRAM_ADDRESS[0]}),
	.portaaddr({DRAM_ADDRESS[12],DRAM_ADDRESS[11],DRAM_ADDRESS[10],DRAM_ADDRESS[9],DRAM_ADDRESS[8],DRAM_ADDRESS[7],DRAM_ADDRESS[6],DRAM_ADDRESS[5],DRAM_ADDRESS[4],DRAM_ADDRESS[3],DRAM_ADDRESS[2],DRAM_ADDRESS[1],DRAM_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ONCHIP|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ALTSYNCRAM";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "bidir_dual_port";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_in_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .port_b_write_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X65_Y32_N25
dffeas \ONCHIP|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(DRAM_ADDRESS[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \ONCHIP|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N14
fiftyfivenm_lcell_comb \ONCHIP|altsyncram_component|auto_generated|mux4|_~0 (
// Equation(s):
// \ONCHIP|altsyncram_component|auto_generated|mux4|_~0_combout  = (\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1] & (((\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1] & ((\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0] & (\ONCHIP|altsyncram_component|auto_generated|ram_block1a80~portadataout )) # 
// (!\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0] & ((\ONCHIP|altsyncram_component|auto_generated|ram_block1a64~portadataout )))))

	.dataa(\ONCHIP|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datab(\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ONCHIP|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datad(\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ONCHIP|altsyncram_component|auto_generated|mux4|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~0 .lut_mask = 16'hEE30;
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N6
fiftyfivenm_lcell_comb \ONCHIP|altsyncram_component|auto_generated|mux4|_~1 (
// Equation(s):
// \ONCHIP|altsyncram_component|auto_generated|mux4|_~1_combout  = (\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1] & ((\ONCHIP|altsyncram_component|auto_generated|mux4|_~0_combout  & 
// (\ONCHIP|altsyncram_component|auto_generated|ram_block1a112~portadataout )) # (!\ONCHIP|altsyncram_component|auto_generated|mux4|_~0_combout  & ((\ONCHIP|altsyncram_component|auto_generated|ram_block1a96~portadataout ))))) # 
// (!\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1] & (((\ONCHIP|altsyncram_component|auto_generated|mux4|_~0_combout ))))

	.dataa(\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\ONCHIP|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datac(\ONCHIP|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datad(\ONCHIP|altsyncram_component|auto_generated|mux4|_~0_combout ),
	.cin(gnd),
	.combout(\ONCHIP|altsyncram_component|auto_generated|mux4|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~1 .lut_mask = 16'hDDA0;
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N0
fiftyfivenm_lcell_comb \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1628w[3]~0 (
// Equation(s):
// \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1628w[3]~0_combout  = (!DRAM_ADDRESS[14] & (DRAM_ADDRESS[13] & !DRAM_ADDRESS[15]))

	.dataa(DRAM_ADDRESS[14]),
	.datab(gnd),
	.datac(DRAM_ADDRESS[13]),
	.datad(DRAM_ADDRESS[15]),
	.cin(gnd),
	.combout(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1628w[3]~0 .lut_mask = 16'h0050;
defparam \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1628w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y37_N0
fiftyfivenm_ram_block \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({DRAM_ADDRESS[0]}),
	.portaaddr({DRAM_ADDRESS[12],DRAM_ADDRESS[11],DRAM_ADDRESS[10],DRAM_ADDRESS[9],DRAM_ADDRESS[8],DRAM_ADDRESS[7],DRAM_ADDRESS[6],DRAM_ADDRESS[5],DRAM_ADDRESS[4],DRAM_ADDRESS[3],DRAM_ADDRESS[2],DRAM_ADDRESS[1],DRAM_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ONCHIP|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ALTSYNCRAM";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N6
fiftyfivenm_lcell_comb \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1638w[3]~0 (
// Equation(s):
// \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1638w[3]~0_combout  = (!DRAM_ADDRESS[15] & (DRAM_ADDRESS[14] & !DRAM_ADDRESS[13]))

	.dataa(DRAM_ADDRESS[15]),
	.datab(DRAM_ADDRESS[14]),
	.datac(DRAM_ADDRESS[13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1638w[3]~0 .lut_mask = 16'h0404;
defparam \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1638w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y30_N0
fiftyfivenm_ram_block \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({DRAM_ADDRESS[0]}),
	.portaaddr({DRAM_ADDRESS[12],DRAM_ADDRESS[11],DRAM_ADDRESS[10],DRAM_ADDRESS[9],DRAM_ADDRESS[8],DRAM_ADDRESS[7],DRAM_ADDRESS[6],DRAM_ADDRESS[5],DRAM_ADDRESS[4],DRAM_ADDRESS[3],DRAM_ADDRESS[2],DRAM_ADDRESS[1],DRAM_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ONCHIP|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ALTSYNCRAM";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N10
fiftyfivenm_lcell_comb \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1611w[3] (
// Equation(s):
// \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1611w [3] = (!DRAM_ADDRESS[13] & (!DRAM_ADDRESS[14] & !DRAM_ADDRESS[15]))

	.dataa(gnd),
	.datab(DRAM_ADDRESS[13]),
	.datac(DRAM_ADDRESS[14]),
	.datad(DRAM_ADDRESS[15]),
	.cin(gnd),
	.combout(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1611w [3]),
	.cout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1611w[3] .lut_mask = 16'h0003;
defparam \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1611w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y30_N0
fiftyfivenm_ram_block \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1611w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({DRAM_ADDRESS[0]}),
	.portaaddr({DRAM_ADDRESS[12],DRAM_ADDRESS[11],DRAM_ADDRESS[10],DRAM_ADDRESS[9],DRAM_ADDRESS[8],DRAM_ADDRESS[7],DRAM_ADDRESS[6],DRAM_ADDRESS[5],DRAM_ADDRESS[4],DRAM_ADDRESS[3],DRAM_ADDRESS[2],DRAM_ADDRESS[1],DRAM_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ONCHIP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ALTSYNCRAM";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N20
fiftyfivenm_lcell_comb \ONCHIP|altsyncram_component|auto_generated|mux4|_~2 (
// Equation(s):
// \ONCHIP|altsyncram_component|auto_generated|mux4|_~2_combout  = (\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0] & (((\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0] & ((\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1] & (\ONCHIP|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # 
// (!\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1] & ((\ONCHIP|altsyncram_component|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\ONCHIP|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datab(\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ONCHIP|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\ONCHIP|altsyncram_component|auto_generated|mux4|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~2 .lut_mask = 16'hE3E0;
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N0
fiftyfivenm_lcell_comb \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1648w[3]~0 (
// Equation(s):
// \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1648w[3]~0_combout  = (!DRAM_ADDRESS[15] & (DRAM_ADDRESS[14] & DRAM_ADDRESS[13]))

	.dataa(DRAM_ADDRESS[15]),
	.datab(DRAM_ADDRESS[14]),
	.datac(DRAM_ADDRESS[13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1648w[3]~0 .lut_mask = 16'h4040;
defparam \ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1648w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y27_N0
fiftyfivenm_ram_block \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({DRAM_ADDRESS[0]}),
	.portaaddr({DRAM_ADDRESS[12],DRAM_ADDRESS[11],DRAM_ADDRESS[10],DRAM_ADDRESS[9],DRAM_ADDRESS[8],DRAM_ADDRESS[7],DRAM_ADDRESS[6],DRAM_ADDRESS[5],DRAM_ADDRESS[4],DRAM_ADDRESS[3],DRAM_ADDRESS[2],DRAM_ADDRESS[1],DRAM_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ONCHIP|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ALTSYNCRAM";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N26
fiftyfivenm_lcell_comb \ONCHIP|altsyncram_component|auto_generated|mux4|_~3 (
// Equation(s):
// \ONCHIP|altsyncram_component|auto_generated|mux4|_~3_combout  = (\ONCHIP|altsyncram_component|auto_generated|mux4|_~2_combout  & (((\ONCHIP|altsyncram_component|auto_generated|ram_block1a48~portadataout ) # 
// (!\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ONCHIP|altsyncram_component|auto_generated|mux4|_~2_combout  & (\ONCHIP|altsyncram_component|auto_generated|ram_block1a16~portadataout  & 
// ((\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ONCHIP|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(\ONCHIP|altsyncram_component|auto_generated|mux4|_~2_combout ),
	.datac(\ONCHIP|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datad(\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ONCHIP|altsyncram_component|auto_generated|mux4|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~3 .lut_mask = 16'hE2CC;
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N24
fiftyfivenm_lcell_comb \ONCHIP|altsyncram_component|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \ONCHIP|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout  = DRAM_ADDRESS[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(DRAM_ADDRESS[15]),
	.cin(gnd),
	.combout(\ONCHIP|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|address_reg_a[2]~feeder .lut_mask = 16'hFF00;
defparam \ONCHIP|altsyncram_component|auto_generated|address_reg_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N25
dffeas \ONCHIP|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ONCHIP|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ONCHIP|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \ONCHIP|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N4
fiftyfivenm_lcell_comb \ONCHIP|altsyncram_component|auto_generated|mux4|_~4 (
// Equation(s):
// \ONCHIP|altsyncram_component|auto_generated|mux4|_~4_combout  = (\ONCHIP|altsyncram_component|auto_generated|address_reg_a [2] & (\ONCHIP|altsyncram_component|auto_generated|mux4|_~1_combout )) # (!\ONCHIP|altsyncram_component|auto_generated|address_reg_a 
// [2] & ((\ONCHIP|altsyncram_component|auto_generated|mux4|_~3_combout )))

	.dataa(\ONCHIP|altsyncram_component|auto_generated|mux4|_~1_combout ),
	.datab(gnd),
	.datac(\ONCHIP|altsyncram_component|auto_generated|mux4|_~3_combout ),
	.datad(\ONCHIP|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\ONCHIP|altsyncram_component|auto_generated|mux4|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~4 .lut_mask = 16'hAAF0;
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y28_N0
fiftyfivenm_ram_block \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({DRAM_ADDRESS[1]}),
	.portaaddr({DRAM_ADDRESS[12],DRAM_ADDRESS[11],DRAM_ADDRESS[10],DRAM_ADDRESS[9],DRAM_ADDRESS[8],DRAM_ADDRESS[7],DRAM_ADDRESS[6],DRAM_ADDRESS[5],DRAM_ADDRESS[4],DRAM_ADDRESS[3],DRAM_ADDRESS[2],DRAM_ADDRESS[1],DRAM_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ONCHIP|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ALTSYNCRAM";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y29_N0
fiftyfivenm_ram_block \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1611w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({DRAM_ADDRESS[1]}),
	.portaaddr({DRAM_ADDRESS[12],DRAM_ADDRESS[11],DRAM_ADDRESS[10],DRAM_ADDRESS[9],DRAM_ADDRESS[8],DRAM_ADDRESS[7],DRAM_ADDRESS[6],DRAM_ADDRESS[5],DRAM_ADDRESS[4],DRAM_ADDRESS[3],DRAM_ADDRESS[2],DRAM_ADDRESS[1],DRAM_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ONCHIP|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ALTSYNCRAM";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N6
fiftyfivenm_lcell_comb \ONCHIP|altsyncram_component|auto_generated|mux4|_~7 (
// Equation(s):
// \ONCHIP|altsyncram_component|auto_generated|mux4|_~7_combout  = (\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0] & (((\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0] & ((\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1] & (\ONCHIP|altsyncram_component|auto_generated|ram_block1a33~portadataout )) # 
// (!\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1] & ((\ONCHIP|altsyncram_component|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\ONCHIP|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datab(\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ONCHIP|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\ONCHIP|altsyncram_component|auto_generated|mux4|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~7 .lut_mask = 16'hE3E0;
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y37_N0
fiftyfivenm_ram_block \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({DRAM_ADDRESS[1]}),
	.portaaddr({DRAM_ADDRESS[12],DRAM_ADDRESS[11],DRAM_ADDRESS[10],DRAM_ADDRESS[9],DRAM_ADDRESS[8],DRAM_ADDRESS[7],DRAM_ADDRESS[6],DRAM_ADDRESS[5],DRAM_ADDRESS[4],DRAM_ADDRESS[3],DRAM_ADDRESS[2],DRAM_ADDRESS[1],DRAM_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ONCHIP|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ALTSYNCRAM";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y28_N0
fiftyfivenm_ram_block \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({DRAM_ADDRESS[1]}),
	.portaaddr({DRAM_ADDRESS[12],DRAM_ADDRESS[11],DRAM_ADDRESS[10],DRAM_ADDRESS[9],DRAM_ADDRESS[8],DRAM_ADDRESS[7],DRAM_ADDRESS[6],DRAM_ADDRESS[5],DRAM_ADDRESS[4],DRAM_ADDRESS[3],DRAM_ADDRESS[2],DRAM_ADDRESS[1],DRAM_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ONCHIP|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ALTSYNCRAM";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N0
fiftyfivenm_lcell_comb \ONCHIP|altsyncram_component|auto_generated|mux4|_~8 (
// Equation(s):
// \ONCHIP|altsyncram_component|auto_generated|mux4|_~8_combout  = (\ONCHIP|altsyncram_component|auto_generated|mux4|_~7_combout  & (((\ONCHIP|altsyncram_component|auto_generated|ram_block1a49~portadataout )) # 
// (!\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0]))) # (!\ONCHIP|altsyncram_component|auto_generated|mux4|_~7_combout  & (\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ONCHIP|altsyncram_component|auto_generated|ram_block1a17~portadataout )))

	.dataa(\ONCHIP|altsyncram_component|auto_generated|mux4|_~7_combout ),
	.datab(\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ONCHIP|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(\ONCHIP|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.cin(gnd),
	.combout(\ONCHIP|altsyncram_component|auto_generated|mux4|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~8 .lut_mask = 16'hEA62;
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y35_N0
fiftyfivenm_ram_block \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({DRAM_ADDRESS[1]}),
	.portaaddr({DRAM_ADDRESS[12],DRAM_ADDRESS[11],DRAM_ADDRESS[10],DRAM_ADDRESS[9],DRAM_ADDRESS[8],DRAM_ADDRESS[7],DRAM_ADDRESS[6],DRAM_ADDRESS[5],DRAM_ADDRESS[4],DRAM_ADDRESS[3],DRAM_ADDRESS[2],DRAM_ADDRESS[1],DRAM_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ONCHIP|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ALTSYNCRAM";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "old";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "bidir_dual_port";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_in_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .port_b_write_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y38_N0
fiftyfivenm_ram_block \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({DRAM_ADDRESS[1]}),
	.portaaddr({DRAM_ADDRESS[12],DRAM_ADDRESS[11],DRAM_ADDRESS[10],DRAM_ADDRESS[9],DRAM_ADDRESS[8],DRAM_ADDRESS[7],DRAM_ADDRESS[6],DRAM_ADDRESS[5],DRAM_ADDRESS[4],DRAM_ADDRESS[3],DRAM_ADDRESS[2],DRAM_ADDRESS[1],DRAM_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ONCHIP|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ALTSYNCRAM";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "old";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "bidir_dual_port";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_in_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .port_b_write_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y31_N0
fiftyfivenm_ram_block \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({DRAM_ADDRESS[1]}),
	.portaaddr({DRAM_ADDRESS[12],DRAM_ADDRESS[11],DRAM_ADDRESS[10],DRAM_ADDRESS[9],DRAM_ADDRESS[8],DRAM_ADDRESS[7],DRAM_ADDRESS[6],DRAM_ADDRESS[5],DRAM_ADDRESS[4],DRAM_ADDRESS[3],DRAM_ADDRESS[2],DRAM_ADDRESS[1],DRAM_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ONCHIP|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ALTSYNCRAM";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "old";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "bidir_dual_port";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_in_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .port_b_write_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N22
fiftyfivenm_lcell_comb \ONCHIP|altsyncram_component|auto_generated|mux4|_~5 (
// Equation(s):
// \ONCHIP|altsyncram_component|auto_generated|mux4|_~5_combout  = (\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0] & (((\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\ONCHIP|altsyncram_component|auto_generated|ram_block1a81~portadataout )))) # (!\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0] & (\ONCHIP|altsyncram_component|auto_generated|ram_block1a65~portadataout  & 
// (!\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\ONCHIP|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datab(\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ONCHIP|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.cin(gnd),
	.combout(\ONCHIP|altsyncram_component|auto_generated|mux4|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~5 .lut_mask = 16'hCEC2;
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y32_N0
fiftyfivenm_ram_block \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({DRAM_ADDRESS[1]}),
	.portaaddr({DRAM_ADDRESS[12],DRAM_ADDRESS[11],DRAM_ADDRESS[10],DRAM_ADDRESS[9],DRAM_ADDRESS[8],DRAM_ADDRESS[7],DRAM_ADDRESS[6],DRAM_ADDRESS[5],DRAM_ADDRESS[4],DRAM_ADDRESS[3],DRAM_ADDRESS[2],DRAM_ADDRESS[1],DRAM_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ONCHIP|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ALTSYNCRAM";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "old";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "bidir_dual_port";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_in_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .port_b_write_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N8
fiftyfivenm_lcell_comb \ONCHIP|altsyncram_component|auto_generated|mux4|_~6 (
// Equation(s):
// \ONCHIP|altsyncram_component|auto_generated|mux4|_~6_combout  = (\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1] & ((\ONCHIP|altsyncram_component|auto_generated|mux4|_~5_combout  & 
// (\ONCHIP|altsyncram_component|auto_generated|ram_block1a113~portadataout )) # (!\ONCHIP|altsyncram_component|auto_generated|mux4|_~5_combout  & ((\ONCHIP|altsyncram_component|auto_generated|ram_block1a97~portadataout ))))) # 
// (!\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1] & (((\ONCHIP|altsyncram_component|auto_generated|mux4|_~5_combout ))))

	.dataa(\ONCHIP|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datab(\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\ONCHIP|altsyncram_component|auto_generated|mux4|_~5_combout ),
	.datad(\ONCHIP|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.cin(gnd),
	.combout(\ONCHIP|altsyncram_component|auto_generated|mux4|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~6 .lut_mask = 16'hBCB0;
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N10
fiftyfivenm_lcell_comb \ONCHIP|altsyncram_component|auto_generated|mux4|_~9 (
// Equation(s):
// \ONCHIP|altsyncram_component|auto_generated|mux4|_~9_combout  = (\ONCHIP|altsyncram_component|auto_generated|address_reg_a [2] & ((\ONCHIP|altsyncram_component|auto_generated|mux4|_~6_combout ))) # 
// (!\ONCHIP|altsyncram_component|auto_generated|address_reg_a [2] & (\ONCHIP|altsyncram_component|auto_generated|mux4|_~8_combout ))

	.dataa(gnd),
	.datab(\ONCHIP|altsyncram_component|auto_generated|mux4|_~8_combout ),
	.datac(\ONCHIP|altsyncram_component|auto_generated|mux4|_~6_combout ),
	.datad(\ONCHIP|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\ONCHIP|altsyncram_component|auto_generated|mux4|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~9 .lut_mask = 16'hF0CC;
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y31_N0
fiftyfivenm_ram_block \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1611w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({DRAM_ADDRESS[2]}),
	.portaaddr({DRAM_ADDRESS[12],DRAM_ADDRESS[11],DRAM_ADDRESS[10],DRAM_ADDRESS[9],DRAM_ADDRESS[8],DRAM_ADDRESS[7],DRAM_ADDRESS[6],DRAM_ADDRESS[5],DRAM_ADDRESS[4],DRAM_ADDRESS[3],DRAM_ADDRESS[2],DRAM_ADDRESS[1],DRAM_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ONCHIP|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ALTSYNCRAM";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y29_N0
fiftyfivenm_ram_block \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1638w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({DRAM_ADDRESS[2]}),
	.portaaddr({DRAM_ADDRESS[12],DRAM_ADDRESS[11],DRAM_ADDRESS[10],DRAM_ADDRESS[9],DRAM_ADDRESS[8],DRAM_ADDRESS[7],DRAM_ADDRESS[6],DRAM_ADDRESS[5],DRAM_ADDRESS[4],DRAM_ADDRESS[3],DRAM_ADDRESS[2],DRAM_ADDRESS[1],DRAM_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ONCHIP|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ALTSYNCRAM";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N12
fiftyfivenm_lcell_comb \ONCHIP|altsyncram_component|auto_generated|mux4|_~12 (
// Equation(s):
// \ONCHIP|altsyncram_component|auto_generated|mux4|_~12_combout  = (\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1] & (((\ONCHIP|altsyncram_component|auto_generated|ram_block1a34~portadataout ) # 
// (\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1] & (\ONCHIP|altsyncram_component|auto_generated|ram_block1a2~portadataout  & 
// ((!\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\ONCHIP|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datab(\ONCHIP|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datac(\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ONCHIP|altsyncram_component|auto_generated|mux4|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~12 .lut_mask = 16'hF0CA;
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y36_N0
fiftyfivenm_ram_block \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1628w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({DRAM_ADDRESS[2]}),
	.portaaddr({DRAM_ADDRESS[12],DRAM_ADDRESS[11],DRAM_ADDRESS[10],DRAM_ADDRESS[9],DRAM_ADDRESS[8],DRAM_ADDRESS[7],DRAM_ADDRESS[6],DRAM_ADDRESS[5],DRAM_ADDRESS[4],DRAM_ADDRESS[3],DRAM_ADDRESS[2],DRAM_ADDRESS[1],DRAM_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ONCHIP|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ALTSYNCRAM";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y27_N0
fiftyfivenm_ram_block \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1648w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({DRAM_ADDRESS[2]}),
	.portaaddr({DRAM_ADDRESS[12],DRAM_ADDRESS[11],DRAM_ADDRESS[10],DRAM_ADDRESS[9],DRAM_ADDRESS[8],DRAM_ADDRESS[7],DRAM_ADDRESS[6],DRAM_ADDRESS[5],DRAM_ADDRESS[4],DRAM_ADDRESS[3],DRAM_ADDRESS[2],DRAM_ADDRESS[1],DRAM_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ONCHIP|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ALTSYNCRAM";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N18
fiftyfivenm_lcell_comb \ONCHIP|altsyncram_component|auto_generated|mux4|_~13 (
// Equation(s):
// \ONCHIP|altsyncram_component|auto_generated|mux4|_~13_combout  = (\ONCHIP|altsyncram_component|auto_generated|mux4|_~12_combout  & (((\ONCHIP|altsyncram_component|auto_generated|ram_block1a50~portadataout )) # 
// (!\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0]))) # (!\ONCHIP|altsyncram_component|auto_generated|mux4|_~12_combout  & (\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ONCHIP|altsyncram_component|auto_generated|ram_block1a18~portadataout )))

	.dataa(\ONCHIP|altsyncram_component|auto_generated|mux4|_~12_combout ),
	.datab(\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\ONCHIP|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(\ONCHIP|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.cin(gnd),
	.combout(\ONCHIP|altsyncram_component|auto_generated|mux4|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~13 .lut_mask = 16'hEA62;
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y34_N0
fiftyfivenm_ram_block \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1688w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({DRAM_ADDRESS[2]}),
	.portaaddr({DRAM_ADDRESS[12],DRAM_ADDRESS[11],DRAM_ADDRESS[10],DRAM_ADDRESS[9],DRAM_ADDRESS[8],DRAM_ADDRESS[7],DRAM_ADDRESS[6],DRAM_ADDRESS[5],DRAM_ADDRESS[4],DRAM_ADDRESS[3],DRAM_ADDRESS[2],DRAM_ADDRESS[1],DRAM_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ONCHIP|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ALTSYNCRAM";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "old";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "bidir_dual_port";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_in_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .port_b_write_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X53_Y33_N0
fiftyfivenm_ram_block \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1668w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({DRAM_ADDRESS[2]}),
	.portaaddr({DRAM_ADDRESS[12],DRAM_ADDRESS[11],DRAM_ADDRESS[10],DRAM_ADDRESS[9],DRAM_ADDRESS[8],DRAM_ADDRESS[7],DRAM_ADDRESS[6],DRAM_ADDRESS[5],DRAM_ADDRESS[4],DRAM_ADDRESS[3],DRAM_ADDRESS[2],DRAM_ADDRESS[1],DRAM_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ONCHIP|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ALTSYNCRAM";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "old";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "bidir_dual_port";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_in_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .port_b_write_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X73_Y36_N0
fiftyfivenm_ram_block \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1658w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({DRAM_ADDRESS[2]}),
	.portaaddr({DRAM_ADDRESS[12],DRAM_ADDRESS[11],DRAM_ADDRESS[10],DRAM_ADDRESS[9],DRAM_ADDRESS[8],DRAM_ADDRESS[7],DRAM_ADDRESS[6],DRAM_ADDRESS[5],DRAM_ADDRESS[4],DRAM_ADDRESS[3],DRAM_ADDRESS[2],DRAM_ADDRESS[1],DRAM_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ONCHIP|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ALTSYNCRAM";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "bidir_dual_port";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_in_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .port_b_write_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N16
fiftyfivenm_lcell_comb \ONCHIP|altsyncram_component|auto_generated|mux4|_~10 (
// Equation(s):
// \ONCHIP|altsyncram_component|auto_generated|mux4|_~10_combout  = (\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1] & (((\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1] & ((\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0] & (\ONCHIP|altsyncram_component|auto_generated|ram_block1a82~portadataout )) # 
// (!\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0] & ((\ONCHIP|altsyncram_component|auto_generated|ram_block1a66~portadataout )))))

	.dataa(\ONCHIP|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datab(\ONCHIP|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datac(\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ONCHIP|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ONCHIP|altsyncram_component|auto_generated|mux4|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~10 .lut_mask = 16'hFA0C;
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y33_N0
fiftyfivenm_ram_block \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\ONCHIP|altsyncram_component|auto_generated|decode2|w_anode1678w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\SDRAM_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({DRAM_ADDRESS[2]}),
	.portaaddr({DRAM_ADDRESS[12],DRAM_ADDRESS[11],DRAM_ADDRESS[10],DRAM_ADDRESS[9],DRAM_ADDRESS[8],DRAM_ADDRESS[7],DRAM_ADDRESS[6],DRAM_ADDRESS[5],DRAM_ADDRESS[4],DRAM_ADDRESS[3],DRAM_ADDRESS[2],DRAM_ADDRESS[1],DRAM_ADDRESS[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ONCHIP|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ALTSYNCRAM";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "old";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "bidir_dual_port";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_in_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 65536;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_width = 16;
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "old_data";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .port_b_write_enable_clock = "clock0";
defparam \ONCHIP|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N30
fiftyfivenm_lcell_comb \ONCHIP|altsyncram_component|auto_generated|mux4|_~11 (
// Equation(s):
// \ONCHIP|altsyncram_component|auto_generated|mux4|_~11_combout  = (\ONCHIP|altsyncram_component|auto_generated|mux4|_~10_combout  & ((\ONCHIP|altsyncram_component|auto_generated|ram_block1a114~portadataout ) # 
// ((!\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\ONCHIP|altsyncram_component|auto_generated|mux4|_~10_combout  & (((\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1] & 
// \ONCHIP|altsyncram_component|auto_generated|ram_block1a98~portadataout ))))

	.dataa(\ONCHIP|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datab(\ONCHIP|altsyncram_component|auto_generated|mux4|_~10_combout ),
	.datac(\ONCHIP|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\ONCHIP|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.cin(gnd),
	.combout(\ONCHIP|altsyncram_component|auto_generated|mux4|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~11 .lut_mask = 16'hBC8C;
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N28
fiftyfivenm_lcell_comb \ONCHIP|altsyncram_component|auto_generated|mux4|_~14 (
// Equation(s):
// \ONCHIP|altsyncram_component|auto_generated|mux4|_~14_combout  = (\ONCHIP|altsyncram_component|auto_generated|address_reg_a [2] & ((\ONCHIP|altsyncram_component|auto_generated|mux4|_~11_combout ))) # 
// (!\ONCHIP|altsyncram_component|auto_generated|address_reg_a [2] & (\ONCHIP|altsyncram_component|auto_generated|mux4|_~13_combout ))

	.dataa(gnd),
	.datab(\ONCHIP|altsyncram_component|auto_generated|mux4|_~13_combout ),
	.datac(\ONCHIP|altsyncram_component|auto_generated|mux4|_~11_combout ),
	.datad(\ONCHIP|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\ONCHIP|altsyncram_component|auto_generated|mux4|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~14 .lut_mask = 16'hF0CC;
defparam \ONCHIP|altsyncram_component|auto_generated|mux4|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y23_N8
fiftyfivenm_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N8
fiftyfivenm_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N1
fiftyfivenm_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N8
fiftyfivenm_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N8
fiftyfivenm_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N22
fiftyfivenm_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N15
fiftyfivenm_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N1
fiftyfivenm_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~GND~combout ),
	.par_en(vcc),
	.xe_ye(\~GND~combout ),
	.se(\~GND~combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

endmodule
