xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../axel_adc_bridge.srcs/sources_1/ip/clock_generator"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../Xilinx/Vivado/2016.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../axel_adc_bridge.srcs/sources_1/ip/clock_generator"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Xilinx/Vivado/2016.4/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../axel_adc_bridge.srcs/sources_1/ip/clock_generator"
clock_generator_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../axel_adc_bridge.srcs/sources_1/ip/clock_generator/clock_generator_sim_netlist.vhdl,incdir="../../../../axel_adc_bridge.srcs/sources_1/ip/clock_generator"
glbl.v,Verilog,xil_defaultlib,glbl.v
