(benchmark unknown
:status unsat
:logic AUFLIA
:extrafuns ((EQ_6U Int))

:extrafuns ((GT_6W Int))
:extrafuns ((LT_6S Int))
:extrafuns ((True_6u Int))

:extrafuns ((VV_65 Int))
:extrafuns ((VV_68 Int))
:extrafuns ((VV_71 Int))

:extrafuns ((VV_74 Int))
:extrafuns ((VV_81 Int))
:extrafuns ((VV_83 Int))

:extrafuns ((VV_85 Int))
:extrafuns ((VV_87 Int))
:extrafuns ((VV_89 Int))

:extrafuns ((VV_92 Int))
:extrafuns ((VV_F1 Int))
:extrafuns ((VV_F10 Int))

:extrafuns ((VV_F11 Int))
:extrafuns ((VV_F12 Int))

:extrafuns ((VV_F13 Int))
:extrafuns ((VV_F14 Int))

:extrafuns ((VV_F15 Int))
:extrafuns ((VV_F16 Int))

:extrafuns ((VV_F17 Int))
:extrafuns ((VV_F18 Int))

:extrafuns ((VV_F19 Int))
:extrafuns ((VV_F2 Int))
:extrafuns ((VV_F3 Int))

:extrafuns ((VV_F4 Int))
:extrafuns ((VV_F5 Int))
:extrafuns ((VV_F6 Int))

:extrafuns ((VV_F7 Int))
:extrafuns ((VV_F8 Int))
:extrafuns ((VV_F9 Int))

:extrafuns ((hi Int))
:extrafuns ((hi_abR Int))
:extrafuns ((hi0 Int))

:extrafuns ((hi0_abQ Int))
:extrafuns ((lo Int))
:extrafuns ((lo_abP Int))

:extrafuns ((lo0 Int))
:extrafuns ((lo0_abO Int))

:extrafuns ((lq_anf__dc7 Int))
:extrafuns ((lq_anf__dc8 Int))

:extrafuns ((lq_anf__dc8 Int))
:extrafuns ((lq_anf__dc7 Int))

:extrafuns ((lo0_abO Int))
:extrafuns ((lo_abP Int))

:extrafuns ((hi0_abQ Int))
:extrafuns ((hi_abS Int))

:extrafuns ((hi_abR Int))
:extrafuns ((VV_63 Int))
:extrafuns ((VV_60 Int))

:extrafuns ((VV_58 Int))
:extrafuns ((VV_55 Int))
:extrafuns ((VV_53 Int))

:extrafuns ((VV_51 Int))
:extrafuns ((VV_48 Int))
:extrafuns ((VV_46 Int))

:extrafuns ((VV_43 Int))
:extrafuns ((VV_41 Int))
:extrafuns ((VV_38 Int))

:extrafuns ((VV_36 Int))
:extrafuns ((VV_33 Int))
:extrafuns ((VV_31 Int))

:extrafuns ((VV_28 Int))
:extrafuns ((VV_26 Int))
:extrafuns ((VV_23 Int))

:extrafuns ((VV_21 Int))
:extrafuns ((True_6u Int))
:extrafuns ((LT_6S Int))

:extrafuns ((GT_6W Int))

:extrafuns ((EQ_6U Int))
; constant 
:extrapreds ((papp2 Int Int Int))


; constant 
:extrapreds ((papp1 Int Int))


; constant 
:extrafuns ((len Int Int))


; constant 
:extrapreds ((isJust Int))


; constant 
:extrafuns ((fromJust Int Int))


; constant 
:extrafuns ((cmp Int Int))


; constant 
:extrapreds ((Prop Int))

:extrapreds ((k_64 Int Int Int Int Int Int Int Int Int Int Int))

:extrapreds ((k_61 Int Int Int Int Int Int Int Int Int Int))

:extrapreds ((k_59 Int Int Int Int Int Int Int Int Int Int Int))

:extrapreds ((k_56 Int Int Int Int Int Int Int Int Int))

:extrapreds ((k_54 Int Int Int Int Int Int Int Int Int Int))

:extrapreds ((k_52 Int Int Int Int Int Int Int Int Int))

:extrapreds ((k_49 Int Int Int Int Int Int Int Int))

:extrapreds ((k_47 Int Int Int Int Int Int Int Int Int))

:extrapreds ((k_44 Int Int Int Int Int Int Int))

:extrapreds ((k_42 Int Int Int Int Int Int Int Int))

:extrapreds ((k_39 Int Int Int Int Int Int))

:extrapreds ((k_37 Int Int Int Int Int Int Int))

:extrapreds ((k_34 Int Int Int Int Int))

:extrapreds ((k_32 Int Int Int Int Int Int))

:extrapreds ((k_29 Int Int Int Int Int Int))

:extrapreds ((k_27 Int Int Int Int Int Int Int))

:extrapreds ((k_24 Int Int Int Int Int))

:extrapreds ((k_22 Int Int Int Int Int Int))


; cid = 16
:assumption
(implies ((and (= (cmp EQ_6U) EQ_6U) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) true))))) (k_24 EQ_6U GT_6W LT_6S True_6u VV_F16))



; cid = 1
:assumption
(implies ((and (= (cmp EQ_6U) EQ_6U) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) true))))) (k_34 EQ_6U GT_6W LT_6S True_6u VV_F1))



; cid = 17
:assumption
(implies ((and (= (cmp EQ_6U) EQ_6U) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) true))))) (k_22 EQ_6U GT_6W LT_6S True_6u VV_F17 VV_89))



; cid = 2
:assumption
(implies ((and (= (cmp EQ_6U) EQ_6U) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) true))))) (k_32 EQ_6U GT_6W LT_6S True_6u VV_F2 VV_65))



; cid = 18
:assumption
(implies ((and (= (cmp EQ_6U) EQ_6U) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) true))))) (k_29 EQ_6U GT_6W LT_6S True_6u VV_F18 hi))



; cid = 3
:assumption
(implies ((and (= (cmp EQ_6U) EQ_6U) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= VV_F3 lo0) true)))))) (k_39 EQ_6U GT_6W LT_6S True_6u VV_F3 lo0))



; cid = 19
:assumption
(implies ((and (= (cmp EQ_6U) EQ_6U) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (implies (isJust hi) (<= VV_F19 (fromJust hi))) true)))))) (k_27 EQ_6U GT_6W LT_6S True_6u VV_F19 VV_92 hi))



; cid = 4
:assumption
(implies ((and (= (cmp EQ_6U) EQ_6U) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= VV_68 lo0) (and (= VV_F4 (fromJust lo0)) (and (isJust lo0) true)))))))) (k_37 EQ_6U GT_6W LT_6S True_6u VV_F4 VV_68 lo0))



; cid = 5
:assumption
(implies ((and (= (cmp EQ_6U) EQ_6U) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lo lo0) true)))))) (k_44 EQ_6U GT_6W LT_6S True_6u VV_F5 lo lo0))



; cid = 6
:assumption
(implies ((and (= (cmp EQ_6U) EQ_6U) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lo lo0) true)))))) (k_42 EQ_6U GT_6W LT_6S True_6u VV_F6 VV_71 lo lo0))



; cid = 7
:assumption
(implies ((and (= (cmp EQ_6U) EQ_6U) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lo lo0) (and (= VV_F7 hi0) (and (implies (and (isJust lo) (and (isJust VV_F7) true)) (>= (fromJust VV_F7) (fromJust lo))) true)))))))) (k_49 EQ_6U GT_6W LT_6S True_6u VV_F7 hi0 lo lo0))



; cid = 8
:assumption
(implies ((and (= (cmp EQ_6U) EQ_6U) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= VV_74 hi0) (and (implies (and (isJust lo) (and (isJust VV_74) true)) (>= (fromJust VV_74) (fromJust lo))) (and (= lo lo0) (and (= VV_F8 (fromJust hi0)) (and (isJust hi0) true)))))))))) (k_47 EQ_6U GT_6W LT_6S True_6u VV_F8 VV_74 hi0 lo lo0))



; cid = 9
:assumption
(implies ((and (k_49 EQ_6U GT_6W LT_6S True_6u hi_abR hi0_abQ lo_abP lo0_abO) (and (k_44 EQ_6U GT_6W LT_6S True_6u hi0_abQ lo_abP lo0_abO) (and (k_39 EQ_6U GT_6W LT_6S True_6u lo_abP lo0_abO) (and (k_34 EQ_6U GT_6W LT_6S True_6u lo0_abO) (and (k_56 EQ_6U GT_6W LT_6S True_6u lq_anf__dc7 hi_abR hi0_abQ lo_abP lo0_abO) (and (k_61 EQ_6U GT_6W LT_6S True_6u lq_anf__dc8 hi_abR hi0_abQ lo_abP lo0_abO lq_anf__dc7) (and (= (cmp EQ_6U) EQ_6U) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dc7 hi_abR) (and (= lq_anf__dc8 lo_abP) true))))))))))))) (k_52 EQ_6U GT_6W LT_6S True_6u VV_F9 hi_abR hi0_abQ lo_abP lo0_abO))



; cid = 10
:assumption
(implies ((and (not (implies (isJust lq_anf__dc7) (<= VV_F10 (fromJust lq_anf__dc7)))) (and (k_61 EQ_6U GT_6W LT_6S True_6u VV_81 hi_abR hi0_abQ lo_abP lo0_abO lq_anf__dc7) (and (k_49 EQ_6U GT_6W LT_6S True_6u hi_abR hi0_abQ lo_abP lo0_abO) (and (k_44 EQ_6U GT_6W LT_6S True_6u hi0_abQ lo_abP lo0_abO) (and (k_39 EQ_6U GT_6W LT_6S True_6u lo_abP lo0_abO) (and (k_34 EQ_6U GT_6W LT_6S True_6u lo0_abO) (and (k_56 EQ_6U GT_6W LT_6S True_6u lq_anf__dc7 hi_abR hi0_abQ lo_abP lo0_abO) (and (k_61 EQ_6U GT_6W LT_6S True_6u lq_anf__dc8 hi_abR hi0_abQ lo_abP lo0_abO lq_anf__dc7) (and (= (cmp EQ_6U) EQ_6U) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= VV_81 lo_abP) (and (= VV_81 lq_anf__dc8) (and (= lq_anf__dc7 hi_abR) (and (= lq_anf__dc8 lo_abP) (and (k_59 EQ_6U GT_6W LT_6S True_6u VV_F10 VV_81 hi_abR hi0_abQ lo_abP lo0_abO lq_anf__dc7) true)))))))))))))))))) false)



; cid = 10
:assumption
(implies ((and (k_61 EQ_6U GT_6W LT_6S True_6u VV_81 hi_abR hi0_abQ lo_abP lo0_abO lq_anf__dc7) (and (k_49 EQ_6U GT_6W LT_6S True_6u hi_abR hi0_abQ lo_abP lo0_abO) (and (k_44 EQ_6U GT_6W LT_6S True_6u hi0_abQ lo_abP lo0_abO) (and (k_39 EQ_6U GT_6W LT_6S True_6u lo_abP lo0_abO) (and (k_34 EQ_6U GT_6W LT_6S True_6u lo0_abO) (and (k_56 EQ_6U GT_6W LT_6S True_6u lq_anf__dc7 hi_abR hi0_abQ lo_abP lo0_abO) (and (k_61 EQ_6U GT_6W LT_6S True_6u lq_anf__dc8 hi_abR hi0_abQ lo_abP lo0_abO lq_anf__dc7) (and (= (cmp EQ_6U) EQ_6U) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= VV_81 lo_abP) (and (= VV_81 lq_anf__dc8) (and (= lq_anf__dc7 hi_abR) (and (= lq_anf__dc8 lo_abP) (and (k_59 EQ_6U GT_6W LT_6S True_6u VV_F10 VV_81 hi_abR hi0_abQ lo_abP lo0_abO lq_anf__dc7) true))))))))))))))))) (k_64 EQ_6U GT_6W LT_6S True_6u VV_F10 hi_abR hi0_abQ lo_abP lo0_abO lq_anf__dc7 lq_anf__dc8))



; cid = 11
:assumption
(implies ((and (k_56 EQ_6U GT_6W LT_6S True_6u VV_83 hi_abR hi0_abQ lo_abP lo0_abO) (and (k_49 EQ_6U GT_6W LT_6S True_6u hi_abR hi0_abQ lo_abP lo0_abO) (and (k_44 EQ_6U GT_6W LT_6S True_6u hi0_abQ lo_abP lo0_abO) (and (k_39 EQ_6U GT_6W LT_6S True_6u lo_abP lo0_abO) (and (k_34 EQ_6U GT_6W LT_6S True_6u lo0_abO) (and (k_56 EQ_6U GT_6W LT_6S True_6u lq_anf__dc7 hi_abR hi0_abQ lo_abP lo0_abO) (and (k_61 EQ_6U GT_6W LT_6S True_6u lq_anf__dc8 hi_abR hi0_abQ lo_abP lo0_abO lq_anf__dc7) (and (= (cmp EQ_6U) EQ_6U) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= VV_83 hi_abR) (and (= VV_83 lq_anf__dc7) (and (= lq_anf__dc7 hi_abR) (and (= lq_anf__dc8 lo_abP) (and (k_54 EQ_6U GT_6W LT_6S True_6u VV_F11 VV_83 hi_abR hi0_abQ lo_abP lo0_abO) true))))))))))))))))) (k_64 EQ_6U GT_6W LT_6S True_6u VV_F11 hi_abR hi0_abQ lo_abP lo0_abO lq_anf__dc7 lq_anf__dc8))



; cid = 12
:assumption
(implies ((and (k_49 EQ_6U GT_6W LT_6S True_6u hi_abR hi0_abQ lo_abP lo0_abO) (and (k_44 EQ_6U GT_6W LT_6S True_6u hi0_abQ lo_abP lo0_abO) (and (k_39 EQ_6U GT_6W LT_6S True_6u lo_abP lo0_abO) (and (k_34 EQ_6U GT_6W LT_6S True_6u lo0_abO) (and (k_56 EQ_6U GT_6W LT_6S True_6u lq_anf__dc7 hi_abR hi0_abQ lo_abP lo0_abO) (and (= (cmp EQ_6U) EQ_6U) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dc7 hi_abR) (and (k_39 EQ_6U GT_6W LT_6S True_6u VV_F12 lo0_abO) (and (= VV_F12 lo_abP) true))))))))))))) (k_61 EQ_6U GT_6W LT_6S True_6u VV_F12 hi_abR hi0_abQ lo_abP lo0_abO lq_anf__dc7))



; cid = 13
:assumption
(implies ((and (k_39 EQ_6U GT_6W LT_6S True_6u VV_85 lo0_abO) (and (k_49 EQ_6U GT_6W LT_6S True_6u hi_abR hi0_abQ lo_abP lo0_abO) (and (k_44 EQ_6U GT_6W LT_6S True_6u hi0_abQ lo_abP lo0_abO) (and (k_39 EQ_6U GT_6W LT_6S True_6u lo_abP lo0_abO) (and (k_34 EQ_6U GT_6W LT_6S True_6u lo0_abO) (and (k_56 EQ_6U GT_6W LT_6S True_6u lq_anf__dc7 hi_abR hi0_abQ lo_abP lo0_abO) (and (= (cmp EQ_6U) EQ_6U) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= VV_85 lo_abP) (and (= lq_anf__dc7 hi_abR) (and (k_37 EQ_6U GT_6W LT_6S True_6u VV_F13 VV_85 lo0_abO) true)))))))))))))) (k_59 EQ_6U GT_6W LT_6S True_6u VV_F13 VV_85 hi_abR hi0_abQ lo_abP lo0_abO lq_anf__dc7))



; cid = 14
:assumption
(implies ((and (k_49 EQ_6U GT_6W LT_6S True_6u hi_abR hi0_abQ lo_abP lo0_abO) (and (k_44 EQ_6U GT_6W LT_6S True_6u hi0_abQ lo_abP lo0_abO) (and (k_39 EQ_6U GT_6W LT_6S True_6u lo_abP lo0_abO) (and (k_34 EQ_6U GT_6W LT_6S True_6u lo0_abO) (and (= (cmp EQ_6U) EQ_6U) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (k_49 EQ_6U GT_6W LT_6S True_6u VV_F14 hi0_abQ lo_abP lo0_abO) (and (= VV_F14 hi_abR) true))))))))))) (k_56 EQ_6U GT_6W LT_6S True_6u VV_F14 hi_abR hi0_abQ lo_abP lo0_abO))



; cid = 15
:assumption
(implies ((and (k_49 EQ_6U GT_6W LT_6S True_6u VV_87 hi0_abQ lo_abP lo0_abO) (and (k_49 EQ_6U GT_6W LT_6S True_6u hi_abR hi0_abQ lo_abP lo0_abO) (and (k_44 EQ_6U GT_6W LT_6S True_6u hi0_abQ lo_abP lo0_abO) (and (k_39 EQ_6U GT_6W LT_6S True_6u lo_abP lo0_abO) (and (k_34 EQ_6U GT_6W LT_6S True_6u lo0_abO) (and (= (cmp EQ_6U) EQ_6U) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= VV_87 hi_abR) (and (k_47 EQ_6U GT_6W LT_6S True_6u VV_F15 VV_87 hi0_abQ lo_abP lo0_abO) true)))))))))))) (k_54 EQ_6U GT_6W LT_6S True_6u VV_F15 VV_87 hi_abR hi0_abQ lo_abP lo0_abO))

)