# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model register
.inputs clk a[0] a[1] a[2]
.outputs w[0] w[1] w[2] q[0] q[1] q[2]
.subckt $dff CLK=clk D[0]=a[0] D[1]=a[1] D[2]=a[2] Q[0]=q[0] Q[1]=q[1] Q[2]=q[2]
.param CLK_POLARITY 0
.param WIDTH 00000000000000000000000000000011
.subckt $dff CLK=clk D[0]=a[0] D[1]=a[1] D[2]=a[2] Q[0]=w[0] Q[1]=w[1] Q[2]=w[2]
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000000011
.end
