module wideexpr_00981(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ($unsigned(s3))>>>((ctrl[5]?(ctrl[3]?(4'sb1011)^($signed(u7)):+(-(s7))):$signed((ctrl[1]?-(3'sb000):4'sb0110))));
  assign y1 = (ctrl[4]?s1:(s6)|($signed(s6)));
  assign y2 = (ctrl[1]?{(($signed(s1))>>>(6'sb001110))+(5'sb10101)}:{2{({$signed(s7),(u5)<=(6'b101010),+(4'b0010),$signed(3'sb110)})>>(+((u2)>=(u0)))}});
  assign y3 = {{3{|((~&($signed((s4)-(4'sb1101))))>>>(3'sb101))}}};
  assign y4 = s4;
  assign y5 = 5'b10110;
  assign y6 = ((ctrl[2]?(2'sb01)>>(s4):(-((ctrl[6]?s6:s3)))<<(+((s1)^(5'sb10011)))))>>($signed($signed(~^(~&(s0)))));
  assign y7 = (ctrl[2]?{(u4)+({3{(s2)|(3'sb110)}}),s6,($signed(5'b01100))<<(((ctrl[7]?u4:s2))^((2'sb00)<<<(u0)))}:s7);
endmodule
