;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ @-1, @-20
	CMP @121, 106
	MOV 0, 7
	MOV 0, 7
	JMZ @-1, @-20
	SUB #212, @8
	SUB #212, @8
	CMP @121, 114
	JMN 3, 2
	ADD 30, 9
	DAT #30, #9
	SPL 0, <802
	SPL 0, <802
	SPL 0, <802
	SUB #212, @8
	JMZ @-1, @-20
	JMZ 30, #9
	JMZ 30, 9
	DAT #30, #9
	ADD #10, 0
	CMP @121, 106
	JMN @212, #8
	SUB <0, 0
	ADD #10, 0
	ADD #10, 0
	SUB <0, 0
	ADD #10, 0
	SUB #72, @200
	SUB #72, @200
	ADD 210, 143
	JMN 3, 2
	SPL 0, <802
	SPL 0, <802
	JMN @212, #8
	SUB #212, @8
	SUB @700, @2
	SPL <300, 90
	JMN @212, #8
	SPL 0, <802
	SPL 0, <802
	MOV -1, <-20
	DJN 121, @100
	SUB 0, -300
	CMP -207, <-130
	SPL 0, <802
