Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Fri Nov 16 14:47:21 2018
| Host         : LAPTOP-8RH9CDEQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file mfp_nexys4_ddr_timing_summary_postroute_physopted.rpt -pb mfp_nexys4_ddr_timing_summary_postroute_physopted.pb -rpx mfp_nexys4_ddr_timing_summary_postroute_physopted.rpx
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 475 register/latch pins with no clock driven by root clock pin: JB[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1037 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8794 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.113     -180.689                     95                19833        0.003        0.000                      0                19833        3.000        0.000                       0                  8804  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}       20.000          50.000          
  clk_out2_clk_wiz_0    {0.000 6.667}        13.333          75.000          
  clk_out3_clk_wiz_0    {0.000 94.815}       189.630         5.273           
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
clk_virt                {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
  clk_out2_clk_wiz_0_1  {0.000 6.667}        13.333          75.000          
  clk_out3_clk_wiz_0_1  {0.000 94.815}       189.630         5.273           
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
tck                     {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.080        0.000                      0                18686        0.122        0.000                      0                18686        8.750        0.000                       0                  8496  
  clk_out2_clk_wiz_0          3.925        0.000                      0                  673        0.087        0.000                      0                  673        5.417        0.000                       0                   244  
  clk_out3_clk_wiz_0         91.143        0.000                      0                  103        0.172        0.000                      0                  103       23.730        0.000                       0                    60  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.082        0.000                      0                18686        0.122        0.000                      0                18686        8.750        0.000                       0                  8496  
  clk_out2_clk_wiz_0_1        3.926        0.000                      0                  673        0.087        0.000                      0                  673        5.417        0.000                       0                   244  
  clk_out3_clk_wiz_0_1       91.148        0.000                      0                  103        0.172        0.000                      0                  103       23.730        0.000                       0                    60  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0          3.695        0.000                      0                   33        0.125        0.000                      0                   33  
clk_out3_clk_wiz_0    clk_out1_clk_wiz_0         -1.777      -63.938                     37                   37        0.058        0.000                      0                   37  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.080        0.000                      0                18686        0.032        0.000                      0                18686  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0          3.695        0.000                      0                   33        0.125        0.000                      0                   33  
clk_out3_clk_wiz_0_1  clk_out1_clk_wiz_0         -1.773      -63.774                     37                   37        0.063        0.000                      0                   37  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0          2.640        0.000                      0                   38        0.103        0.000                      0                   38  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0          2.642        0.000                      0                   38        0.104        0.000                      0                   38  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          3.925        0.000                      0                  673        0.003        0.000                      0                  673  
clk_out1_clk_wiz_0    clk_out3_clk_wiz_0         -2.113     -116.751                     58                   58        0.068        0.000                      0                   58  
clk_out1_clk_wiz_0_1  clk_out3_clk_wiz_0         -2.113     -116.751                     58                   58        0.068        0.000                      0                   58  
clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0         91.143        0.000                      0                  103        0.039        0.000                      0                  103  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.080        0.000                      0                18686        0.032        0.000                      0                18686  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1        3.697        0.000                      0                   33        0.127        0.000                      0                   33  
clk_out3_clk_wiz_0    clk_out1_clk_wiz_0_1       -1.777      -63.938                     37                   37        0.058        0.000                      0                   37  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1        3.697        0.000                      0                   33        0.127        0.000                      0                   33  
clk_out3_clk_wiz_0_1  clk_out1_clk_wiz_0_1       -1.773      -63.774                     37                   37        0.063        0.000                      0                   37  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1        2.640        0.000                      0                   38        0.103        0.000                      0                   38  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        3.925        0.000                      0                  673        0.003        0.000                      0                  673  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1        2.642        0.000                      0                   38        0.104        0.000                      0                   38  
clk_out1_clk_wiz_0    clk_out3_clk_wiz_0_1       -2.109     -116.494                     58                   58        0.072        0.000                      0                   58  
clk_out3_clk_wiz_0    clk_out3_clk_wiz_0_1       91.143        0.000                      0                  103        0.039        0.000                      0                  103  
clk_out1_clk_wiz_0_1  clk_out3_clk_wiz_0_1       -2.109     -116.494                     58                   58        0.072        0.000                      0                   58  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         13.767        0.000                      0                  188        0.546        0.000                      0                  188  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         13.767        0.000                      0                  188        0.456        0.000                      0                  188  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       13.767        0.000                      0                  188        0.456        0.000                      0                  188  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       13.769        0.000                      0                  188        0.546        0.000                      0                  188  
**async_default**     clk_out1_clk_wiz_0    clk_out2_clk_wiz_0          1.475        0.000                      0                   80        0.555        0.000                      0                   80  
**async_default**     clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0          1.477        0.000                      0                   80        0.557        0.000                      0                   80  
**async_default**     clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1        1.475        0.000                      0                   80        0.555        0.000                      0                   80  
**async_default**     clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1        1.477        0.000                      0                   80        0.557        0.000                      0                   80  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.221ns  (logic 4.056ns (21.102%)  route 15.165ns (78.898%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.563    17.484    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.124    17.608 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.872    18.480    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.090    19.092    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.560    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.560    
                         arrival time                         -18.480    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.248ns  (logic 4.056ns (21.072%)  route 15.192ns (78.928%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.686    17.608    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y15         LUT4 (Prop_lut4_I3_O)        0.124    17.732 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.776    18.508    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.759    18.739    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.235    
                         clock uncertainty           -0.090    19.145    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.613    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.613    
                         arrival time                         -18.508    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.248ns  (logic 4.056ns (21.072%)  route 15.192ns (78.928%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.686    17.608    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y15         LUT4 (Prop_lut4_I3_O)        0.124    17.732 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.776    18.508    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.759    18.739    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.235    
                         clock uncertainty           -0.090    19.145    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.613    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.613    
                         arrival time                         -18.508    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.082ns  (logic 4.056ns (21.255%)  route 15.026ns (78.745%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.412    17.333    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.124    17.457 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.885    18.342    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.711    18.691    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.187    
                         clock uncertainty           -0.090    19.097    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.565    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.565    
                         arrival time                         -18.342    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.053ns  (logic 4.056ns (21.288%)  route 14.997ns (78.712%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.409    17.330    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.124    17.454 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.858    18.312    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.711    18.691    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.187    
                         clock uncertainty           -0.090    19.097    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.565    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.565    
                         arrival time                         -18.312    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.079ns  (logic 4.056ns (21.259%)  route 15.023ns (78.741%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.467    17.388    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.124    17.512 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.826    18.338    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.090    19.140    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.608    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.608    
                         arrival time                         -18.338    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.029ns  (logic 4.056ns (21.315%)  route 14.973ns (78.685%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.572    17.493    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.124    17.617 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.671    18.289    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.090    19.092    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.560    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.560    
                         arrival time                         -18.289    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.029ns  (logic 4.056ns (21.315%)  route 14.973ns (78.685%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.572    17.493    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.124    17.617 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.671    18.289    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.090    19.092    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.560    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.560    
                         arrival time                         -18.289    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.028ns  (logic 4.056ns (21.316%)  route 14.972ns (78.684%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.563    17.484    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.124    17.608 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.679    18.288    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.090    19.092    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.560    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.560    
                         arrival time                         -18.288    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.068ns  (logic 4.056ns (21.272%)  route 15.012ns (78.728%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.467    17.388    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.124    17.512 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.815    18.327    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.090    19.140    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.608    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.608    
                         arrival time                         -18.327    
  -------------------------------------------------------------------
                         slack                                  0.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.628    -0.536    mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/clk_out1
    SLICE_X33Y21         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.339    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/iqual_49
    SLICE_X33Y21         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.900    -0.773    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X33Y21         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/C
                         clock pessimism              0.238    -0.536    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.075    -0.461    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.476%)  route 0.307ns (68.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X61Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/Q
                         net (fo=7, routed)           0.307    -0.088    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/A1
    SLICE_X58Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.901    -0.772    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/WCLK
    SLICE_X58Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.251    -0.522    
    SLICE_X58Y15         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.213    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.476%)  route 0.307ns (68.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X61Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/Q
                         net (fo=7, routed)           0.307    -0.088    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/A1
    SLICE_X58Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.901    -0.772    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/WCLK
    SLICE_X58Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.251    -0.522    
    SLICE_X58Y15         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.213    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.636    -0.528    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/clk_out1
    SLICE_X32Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[4]/Q
                         net (fo=1, routed)           0.053    -0.334    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/Q[4]
    SLICE_X33Y10         LUT6 (Prop_lut6_I2_O)        0.045    -0.289 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[12]_i_1__66/O
                         net (fo=1, routed)           0.000    -0.289    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[12]
    SLICE_X33Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.910    -0.763    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X33Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[12]/C
                         clock pessimism              0.249    -0.515    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.092    -0.423    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.628    -0.536    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/clk_out1
    SLICE_X15Y25         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.308    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/Q[2]
    SLICE_X14Y25         LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q[2]_i_1__75/O
                         net (fo=1, routed)           0.000    -0.263    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/D[2]
    SLICE_X14Y25         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.900    -0.773    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X14Y25         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[2]/C
                         clock pessimism              0.251    -0.523    
    SLICE_X14Y25         FDRE (Hold_fdre_C_D)         0.120    -0.403    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X11Y32         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/Q
                         net (fo=1, routed)           0.087    -0.301    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[14]
    SLICE_X10Y32         LUT3 (Prop_lut3_I0_O)        0.045    -0.256 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[14]_i_1__37/O
                         net (fo=1, routed)           0.000    -0.256    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[14]
    SLICE_X10Y32         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.908    -0.765    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X10Y32         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/C
                         clock pessimism              0.250    -0.516    
    SLICE_X10Y32         FDRE (Hold_fdre_C_D)         0.120    -0.396    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.330%)  route 0.059ns (29.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.638    -0.526    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X19Y11         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[27]/Q
                         net (fo=1, routed)           0.059    -0.325    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[27]
    SLICE_X18Y11         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.914    -0.759    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X18Y11         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]/C
                         clock pessimism              0.247    -0.513    
    SLICE_X18Y11         FDRE (Hold_fdre_C_D)         0.047    -0.466    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 debounce/shift_swtch11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.640    -0.524    debounce/clk_out1
    SLICE_X17Y5          FDRE                                         r  debounce/shift_swtch11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  debounce/shift_swtch11_reg[3]/Q
                         net (fo=1, routed)           0.058    -0.324    debounce/shift_swtch11[3]
    SLICE_X16Y5          LUT5 (Prop_lut5_I0_O)        0.045    -0.279 r  debounce/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    debounce/swtch_db[11]_i_1_n_0
    SLICE_X16Y5          FDRE                                         r  debounce/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.916    -0.757    debounce/clk_out1
    SLICE_X16Y5          FDRE                                         r  debounce/swtch_db_reg[11]/C
                         clock pessimism              0.247    -0.511    
    SLICE_X16Y5          FDRE (Hold_fdre_C_D)         0.091    -0.420    debounce/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[15]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.224%)  route 0.179ns (54.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.576    -0.588    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X8Y52          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[15]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[15]_rep__0/Q
                         net (fo=20, routed)          0.179    -0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/write_addr[13]
    RAMB36_X0Y10         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.888    -0.785    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
                         clock pessimism              0.254    -0.531    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.129    -0.402    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.844%)  route 0.238ns (59.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.638    -0.526    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X10Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[9]/Q
                         net (fo=18, routed)          0.238    -0.124    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/HADDR_d_reg[9][7]
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.953    -0.720    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/clk_out1
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.448    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.265    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y10     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y11     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y8      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y9      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y8      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y9      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y10     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y11     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 3.281ns (37.212%)  route 5.536ns (62.788%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 11.990 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.319     6.611 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=8, routed)           1.529     8.140    rojobot31_0/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.990    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.568    12.558    
                         clock uncertainty           -0.084    12.474    
    SLICE_X9Y26          FDCE (Setup_fdce_C_CE)      -0.409    12.065    rojobot31_0/inst/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 3.281ns (37.212%)  route 5.536ns (62.788%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 11.990 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.319     6.611 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=8, routed)           1.529     8.140    rojobot31_0/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.990    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.568    12.558    
                         clock uncertainty           -0.084    12.474    
    SLICE_X9Y26          FDCE (Setup_fdce_C_CE)      -0.409    12.065    rojobot31_0/inst/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 3.281ns (37.212%)  route 5.536ns (62.788%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 11.990 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.319     6.611 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=8, routed)           1.529     8.140    rojobot31_0/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.990    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[4]/C
                         clock pessimism              0.568    12.558    
                         clock uncertainty           -0.084    12.474    
    SLICE_X9Y26          FDCE (Setup_fdce_C_CE)      -0.409    12.065    rojobot31_0/inst/BOTREGIF/MapY_reg[4]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 3.281ns (37.212%)  route 5.536ns (62.788%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 11.990 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.319     6.611 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=8, routed)           1.529     8.140    rojobot31_0/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.990    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[6]/C
                         clock pessimism              0.568    12.558    
                         clock uncertainty           -0.084    12.474    
    SLICE_X9Y26          FDCE (Setup_fdce_C_CE)      -0.409    12.065    rojobot31_0/inst/BOTREGIF/MapY_reg[6]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 3.289ns (36.477%)  route 5.728ns (63.523%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 f  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.327     6.619 r  rojobot31_0/inst/BOTCPU/MapX[6]_i_1/O
                         net (fo=8, routed)           1.721     8.340    rojobot31_0/inst/BOTREGIF/write_strobe_flop_5[0]
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.675    11.988    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.084    12.472    
    SLICE_X8Y25          FDCE (Setup_fdce_C_CE)      -0.169    12.303    rojobot31_0/inst/BOTREGIF/MapX_reg[1]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 3.289ns (36.477%)  route 5.728ns (63.523%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 f  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.327     6.619 r  rojobot31_0/inst/BOTCPU/MapX[6]_i_1/O
                         net (fo=8, routed)           1.721     8.340    rojobot31_0/inst/BOTREGIF/write_strobe_flop_5[0]
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.675    11.988    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.084    12.472    
    SLICE_X8Y25          FDCE (Setup_fdce_C_CE)      -0.169    12.303    rojobot31_0/inst/BOTREGIF/MapX_reg[2]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 3.289ns (36.477%)  route 5.728ns (63.523%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 f  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.327     6.619 r  rojobot31_0/inst/BOTCPU/MapX[6]_i_1/O
                         net (fo=8, routed)           1.721     8.340    rojobot31_0/inst/BOTREGIF/write_strobe_flop_5[0]
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.675    11.988    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[4]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.084    12.472    
    SLICE_X8Y25          FDCE (Setup_fdce_C_CE)      -0.169    12.303    rojobot31_0/inst/BOTREGIF/MapX_reg[4]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 3.289ns (36.477%)  route 5.728ns (63.523%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 f  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.327     6.619 r  rojobot31_0/inst/BOTCPU/MapX[6]_i_1/O
                         net (fo=8, routed)           1.721     8.340    rojobot31_0/inst/BOTREGIF/write_strobe_flop_5[0]
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.675    11.988    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[6]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.084    12.472    
    SLICE_X8Y25          FDCE (Setup_fdce_C_CE)      -0.169    12.303    rojobot31_0/inst/BOTREGIF/MapX_reg[6]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.640ns  (logic 3.281ns (37.976%)  route 5.359ns (62.024%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.319     6.611 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=8, routed)           1.351     7.962    rojobot31_0/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X9Y24          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.675    11.988    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y24          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.584    12.572    
                         clock uncertainty           -0.084    12.488    
    SLICE_X9Y24          FDCE (Setup_fdce_C_CE)      -0.409    12.079    rojobot31_0/inst/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                         12.079    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                  4.117    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.640ns  (logic 3.281ns (37.976%)  route 5.359ns (62.024%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.319     6.611 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=8, routed)           1.351     7.962    rojobot31_0/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X9Y24          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.675    11.988    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y24          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[3]/C
                         clock pessimism              0.584    12.572    
                         clock uncertainty           -0.084    12.488    
    SLICE_X9Y24          FDCE (Setup_fdce_C_CE)      -0.409    12.079    rojobot31_0/inst/BOTREGIF/MapY_reg[3]
  -------------------------------------------------------------------
                         required time                         12.079    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                  4.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y4           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.225    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y4           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.225    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y4           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.225    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y4           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.225    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y4           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.225    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y4           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.225    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y4           RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.225    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y4           RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.225    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.651%)  route 0.291ns (67.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.291    -0.063    rojobot31_0/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X6Y5           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X6Y5           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y5           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.169    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.651%)  route 0.291ns (67.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.291    -0.063    rojobot31_0/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X6Y5           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X6Y5           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y5           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.169    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y1      rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y5      world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y5      world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y18   clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X8Y3       nolabel_line161/douta_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X7Y14      nolabel_line161/douta_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X7Y27      nolabel_line161/doutb_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X7Y27      nolabel_line161/doutb_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X7Y4       rojobot31_0/inst/BOTCPU/address_loop[0].pc_flop/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y4       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y4       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y4       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y4       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y3       rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y3       rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y4       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y4       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y4       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y4       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y5       rojobot31_0/inst/BOTCPU/upper_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y5       rojobot31_0/inst/BOTCPU/upper_reg_banks/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       91.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.143ns  (required time - arrival time)
  Source:                 mhp_axd1362/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/MOSI_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0 fall@94.815ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 1.091ns (30.943%)  route 2.435ns (69.057%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 93.484 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.821    -0.719    mhp_axd1362/CLK
    SLICE_X13Y1          FDSE                                         r  mhp_axd1362/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDSE (Prop_fdse_C_Q)         0.456    -0.263 r  mhp_axd1362/accel_data_reg[1]/Q
                         net (fo=8, routed)           1.577     1.314    mhp_axd1362/accel_data[1]
    SLICE_X18Y0          LUT6 (Prop_lut6_I3_O)        0.124     1.438 r  mhp_axd1362/MOSI_i_6/O
                         net (fo=1, routed)           0.000     1.438    mhp_axd1362/MOSI_i_6_n_0
    SLICE_X18Y0          MUXF7 (Prop_muxf7_I0_O)      0.212     1.650 r  mhp_axd1362/MOSI_reg_i_4/O
                         net (fo=1, routed)           0.858     2.508    mhp_axd1362/MOSI_reg_i_4_n_0
    SLICE_X19Y0          LUT6 (Prop_lut6_I1_O)        0.299     2.807 r  mhp_axd1362/MOSI_i_2/O
                         net (fo=1, routed)           0.000     2.807    mhp_axd1362/MOSI_i_2_n_0
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690    93.484    mhp_axd1362/CLK
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.568    94.052    
                         clock uncertainty           -0.134    93.918    
    SLICE_X19Y0          FDRE (Setup_fdre_C_D)        0.032    93.950    mhp_axd1362/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.950    
                         arrival time                          -2.807    
  -------------------------------------------------------------------
                         slack                                 91.143    

Slack (MET) :             91.571ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/MOSI_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0 fall@94.815ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.715ns (24.804%)  route 2.168ns (75.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 93.484 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820    -0.720    mhp_axd1362/CLK
    SLICE_X18Y2          FDRE                                         r  mhp_axd1362/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDRE (Prop_fdre_C_Q)         0.419    -0.301 r  mhp_axd1362/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=23, routed)          1.542     1.242    mhp_axd1362/SPI_state__0[0]
    SLICE_X26Y0          LUT3 (Prop_lut3_I2_O)        0.296     1.538 r  mhp_axd1362/MOSI_i_1/O
                         net (fo=1, routed)           0.625     2.163    mhp_axd1362/MOSI_i_1_n_0
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/MOSI_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690    93.484    mhp_axd1362/CLK
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.586    94.070    
                         clock uncertainty           -0.134    93.936    
    SLICE_X19Y0          FDRE (Setup_fdre_C_CE)      -0.202    93.734    mhp_axd1362/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.734    
                         arrival time                          -2.163    
  -------------------------------------------------------------------
                         slack                                 91.571    

Slack (MET) :             185.767ns  (required time - arrival time)
  Source:                 mhp_axd1362/counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/accel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.794ns (23.124%)  route 2.640ns (76.876%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 188.299 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.821    -0.719    mhp_axd1362/CLK
    SLICE_X12Y1          FDSE                                         r  mhp_axd1362/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDSE (Prop_fdse_C_Q)         0.518    -0.201 r  mhp_axd1362/counter_reg[2]/Q
                         net (fo=11, routed)          1.463     1.263    mhp_axd1362/counter_reg_n_0_[2]
    SLICE_X20Y2          LUT4 (Prop_lut4_I0_O)        0.124     1.387 r  mhp_axd1362/accel_data[3]_i_2/O
                         net (fo=3, routed)           0.833     2.220    mhp_axd1362/accel_data[3]_i_2_n_0
    SLICE_X21Y0          LUT5 (Prop_lut5_I3_O)        0.152     2.372 r  mhp_axd1362/accel_data[2]_i_1/O
                         net (fo=1, routed)           0.343     2.715    mhp_axd1362/accel_data[2]_i_1_n_0
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690   188.299    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[2]/C
                         clock pessimism              0.568   188.867    
                         clock uncertainty           -0.134   188.733    
    SLICE_X22Y1          FDRE (Setup_fdre_C_D)       -0.251   188.482    mhp_axd1362/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                        188.482    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                185.767    

Slack (MET) :             185.833ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/accel_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.730ns (21.657%)  route 2.641ns (78.343%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 188.299 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820    -0.720    mhp_axd1362/CLK
    SLICE_X18Y2          FDSE                                         r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDSE (Prop_fdse_C_Q)         0.456    -0.264 r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=23, routed)          1.358     1.095    mhp_axd1362/SPI_state__0[2]
    SLICE_X19Y1          LUT4 (Prop_lut4_I0_O)        0.124     1.219 r  mhp_axd1362/accel_data[7]_i_3/O
                         net (fo=4, routed)           0.664     1.883    mhp_axd1362/accel_data[7]_i_3_n_0
    SLICE_X16Y0          LUT5 (Prop_lut5_I3_O)        0.150     2.033 r  mhp_axd1362/accel_data[7]_i_2/O
                         net (fo=1, routed)           0.619     2.651    mhp_axd1362/accel_data[7]_i_2_n_0
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690   188.299    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[7]/C
                         clock pessimism              0.568   188.867    
                         clock uncertainty           -0.134   188.733    
    SLICE_X22Y1          FDRE (Setup_fdre_C_D)       -0.249   188.484    mhp_axd1362/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                        188.484    
                         arrival time                          -2.651    
  -------------------------------------------------------------------
                         slack                                185.833    

Slack (MET) :             185.906ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.715ns (21.407%)  route 2.625ns (78.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.821    -0.719    mhp_axd1362/CLK
    SLICE_X13Y1          FDRE                                         r  mhp_axd1362/FSM_sequential_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.419    -0.300 f  mhp_axd1362/FSM_sequential_address_reg[0]/Q
                         net (fo=12, routed)          1.626     1.326    mhp_axd1362/address__0[0]
    SLICE_X17Y0          LUT6 (Prop_lut6_I5_O)        0.296     1.622 r  mhp_axd1362/z_acc_reg_temp[11]_i_1/O
                         net (fo=5, routed)           0.999     2.621    mhp_axd1362/z_acc_reg_temp[11]_i_1_n_0
    SLICE_X27Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.689   188.298    mhp_axd1362/CLK
    SLICE_X27Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[10]/C
                         clock pessimism              0.568   188.866    
                         clock uncertainty           -0.134   188.732    
    SLICE_X27Y1          FDRE (Setup_fdre_C_CE)      -0.205   188.527    mhp_axd1362/z_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                        188.527    
                         arrival time                          -2.621    
  -------------------------------------------------------------------
                         slack                                185.906    

Slack (MET) :             186.181ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/instruction_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.839ns (25.380%)  route 2.467ns (74.620%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 188.302 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820    -0.720    mhp_axd1362/CLK
    SLICE_X18Y2          FDRE                                         r  mhp_axd1362/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDRE (Prop_fdre_C_Q)         0.419    -0.301 r  mhp_axd1362/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=23, routed)          1.251     0.950    mhp_axd1362/SPI_state__0[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I2_O)        0.296     1.246 f  mhp_axd1362/FSM_sequential_address[2]_i_3/O
                         net (fo=6, routed)           1.216     2.462    mhp_axd1362/FSM_sequential_address[2]_i_3_n_0
    SLICE_X13Y1          LUT5 (Prop_lut5_I0_O)        0.124     2.586 r  mhp_axd1362/instruction_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.586    mhp_axd1362/instruction_reg[0]_i_1_n_0
    SLICE_X13Y1          FDRE                                         r  mhp_axd1362/instruction_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.693   188.302    mhp_axd1362/CLK
    SLICE_X13Y1          FDRE                                         r  mhp_axd1362/instruction_reg_reg[0]/C
                         clock pessimism              0.568   188.870    
                         clock uncertainty           -0.134   188.736    
    SLICE_X13Y1          FDRE (Setup_fdre_C_D)        0.031   188.767    mhp_axd1362/instruction_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        188.767    
                         arrival time                          -2.586    
  -------------------------------------------------------------------
                         slack                                186.181    

Slack (MET) :             186.267ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.580ns (19.342%)  route 2.419ns (80.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 188.299 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820    -0.720    mhp_axd1362/CLK
    SLICE_X18Y2          FDSE                                         r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDSE (Prop_fdse_C_Q)         0.456    -0.264 r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=23, routed)          1.812     1.548    mhp_axd1362/SPI_state__0[2]
    SLICE_X18Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.672 r  mhp_axd1362/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.607     2.279    mhp_axd1362/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690   188.299    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[0]/C
                         clock pessimism              0.586   188.885    
                         clock uncertainty           -0.134   188.751    
    SLICE_X18Y1          FDRE (Setup_fdre_C_CE)      -0.205   188.546    mhp_axd1362/z_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                        188.546    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                186.267    

Slack (MET) :             186.267ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.580ns (19.342%)  route 2.419ns (80.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 188.299 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820    -0.720    mhp_axd1362/CLK
    SLICE_X18Y2          FDSE                                         r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDSE (Prop_fdse_C_Q)         0.456    -0.264 r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=23, routed)          1.812     1.548    mhp_axd1362/SPI_state__0[2]
    SLICE_X18Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.672 r  mhp_axd1362/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.607     2.279    mhp_axd1362/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690   188.299    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[1]/C
                         clock pessimism              0.586   188.885    
                         clock uncertainty           -0.134   188.751    
    SLICE_X18Y1          FDRE (Setup_fdre_C_CE)      -0.205   188.546    mhp_axd1362/z_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                        188.546    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                186.267    

Slack (MET) :             186.267ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.580ns (19.342%)  route 2.419ns (80.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 188.299 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820    -0.720    mhp_axd1362/CLK
    SLICE_X18Y2          FDSE                                         r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDSE (Prop_fdse_C_Q)         0.456    -0.264 r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=23, routed)          1.812     1.548    mhp_axd1362/SPI_state__0[2]
    SLICE_X18Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.672 r  mhp_axd1362/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.607     2.279    mhp_axd1362/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690   188.299    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[2]/C
                         clock pessimism              0.586   188.885    
                         clock uncertainty           -0.134   188.751    
    SLICE_X18Y1          FDRE (Setup_fdre_C_CE)      -0.205   188.546    mhp_axd1362/z_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                        188.546    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                186.267    

Slack (MET) :             186.267ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.580ns (19.342%)  route 2.419ns (80.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 188.299 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820    -0.720    mhp_axd1362/CLK
    SLICE_X18Y2          FDSE                                         r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDSE (Prop_fdse_C_Q)         0.456    -0.264 r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=23, routed)          1.812     1.548    mhp_axd1362/SPI_state__0[2]
    SLICE_X18Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.672 r  mhp_axd1362/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.607     2.279    mhp_axd1362/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690   188.299    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[3]/C
                         clock pessimism              0.586   188.885    
                         clock uncertainty           -0.134   188.751    
    SLICE_X18Y1          FDRE (Setup_fdre_C_CE)      -0.205   188.546    mhp_axd1362/z_acc_reg_temp_reg[3]
  -------------------------------------------------------------------
                         required time                        188.546    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                186.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/x_acc_reg_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.514%)  route 0.122ns (46.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.642    -0.522    mhp_axd1362/CLK
    SLICE_X13Y1          FDSE                                         r  mhp_axd1362/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  mhp_axd1362/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.122    -0.258    mhp_axd1362/accel_data[1]
    SLICE_X15Y2          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X15Y2          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[9]/C
                         clock pessimism              0.251    -0.506    
    SLICE_X15Y2          FDRE (Hold_fdre_C_D)         0.075    -0.431    mhp_axd1362/x_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.914%)  route 0.151ns (54.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  mhp_axd1362/accel_data_reg[2]/Q
                         net (fo=8, routed)           0.151    -0.244    mhp_axd1362/accel_data[2]
    SLICE_X27Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.916    -0.757    mhp_axd1362/CLK
    SLICE_X27Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[10]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X27Y1          FDRE (Hold_fdre_C_D)         0.022    -0.464    mhp_axd1362/z_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.128ns (45.381%)  route 0.154ns (54.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  mhp_axd1362/accel_data_reg[7]/Q
                         net (fo=5, routed)           0.154    -0.241    mhp_axd1362/accel_data[7]
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[7]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X18Y1          FDRE (Hold_fdre_C_D)         0.024    -0.461    mhp_axd1362/z_acc_reg_temp_reg[7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.306%)  route 0.192ns (57.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/accel_data_reg[6]/Q
                         net (fo=5, routed)           0.192    -0.189    mhp_axd1362/accel_data[6]
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[6]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X16Y2          FDRE (Hold_fdre_C_D)         0.075    -0.410    mhp_axd1362/y_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 mhp_axd1362/FSM_sequential_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/rw_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.776%)  route 0.173ns (48.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.642    -0.522    mhp_axd1362/CLK
    SLICE_X13Y1          FDRE                                         r  mhp_axd1362/FSM_sequential_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  mhp_axd1362/FSM_sequential_address_reg[1]/Q
                         net (fo=12, routed)          0.173    -0.207    mhp_axd1362/address__0[1]
    SLICE_X12Y1          LUT5 (Prop_lut5_I3_O)        0.045    -0.162 r  mhp_axd1362/rw_i_1/O
                         net (fo=1, routed)           0.000    -0.162    mhp_axd1362/rw_i_1_n_0
    SLICE_X12Y1          FDSE                                         r  mhp_axd1362/rw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X12Y1          FDSE                                         r  mhp_axd1362/rw_reg/C
                         clock pessimism              0.248    -0.509    
    SLICE_X12Y1          FDSE (Hold_fdse_C_D)         0.121    -0.388    mhp_axd1362/rw_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.051%)  route 0.194ns (57.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/accel_data_reg[5]/Q
                         net (fo=5, routed)           0.194    -0.187    mhp_axd1362/accel_data[5]
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[5]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X16Y2          FDRE (Hold_fdre_C_D)         0.071    -0.414    mhp_axd1362/y_acc_reg_temp_reg[5]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.208%)  route 0.201ns (58.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/accel_data_reg[6]/Q
                         net (fo=5, routed)           0.201    -0.181    mhp_axd1362/accel_data[6]
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[6]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X18Y1          FDRE (Hold_fdre_C_D)         0.075    -0.410    mhp_axd1362/z_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/x_acc_reg_temp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.241%)  route 0.178ns (55.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/accel_data_reg[3]/Q
                         net (fo=8, routed)           0.178    -0.204    mhp_axd1362/accel_data[3]
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[11]/C
                         clock pessimism              0.250    -0.507    
    SLICE_X20Y0          FDRE (Hold_fdre_C_D)         0.071    -0.436    mhp_axd1362/x_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/x_acc_reg_temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.234%)  route 0.149ns (53.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  mhp_axd1362/accel_data_reg[2]/Q
                         net (fo=8, routed)           0.149    -0.246    mhp_axd1362/accel_data[2]
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[10]/C
                         clock pessimism              0.250    -0.507    
    SLICE_X20Y0          FDRE (Hold_fdre_C_D)         0.022    -0.485    mhp_axd1362/x_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 mhp_axd1362/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.577%)  route 0.160ns (43.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.642    -0.522    mhp_axd1362/CLK
    SLICE_X12Y1          FDSE                                         r  mhp_axd1362/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDSE (Prop_fdse_C_Q)         0.164    -0.358 r  mhp_axd1362/counter_reg[1]/Q
                         net (fo=16, routed)          0.160    -0.197    mhp_axd1362/counter_reg_n_0_[1]
    SLICE_X12Y1          LUT5 (Prop_lut5_I4_O)        0.045    -0.152 r  mhp_axd1362/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    mhp_axd1362/counter[1]_i_1_n_0
    SLICE_X12Y1          FDSE                                         r  mhp_axd1362/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X12Y1          FDSE                                         r  mhp_axd1362/counter_reg[1]/C
                         clock pessimism              0.235    -0.522    
    SLICE_X12Y1          FDSE (Hold_fdse_C_D)         0.121    -0.401    mhp_axd1362/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 94.815 }
Period(ns):         189.630
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         189.630     187.474    BUFGCTRL_X0Y16   clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         189.630     188.381    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X18Y2      mhp_axd1362/FSM_sequential_SPI_state_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X18Y2      mhp_axd1362/FSM_sequential_SPI_state_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X18Y2      mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X13Y1      mhp_axd1362/FSM_sequential_address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X13Y1      mhp_axd1362/FSM_sequential_address_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X13Y1      mhp_axd1362/FSM_sequential_address_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X19Y0      mhp_axd1362/MOSI_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X22Y1      mhp_axd1362/accel_data_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       189.630     23.730     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X18Y2      mhp_axd1362/FSM_sequential_SPI_state_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X18Y2      mhp_axd1362/FSM_sequential_SPI_state_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X18Y2      mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X19Y0      mhp_axd1362/MOSI_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/accel_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/accel_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/accel_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/accel_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/accel_data_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/accel_data_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X18Y2      mhp_axd1362/FSM_sequential_SPI_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X18Y2      mhp_axd1362/FSM_sequential_SPI_state_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X18Y2      mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X13Y1      mhp_axd1362/FSM_sequential_address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X13Y1      mhp_axd1362/FSM_sequential_address_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X13Y1      mhp_axd1362/FSM_sequential_address_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X19Y0      mhp_axd1362/MOSI_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/accel_data_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X13Y1      mhp_axd1362/accel_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/accel_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.221ns  (logic 4.056ns (21.102%)  route 15.165ns (78.898%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.563    17.484    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.124    17.608 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.872    18.480    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.088    19.094    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.562    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.562    
                         arrival time                         -18.480    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.248ns  (logic 4.056ns (21.072%)  route 15.192ns (78.928%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.686    17.608    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y15         LUT4 (Prop_lut4_I3_O)        0.124    17.732 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.776    18.508    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.759    18.739    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.235    
                         clock uncertainty           -0.088    19.147    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.615    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                         -18.508    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.248ns  (logic 4.056ns (21.072%)  route 15.192ns (78.928%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.686    17.608    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y15         LUT4 (Prop_lut4_I3_O)        0.124    17.732 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.776    18.508    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.759    18.739    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.235    
                         clock uncertainty           -0.088    19.147    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.615    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.615    
                         arrival time                         -18.508    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.082ns  (logic 4.056ns (21.255%)  route 15.026ns (78.745%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.412    17.333    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.124    17.457 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.885    18.342    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.711    18.691    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.187    
                         clock uncertainty           -0.088    19.099    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.567    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.567    
                         arrival time                         -18.342    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.053ns  (logic 4.056ns (21.288%)  route 14.997ns (78.712%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.409    17.330    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.124    17.454 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.858    18.312    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.711    18.691    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.187    
                         clock uncertainty           -0.088    19.099    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.567    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.567    
                         arrival time                         -18.312    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.079ns  (logic 4.056ns (21.259%)  route 15.023ns (78.741%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.467    17.388    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.124    17.512 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.826    18.338    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.088    19.142    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.610    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.610    
                         arrival time                         -18.338    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.029ns  (logic 4.056ns (21.315%)  route 14.973ns (78.685%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.572    17.493    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.124    17.617 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.671    18.289    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.088    19.094    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.562    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.562    
                         arrival time                         -18.289    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.029ns  (logic 4.056ns (21.315%)  route 14.973ns (78.685%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.572    17.493    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.124    17.617 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.671    18.289    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.088    19.094    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.562    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.562    
                         arrival time                         -18.289    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.028ns  (logic 4.056ns (21.316%)  route 14.972ns (78.684%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.563    17.484    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.124    17.608 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.679    18.288    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.088    19.094    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.562    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.562    
                         arrival time                         -18.288    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.068ns  (logic 4.056ns (21.272%)  route 15.012ns (78.728%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.467    17.388    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.124    17.512 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.815    18.327    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.088    19.142    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.610    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.610    
                         arrival time                         -18.327    
  -------------------------------------------------------------------
                         slack                                  0.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.628    -0.536    mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/clk_out1
    SLICE_X33Y21         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.339    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/iqual_49
    SLICE_X33Y21         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.900    -0.773    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X33Y21         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/C
                         clock pessimism              0.238    -0.536    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.075    -0.461    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.476%)  route 0.307ns (68.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X61Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/Q
                         net (fo=7, routed)           0.307    -0.088    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/A1
    SLICE_X58Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.901    -0.772    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/WCLK
    SLICE_X58Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.251    -0.522    
    SLICE_X58Y15         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.213    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.476%)  route 0.307ns (68.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X61Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/Q
                         net (fo=7, routed)           0.307    -0.088    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/A1
    SLICE_X58Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.901    -0.772    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/WCLK
    SLICE_X58Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.251    -0.522    
    SLICE_X58Y15         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.213    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.636    -0.528    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/clk_out1
    SLICE_X32Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[4]/Q
                         net (fo=1, routed)           0.053    -0.334    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/Q[4]
    SLICE_X33Y10         LUT6 (Prop_lut6_I2_O)        0.045    -0.289 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[12]_i_1__66/O
                         net (fo=1, routed)           0.000    -0.289    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[12]
    SLICE_X33Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.910    -0.763    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X33Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[12]/C
                         clock pessimism              0.249    -0.515    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.092    -0.423    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.628    -0.536    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/clk_out1
    SLICE_X15Y25         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.308    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/Q[2]
    SLICE_X14Y25         LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q[2]_i_1__75/O
                         net (fo=1, routed)           0.000    -0.263    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/D[2]
    SLICE_X14Y25         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.900    -0.773    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X14Y25         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[2]/C
                         clock pessimism              0.251    -0.523    
    SLICE_X14Y25         FDRE (Hold_fdre_C_D)         0.120    -0.403    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X11Y32         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/Q
                         net (fo=1, routed)           0.087    -0.301    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[14]
    SLICE_X10Y32         LUT3 (Prop_lut3_I0_O)        0.045    -0.256 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[14]_i_1__37/O
                         net (fo=1, routed)           0.000    -0.256    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[14]
    SLICE_X10Y32         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.908    -0.765    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X10Y32         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/C
                         clock pessimism              0.250    -0.516    
    SLICE_X10Y32         FDRE (Hold_fdre_C_D)         0.120    -0.396    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.330%)  route 0.059ns (29.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.638    -0.526    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X19Y11         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[27]/Q
                         net (fo=1, routed)           0.059    -0.325    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[27]
    SLICE_X18Y11         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.914    -0.759    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X18Y11         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]/C
                         clock pessimism              0.247    -0.513    
    SLICE_X18Y11         FDRE (Hold_fdre_C_D)         0.047    -0.466    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 debounce/shift_swtch11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.640    -0.524    debounce/clk_out1
    SLICE_X17Y5          FDRE                                         r  debounce/shift_swtch11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  debounce/shift_swtch11_reg[3]/Q
                         net (fo=1, routed)           0.058    -0.324    debounce/shift_swtch11[3]
    SLICE_X16Y5          LUT5 (Prop_lut5_I0_O)        0.045    -0.279 r  debounce/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    debounce/swtch_db[11]_i_1_n_0
    SLICE_X16Y5          FDRE                                         r  debounce/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.916    -0.757    debounce/clk_out1
    SLICE_X16Y5          FDRE                                         r  debounce/swtch_db_reg[11]/C
                         clock pessimism              0.247    -0.511    
    SLICE_X16Y5          FDRE (Hold_fdre_C_D)         0.091    -0.420    debounce/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[15]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.224%)  route 0.179ns (54.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.576    -0.588    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X8Y52          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[15]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[15]_rep__0/Q
                         net (fo=20, routed)          0.179    -0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/write_addr[13]
    RAMB36_X0Y10         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.888    -0.785    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
                         clock pessimism              0.254    -0.531    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.129    -0.402    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.844%)  route 0.238ns (59.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.638    -0.526    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X10Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[9]/Q
                         net (fo=18, routed)          0.238    -0.124    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/HADDR_d_reg[9][7]
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.953    -0.720    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/clk_out1
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.448    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.265    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y10     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y11     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y8      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y9      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y8      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y9      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y10     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y11     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.926ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 3.281ns (37.212%)  route 5.536ns (62.788%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 11.990 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.319     6.611 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=8, routed)           1.529     8.140    rojobot31_0/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.990    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.568    12.558    
                         clock uncertainty           -0.082    12.475    
    SLICE_X9Y26          FDCE (Setup_fdce_C_CE)      -0.409    12.066    rojobot31_0/inst/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                         12.066    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  3.926    

Slack (MET) :             3.926ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 3.281ns (37.212%)  route 5.536ns (62.788%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 11.990 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.319     6.611 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=8, routed)           1.529     8.140    rojobot31_0/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.990    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.568    12.558    
                         clock uncertainty           -0.082    12.475    
    SLICE_X9Y26          FDCE (Setup_fdce_C_CE)      -0.409    12.066    rojobot31_0/inst/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                         12.066    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  3.926    

Slack (MET) :             3.926ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 3.281ns (37.212%)  route 5.536ns (62.788%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 11.990 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.319     6.611 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=8, routed)           1.529     8.140    rojobot31_0/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.990    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[4]/C
                         clock pessimism              0.568    12.558    
                         clock uncertainty           -0.082    12.475    
    SLICE_X9Y26          FDCE (Setup_fdce_C_CE)      -0.409    12.066    rojobot31_0/inst/BOTREGIF/MapY_reg[4]
  -------------------------------------------------------------------
                         required time                         12.066    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  3.926    

Slack (MET) :             3.926ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 3.281ns (37.212%)  route 5.536ns (62.788%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 11.990 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.319     6.611 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=8, routed)           1.529     8.140    rojobot31_0/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.990    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[6]/C
                         clock pessimism              0.568    12.558    
                         clock uncertainty           -0.082    12.475    
    SLICE_X9Y26          FDCE (Setup_fdce_C_CE)      -0.409    12.066    rojobot31_0/inst/BOTREGIF/MapY_reg[6]
  -------------------------------------------------------------------
                         required time                         12.066    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  3.926    

Slack (MET) :             3.965ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 3.289ns (36.477%)  route 5.728ns (63.523%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 f  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.327     6.619 r  rojobot31_0/inst/BOTCPU/MapX[6]_i_1/O
                         net (fo=8, routed)           1.721     8.340    rojobot31_0/inst/BOTREGIF/write_strobe_flop_5[0]
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.675    11.988    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.082    12.473    
    SLICE_X8Y25          FDCE (Setup_fdce_C_CE)      -0.169    12.304    rojobot31_0/inst/BOTREGIF/MapX_reg[1]
  -------------------------------------------------------------------
                         required time                         12.304    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  3.965    

Slack (MET) :             3.965ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 3.289ns (36.477%)  route 5.728ns (63.523%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 f  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.327     6.619 r  rojobot31_0/inst/BOTCPU/MapX[6]_i_1/O
                         net (fo=8, routed)           1.721     8.340    rojobot31_0/inst/BOTREGIF/write_strobe_flop_5[0]
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.675    11.988    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.082    12.473    
    SLICE_X8Y25          FDCE (Setup_fdce_C_CE)      -0.169    12.304    rojobot31_0/inst/BOTREGIF/MapX_reg[2]
  -------------------------------------------------------------------
                         required time                         12.304    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  3.965    

Slack (MET) :             3.965ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 3.289ns (36.477%)  route 5.728ns (63.523%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 f  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.327     6.619 r  rojobot31_0/inst/BOTCPU/MapX[6]_i_1/O
                         net (fo=8, routed)           1.721     8.340    rojobot31_0/inst/BOTREGIF/write_strobe_flop_5[0]
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.675    11.988    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[4]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.082    12.473    
    SLICE_X8Y25          FDCE (Setup_fdce_C_CE)      -0.169    12.304    rojobot31_0/inst/BOTREGIF/MapX_reg[4]
  -------------------------------------------------------------------
                         required time                         12.304    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  3.965    

Slack (MET) :             3.965ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 3.289ns (36.477%)  route 5.728ns (63.523%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 f  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.327     6.619 r  rojobot31_0/inst/BOTCPU/MapX[6]_i_1/O
                         net (fo=8, routed)           1.721     8.340    rojobot31_0/inst/BOTREGIF/write_strobe_flop_5[0]
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.675    11.988    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[6]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.082    12.473    
    SLICE_X8Y25          FDCE (Setup_fdce_C_CE)      -0.169    12.304    rojobot31_0/inst/BOTREGIF/MapX_reg[6]
  -------------------------------------------------------------------
                         required time                         12.304    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  3.965    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.640ns  (logic 3.281ns (37.976%)  route 5.359ns (62.024%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.319     6.611 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=8, routed)           1.351     7.962    rojobot31_0/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X9Y24          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.675    11.988    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y24          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.584    12.572    
                         clock uncertainty           -0.082    12.489    
    SLICE_X9Y24          FDCE (Setup_fdce_C_CE)      -0.409    12.080    rojobot31_0/inst/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                         12.080    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.640ns  (logic 3.281ns (37.976%)  route 5.359ns (62.024%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.319     6.611 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=8, routed)           1.351     7.962    rojobot31_0/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X9Y24          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.675    11.988    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y24          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[3]/C
                         clock pessimism              0.584    12.572    
                         clock uncertainty           -0.082    12.489    
    SLICE_X9Y24          FDCE (Setup_fdce_C_CE)      -0.409    12.080    rojobot31_0/inst/BOTREGIF/MapY_reg[3]
  -------------------------------------------------------------------
                         required time                         12.080    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                  4.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y4           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.225    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y4           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.225    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y4           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.225    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y4           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.225    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y4           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.225    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y4           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.225    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y4           RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.225    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y4           RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.225    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.651%)  route 0.291ns (67.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.291    -0.063    rojobot31_0/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X6Y5           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X6Y5           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y5           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.169    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.651%)  route 0.291ns (67.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.291    -0.063    rojobot31_0/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X6Y5           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X6Y5           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.249    -0.479    
    SLICE_X6Y5           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.169    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y1      rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y5      world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y5      world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y18   clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X8Y3       nolabel_line161/douta_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X7Y14      nolabel_line161/douta_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X7Y27      nolabel_line161/doutb_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X7Y27      nolabel_line161/doutb_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X7Y4       rojobot31_0/inst/BOTCPU/address_loop[0].pc_flop/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y4       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y4       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y4       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y4       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y3       rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y3       rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y4       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y4       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y4       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y4       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y5       rojobot31_0/inst/BOTCPU/upper_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y5       rojobot31_0/inst/BOTCPU/upper_reg_banks/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       91.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.148ns  (required time - arrival time)
  Source:                 mhp_axd1362/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/MOSI_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0_1 fall@94.815ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 1.091ns (30.943%)  route 2.435ns (69.057%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 93.484 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.821    -0.719    mhp_axd1362/CLK
    SLICE_X13Y1          FDSE                                         r  mhp_axd1362/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDSE (Prop_fdse_C_Q)         0.456    -0.263 r  mhp_axd1362/accel_data_reg[1]/Q
                         net (fo=8, routed)           1.577     1.314    mhp_axd1362/accel_data[1]
    SLICE_X18Y0          LUT6 (Prop_lut6_I3_O)        0.124     1.438 r  mhp_axd1362/MOSI_i_6/O
                         net (fo=1, routed)           0.000     1.438    mhp_axd1362/MOSI_i_6_n_0
    SLICE_X18Y0          MUXF7 (Prop_muxf7_I0_O)      0.212     1.650 r  mhp_axd1362/MOSI_reg_i_4/O
                         net (fo=1, routed)           0.858     2.508    mhp_axd1362/MOSI_reg_i_4_n_0
    SLICE_X19Y0          LUT6 (Prop_lut6_I1_O)        0.299     2.807 r  mhp_axd1362/MOSI_i_2/O
                         net (fo=1, routed)           0.000     2.807    mhp_axd1362/MOSI_i_2_n_0
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690    93.484    mhp_axd1362/CLK
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.568    94.052    
                         clock uncertainty           -0.129    93.923    
    SLICE_X19Y0          FDRE (Setup_fdre_C_D)        0.032    93.955    mhp_axd1362/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.955    
                         arrival time                          -2.807    
  -------------------------------------------------------------------
                         slack                                 91.148    

Slack (MET) :             91.576ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/MOSI_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0_1 fall@94.815ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.715ns (24.804%)  route 2.168ns (75.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 93.484 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820    -0.720    mhp_axd1362/CLK
    SLICE_X18Y2          FDRE                                         r  mhp_axd1362/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDRE (Prop_fdre_C_Q)         0.419    -0.301 r  mhp_axd1362/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=23, routed)          1.542     1.242    mhp_axd1362/SPI_state__0[0]
    SLICE_X26Y0          LUT3 (Prop_lut3_I2_O)        0.296     1.538 r  mhp_axd1362/MOSI_i_1/O
                         net (fo=1, routed)           0.625     2.163    mhp_axd1362/MOSI_i_1_n_0
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/MOSI_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690    93.484    mhp_axd1362/CLK
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.586    94.070    
                         clock uncertainty           -0.129    93.941    
    SLICE_X19Y0          FDRE (Setup_fdre_C_CE)      -0.202    93.739    mhp_axd1362/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.739    
                         arrival time                          -2.163    
  -------------------------------------------------------------------
                         slack                                 91.576    

Slack (MET) :             185.772ns  (required time - arrival time)
  Source:                 mhp_axd1362/counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/accel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.794ns (23.124%)  route 2.640ns (76.876%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 188.299 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.821    -0.719    mhp_axd1362/CLK
    SLICE_X12Y1          FDSE                                         r  mhp_axd1362/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDSE (Prop_fdse_C_Q)         0.518    -0.201 r  mhp_axd1362/counter_reg[2]/Q
                         net (fo=11, routed)          1.463     1.263    mhp_axd1362/counter_reg_n_0_[2]
    SLICE_X20Y2          LUT4 (Prop_lut4_I0_O)        0.124     1.387 r  mhp_axd1362/accel_data[3]_i_2/O
                         net (fo=3, routed)           0.833     2.220    mhp_axd1362/accel_data[3]_i_2_n_0
    SLICE_X21Y0          LUT5 (Prop_lut5_I3_O)        0.152     2.372 r  mhp_axd1362/accel_data[2]_i_1/O
                         net (fo=1, routed)           0.343     2.715    mhp_axd1362/accel_data[2]_i_1_n_0
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690   188.299    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[2]/C
                         clock pessimism              0.568   188.867    
                         clock uncertainty           -0.129   188.738    
    SLICE_X22Y1          FDRE (Setup_fdre_C_D)       -0.251   188.487    mhp_axd1362/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                        188.487    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                185.772    

Slack (MET) :             185.838ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/accel_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.730ns (21.657%)  route 2.641ns (78.343%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 188.299 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820    -0.720    mhp_axd1362/CLK
    SLICE_X18Y2          FDSE                                         r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDSE (Prop_fdse_C_Q)         0.456    -0.264 r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=23, routed)          1.358     1.095    mhp_axd1362/SPI_state__0[2]
    SLICE_X19Y1          LUT4 (Prop_lut4_I0_O)        0.124     1.219 r  mhp_axd1362/accel_data[7]_i_3/O
                         net (fo=4, routed)           0.664     1.883    mhp_axd1362/accel_data[7]_i_3_n_0
    SLICE_X16Y0          LUT5 (Prop_lut5_I3_O)        0.150     2.033 r  mhp_axd1362/accel_data[7]_i_2/O
                         net (fo=1, routed)           0.619     2.651    mhp_axd1362/accel_data[7]_i_2_n_0
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690   188.299    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[7]/C
                         clock pessimism              0.568   188.867    
                         clock uncertainty           -0.129   188.738    
    SLICE_X22Y1          FDRE (Setup_fdre_C_D)       -0.249   188.489    mhp_axd1362/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                        188.489    
                         arrival time                          -2.651    
  -------------------------------------------------------------------
                         slack                                185.838    

Slack (MET) :             185.910ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.715ns (21.407%)  route 2.625ns (78.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.821    -0.719    mhp_axd1362/CLK
    SLICE_X13Y1          FDRE                                         r  mhp_axd1362/FSM_sequential_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.419    -0.300 f  mhp_axd1362/FSM_sequential_address_reg[0]/Q
                         net (fo=12, routed)          1.626     1.326    mhp_axd1362/address__0[0]
    SLICE_X17Y0          LUT6 (Prop_lut6_I5_O)        0.296     1.622 r  mhp_axd1362/z_acc_reg_temp[11]_i_1/O
                         net (fo=5, routed)           0.999     2.621    mhp_axd1362/z_acc_reg_temp[11]_i_1_n_0
    SLICE_X27Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.689   188.298    mhp_axd1362/CLK
    SLICE_X27Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[10]/C
                         clock pessimism              0.568   188.866    
                         clock uncertainty           -0.129   188.737    
    SLICE_X27Y1          FDRE (Setup_fdre_C_CE)      -0.205   188.532    mhp_axd1362/z_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                        188.532    
                         arrival time                          -2.621    
  -------------------------------------------------------------------
                         slack                                185.910    

Slack (MET) :             186.186ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/instruction_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.839ns (25.380%)  route 2.467ns (74.620%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 188.302 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820    -0.720    mhp_axd1362/CLK
    SLICE_X18Y2          FDRE                                         r  mhp_axd1362/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDRE (Prop_fdre_C_Q)         0.419    -0.301 r  mhp_axd1362/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=23, routed)          1.251     0.950    mhp_axd1362/SPI_state__0[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I2_O)        0.296     1.246 f  mhp_axd1362/FSM_sequential_address[2]_i_3/O
                         net (fo=6, routed)           1.216     2.462    mhp_axd1362/FSM_sequential_address[2]_i_3_n_0
    SLICE_X13Y1          LUT5 (Prop_lut5_I0_O)        0.124     2.586 r  mhp_axd1362/instruction_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.586    mhp_axd1362/instruction_reg[0]_i_1_n_0
    SLICE_X13Y1          FDRE                                         r  mhp_axd1362/instruction_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.693   188.302    mhp_axd1362/CLK
    SLICE_X13Y1          FDRE                                         r  mhp_axd1362/instruction_reg_reg[0]/C
                         clock pessimism              0.568   188.870    
                         clock uncertainty           -0.129   188.741    
    SLICE_X13Y1          FDRE (Setup_fdre_C_D)        0.031   188.772    mhp_axd1362/instruction_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        188.772    
                         arrival time                          -2.586    
  -------------------------------------------------------------------
                         slack                                186.186    

Slack (MET) :             186.272ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.580ns (19.342%)  route 2.419ns (80.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 188.299 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820    -0.720    mhp_axd1362/CLK
    SLICE_X18Y2          FDSE                                         r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDSE (Prop_fdse_C_Q)         0.456    -0.264 r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=23, routed)          1.812     1.548    mhp_axd1362/SPI_state__0[2]
    SLICE_X18Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.672 r  mhp_axd1362/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.607     2.279    mhp_axd1362/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690   188.299    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[0]/C
                         clock pessimism              0.586   188.885    
                         clock uncertainty           -0.129   188.756    
    SLICE_X18Y1          FDRE (Setup_fdre_C_CE)      -0.205   188.551    mhp_axd1362/z_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                        188.551    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                186.272    

Slack (MET) :             186.272ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.580ns (19.342%)  route 2.419ns (80.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 188.299 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820    -0.720    mhp_axd1362/CLK
    SLICE_X18Y2          FDSE                                         r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDSE (Prop_fdse_C_Q)         0.456    -0.264 r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=23, routed)          1.812     1.548    mhp_axd1362/SPI_state__0[2]
    SLICE_X18Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.672 r  mhp_axd1362/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.607     2.279    mhp_axd1362/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690   188.299    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[1]/C
                         clock pessimism              0.586   188.885    
                         clock uncertainty           -0.129   188.756    
    SLICE_X18Y1          FDRE (Setup_fdre_C_CE)      -0.205   188.551    mhp_axd1362/z_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                        188.551    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                186.272    

Slack (MET) :             186.272ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.580ns (19.342%)  route 2.419ns (80.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 188.299 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820    -0.720    mhp_axd1362/CLK
    SLICE_X18Y2          FDSE                                         r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDSE (Prop_fdse_C_Q)         0.456    -0.264 r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=23, routed)          1.812     1.548    mhp_axd1362/SPI_state__0[2]
    SLICE_X18Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.672 r  mhp_axd1362/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.607     2.279    mhp_axd1362/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690   188.299    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[2]/C
                         clock pessimism              0.586   188.885    
                         clock uncertainty           -0.129   188.756    
    SLICE_X18Y1          FDRE (Setup_fdre_C_CE)      -0.205   188.551    mhp_axd1362/z_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                        188.551    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                186.272    

Slack (MET) :             186.272ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.580ns (19.342%)  route 2.419ns (80.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 188.299 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820    -0.720    mhp_axd1362/CLK
    SLICE_X18Y2          FDSE                                         r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDSE (Prop_fdse_C_Q)         0.456    -0.264 r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=23, routed)          1.812     1.548    mhp_axd1362/SPI_state__0[2]
    SLICE_X18Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.672 r  mhp_axd1362/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.607     2.279    mhp_axd1362/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690   188.299    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[3]/C
                         clock pessimism              0.586   188.885    
                         clock uncertainty           -0.129   188.756    
    SLICE_X18Y1          FDRE (Setup_fdre_C_CE)      -0.205   188.551    mhp_axd1362/z_acc_reg_temp_reg[3]
  -------------------------------------------------------------------
                         required time                        188.551    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                186.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/x_acc_reg_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.514%)  route 0.122ns (46.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.642    -0.522    mhp_axd1362/CLK
    SLICE_X13Y1          FDSE                                         r  mhp_axd1362/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  mhp_axd1362/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.122    -0.258    mhp_axd1362/accel_data[1]
    SLICE_X15Y2          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X15Y2          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[9]/C
                         clock pessimism              0.251    -0.506    
    SLICE_X15Y2          FDRE (Hold_fdre_C_D)         0.075    -0.431    mhp_axd1362/x_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.914%)  route 0.151ns (54.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  mhp_axd1362/accel_data_reg[2]/Q
                         net (fo=8, routed)           0.151    -0.244    mhp_axd1362/accel_data[2]
    SLICE_X27Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.916    -0.757    mhp_axd1362/CLK
    SLICE_X27Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[10]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X27Y1          FDRE (Hold_fdre_C_D)         0.022    -0.464    mhp_axd1362/z_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.128ns (45.381%)  route 0.154ns (54.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  mhp_axd1362/accel_data_reg[7]/Q
                         net (fo=5, routed)           0.154    -0.241    mhp_axd1362/accel_data[7]
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[7]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X18Y1          FDRE (Hold_fdre_C_D)         0.024    -0.461    mhp_axd1362/z_acc_reg_temp_reg[7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.306%)  route 0.192ns (57.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/accel_data_reg[6]/Q
                         net (fo=5, routed)           0.192    -0.189    mhp_axd1362/accel_data[6]
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[6]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X16Y2          FDRE (Hold_fdre_C_D)         0.075    -0.410    mhp_axd1362/y_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 mhp_axd1362/FSM_sequential_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/rw_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.776%)  route 0.173ns (48.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.642    -0.522    mhp_axd1362/CLK
    SLICE_X13Y1          FDRE                                         r  mhp_axd1362/FSM_sequential_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  mhp_axd1362/FSM_sequential_address_reg[1]/Q
                         net (fo=12, routed)          0.173    -0.207    mhp_axd1362/address__0[1]
    SLICE_X12Y1          LUT5 (Prop_lut5_I3_O)        0.045    -0.162 r  mhp_axd1362/rw_i_1/O
                         net (fo=1, routed)           0.000    -0.162    mhp_axd1362/rw_i_1_n_0
    SLICE_X12Y1          FDSE                                         r  mhp_axd1362/rw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X12Y1          FDSE                                         r  mhp_axd1362/rw_reg/C
                         clock pessimism              0.248    -0.509    
    SLICE_X12Y1          FDSE (Hold_fdse_C_D)         0.121    -0.388    mhp_axd1362/rw_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.051%)  route 0.194ns (57.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/accel_data_reg[5]/Q
                         net (fo=5, routed)           0.194    -0.187    mhp_axd1362/accel_data[5]
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[5]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X16Y2          FDRE (Hold_fdre_C_D)         0.071    -0.414    mhp_axd1362/y_acc_reg_temp_reg[5]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.208%)  route 0.201ns (58.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/accel_data_reg[6]/Q
                         net (fo=5, routed)           0.201    -0.181    mhp_axd1362/accel_data[6]
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[6]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X18Y1          FDRE (Hold_fdre_C_D)         0.075    -0.410    mhp_axd1362/z_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/x_acc_reg_temp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.241%)  route 0.178ns (55.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/accel_data_reg[3]/Q
                         net (fo=8, routed)           0.178    -0.204    mhp_axd1362/accel_data[3]
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[11]/C
                         clock pessimism              0.250    -0.507    
    SLICE_X20Y0          FDRE (Hold_fdre_C_D)         0.071    -0.436    mhp_axd1362/x_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/x_acc_reg_temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.234%)  route 0.149ns (53.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  mhp_axd1362/accel_data_reg[2]/Q
                         net (fo=8, routed)           0.149    -0.246    mhp_axd1362/accel_data[2]
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[10]/C
                         clock pessimism              0.250    -0.507    
    SLICE_X20Y0          FDRE (Hold_fdre_C_D)         0.022    -0.485    mhp_axd1362/x_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 mhp_axd1362/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.577%)  route 0.160ns (43.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.642    -0.522    mhp_axd1362/CLK
    SLICE_X12Y1          FDSE                                         r  mhp_axd1362/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDSE (Prop_fdse_C_Q)         0.164    -0.358 r  mhp_axd1362/counter_reg[1]/Q
                         net (fo=16, routed)          0.160    -0.197    mhp_axd1362/counter_reg_n_0_[1]
    SLICE_X12Y1          LUT5 (Prop_lut5_I4_O)        0.045    -0.152 r  mhp_axd1362/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    mhp_axd1362/counter[1]_i_1_n_0
    SLICE_X12Y1          FDSE                                         r  mhp_axd1362/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X12Y1          FDSE                                         r  mhp_axd1362/counter_reg[1]/C
                         clock pessimism              0.235    -0.522    
    SLICE_X12Y1          FDSE (Hold_fdse_C_D)         0.121    -0.401    mhp_axd1362/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 94.815 }
Period(ns):         189.630
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         189.630     187.474    BUFGCTRL_X0Y16   clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         189.630     188.381    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X18Y2      mhp_axd1362/FSM_sequential_SPI_state_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X18Y2      mhp_axd1362/FSM_sequential_SPI_state_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X18Y2      mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X13Y1      mhp_axd1362/FSM_sequential_address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X13Y1      mhp_axd1362/FSM_sequential_address_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X13Y1      mhp_axd1362/FSM_sequential_address_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X19Y0      mhp_axd1362/MOSI_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X22Y1      mhp_axd1362/accel_data_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       189.630     23.730     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X18Y2      mhp_axd1362/FSM_sequential_SPI_state_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X18Y2      mhp_axd1362/FSM_sequential_SPI_state_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X18Y2      mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X19Y0      mhp_axd1362/MOSI_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/accel_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/accel_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/accel_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/accel_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/accel_data_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/accel_data_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X18Y2      mhp_axd1362/FSM_sequential_SPI_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X18Y2      mhp_axd1362/FSM_sequential_SPI_state_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X18Y2      mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X13Y1      mhp_axd1362/FSM_sequential_address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X13Y1      mhp_axd1362/FSM_sequential_address_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X13Y1      mhp_axd1362/FSM_sequential_address_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X19Y0      mhp_axd1362/MOSI_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/accel_data_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X13Y1      mhp_axd1362/accel_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X22Y1      mhp_axd1362/accel_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.627ns  (logic 0.642ns (24.438%)  route 1.985ns (75.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 12.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.821    12.615    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y2          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.518    13.133 r  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/Q
                         net (fo=1, routed)           1.985    15.118    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[1]
    SLICE_X8Y2           LUT2 (Prop_lut2_I1_O)        0.124    15.242 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000    15.242    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][17]
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693    18.672    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.395    19.068    
                         clock uncertainty           -0.210    18.858    
    SLICE_X8Y2           FDCE (Setup_fdce_C_D)        0.079    18.937    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                         -15.242    
  -------------------------------------------------------------------
                         slack                                  3.695    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.525ns  (logic 0.608ns (24.081%)  route 1.917ns (75.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.819    12.613    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=1, routed)           1.917    14.985    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X9Y8           LUT2 (Prop_lut2_I1_O)        0.152    15.137 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000    15.137    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][27]
    SLICE_X9Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.210    18.856    
    SLICE_X9Y8           FDCE (Setup_fdce_C_D)        0.075    18.931    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         18.931    
                         arrival time                         -15.137    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.942ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.382ns  (logic 0.580ns (24.346%)  route 1.802ns (75.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.820    12.614    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y4          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDCE (Prop_fdce_C_Q)         0.456    13.070 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=1, routed)           1.802    14.872    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[1]
    SLICE_X14Y5          LUT6 (Prop_lut6_I3_O)        0.124    14.996 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    14.996    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][1]
    SLICE_X14Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.210    18.857    
    SLICE_X14Y5          FDCE (Setup_fdce_C_D)        0.081    18.938    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.938    
                         arrival time                         -14.996    
  -------------------------------------------------------------------
                         slack                                  3.942    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.410ns  (logic 0.671ns (27.842%)  route 1.739ns (72.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 12.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.821    12.615    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y2          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.518    13.133 r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=1, routed)           1.739    14.872    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7]
    SLICE_X8Y2           LUT2 (Prop_lut2_I1_O)        0.153    15.025 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    15.025    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][23]
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693    18.672    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.395    19.068    
                         clock uncertainty           -0.210    18.858    
    SLICE_X8Y2           FDCE (Setup_fdce_C_D)        0.118    18.976    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         18.976    
                         arrival time                         -15.025    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.365ns  (logic 0.608ns (25.704%)  route 1.757ns (74.296%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.820    12.614    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y4          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDCE (Prop_fdce_C_Q)         0.456    13.070 r  rojobot31_0/inst/BOTREGIF/LocY_reg[6]/Q
                         net (fo=1, routed)           1.757    14.827    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[6]
    SLICE_X11Y5          LUT2 (Prop_lut2_I1_O)        0.152    14.979 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000    14.979    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][22]
    SLICE_X11Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693    18.672    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.395    19.068    
                         clock uncertainty           -0.210    18.858    
    SLICE_X11Y5          FDCE (Setup_fdce_C_D)        0.075    18.933    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         18.933    
                         arrival time                         -14.979    
  -------------------------------------------------------------------
                         slack                                  3.954    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.238ns  (logic 0.716ns (31.989%)  route 1.522ns (68.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.819    12.613    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.419    13.032 r  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/Q
                         net (fo=1, routed)           1.522    14.554    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[0]
    SLICE_X9Y8           LUT2 (Prop_lut2_I1_O)        0.297    14.851 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000    14.851    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][16]
    SLICE_X9Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.210    18.856    
    SLICE_X9Y8           FDCE (Setup_fdce_C_D)        0.029    18.885    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         18.885    
                         arrival time                         -14.851    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.271ns  (logic 0.580ns (25.545%)  route 1.691ns (74.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.820    12.614    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y4          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDCE (Prop_fdce_C_Q)         0.456    13.070 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=1, routed)           1.691    14.760    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[6]
    SLICE_X14Y3          LUT5 (Prop_lut5_I4_O)        0.124    14.884 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[6]_i_1/O
                         net (fo=1, routed)           0.000    14.884    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][6]
    SLICE_X14Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.210    18.857    
    SLICE_X14Y3          FDCE (Setup_fdce_C_D)        0.081    18.938    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         18.938    
                         arrival time                         -14.884    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.266ns  (logic 0.642ns (28.328%)  route 1.624ns (71.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 12.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.821    12.615    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y1           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.518    13.133 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[5]/Q
                         net (fo=1, routed)           1.624    14.757    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[5]
    SLICE_X8Y2           LUT6 (Prop_lut6_I0_O)        0.124    14.881 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000    14.881    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][13]
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693    18.672    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.395    19.068    
                         clock uncertainty           -0.210    18.858    
    SLICE_X8Y2           FDCE (Setup_fdce_C_D)        0.077    18.935    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         18.935    
                         arrival time                         -14.881    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.269ns  (logic 0.773ns (34.067%)  route 1.496ns (65.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.820    12.614    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDCE (Prop_fdce_C_Q)         0.478    13.092 r  rojobot31_0/inst/BOTREGIF/LocY_reg[4]/Q
                         net (fo=1, routed)           1.496    14.588    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[4]
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.295    14.883 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    14.883    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][20]
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.210    18.856    
    SLICE_X8Y8           FDCE (Setup_fdce_C_D)        0.081    18.937    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                         -14.883    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.055ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.217ns  (logic 0.642ns (28.954%)  route 1.575ns (71.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 12.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.821    12.615    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y1           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.518    13.133 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           1.575    14.708    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7]
    SLICE_X9Y1           LUT6 (Prop_lut6_I0_O)        0.124    14.832 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000    14.832    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][15]
    SLICE_X9Y1           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693    18.672    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y1           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.395    19.068    
                         clock uncertainty           -0.210    18.858    
    SLICE_X9Y1           FDCE (Setup_fdce_C_D)        0.029    18.887    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         18.887    
                         arrival time                         -14.832    
  -------------------------------------------------------------------
                         slack                                  4.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.918%)  route 0.592ns (76.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.642    -0.522    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y2          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           0.592     0.211    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[3]
    SLICE_X12Y2          LUT6 (Prop_lut6_I3_O)        0.045     0.256 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.256    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][3]
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.210     0.010    
    SLICE_X12Y2          FDCE (Hold_fdce_C_D)         0.121     0.131    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.209ns (26.819%)  route 0.570ns (73.181%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.642    -0.522    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y2          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           0.570     0.213    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X14Y2          LUT5 (Prop_lut5_I4_O)        0.045     0.258 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000     0.258    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][7]
    SLICE_X14Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.210     0.010    
    SLICE_X14Y2          FDCE (Hold_fdce_C_D)         0.121     0.131    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.789%)  route 0.564ns (75.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y4          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=1, routed)           0.564     0.183    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[3]
    SLICE_X11Y5          LUT2 (Prop_lut2_I1_O)        0.045     0.228 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000     0.228    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][19]
    SLICE_X11Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X11Y5          FDCE (Hold_fdce_C_D)         0.091     0.100    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.209ns (26.712%)  route 0.573ns (73.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.642    -0.522    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y1           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)           0.573     0.216    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[6]
    SLICE_X8Y2           LUT6 (Prop_lut6_I0_O)        0.045     0.261 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][14]
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.210     0.010    
    SLICE_X8Y2           FDCE (Hold_fdce_C_D)         0.121     0.131    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.246ns (31.422%)  route 0.537ns (68.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDCE (Prop_fdce_C_Q)         0.148    -0.375 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=1, routed)           0.537     0.162    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[4]
    SLICE_X14Y5          LUT6 (Prop_lut6_I0_O)        0.098     0.260 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.260    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][12]
    SLICE_X14Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X14Y5          FDCE (Hold_fdce_C_D)         0.120     0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.247ns (31.559%)  route 0.536ns (68.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.642    -0.522    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y2          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.148    -0.374 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/Q
                         net (fo=1, routed)           0.536     0.162    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[3]
    SLICE_X14Y3          LUT5 (Prop_lut5_I4_O)        0.099     0.261 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000     0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][11]
    SLICE_X14Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X14Y3          FDCE (Hold_fdce_C_D)         0.120     0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.585%)  route 0.603ns (76.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.642    -0.522    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y2          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=1, routed)           0.603     0.222    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X12Y2          LUT6 (Prop_lut6_I1_O)        0.045     0.267 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.267    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][0]
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.210     0.010    
    SLICE_X12Y2          FDCE (Hold_fdce_C_D)         0.120     0.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.207ns (25.916%)  route 0.592ns (74.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  rojobot31_0/inst/BOTREGIF/LocX_reg[1]/Q
                         net (fo=1, routed)           0.592     0.233    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[1]
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.043     0.276 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[25]_i_1/O
                         net (fo=1, routed)           0.000     0.276    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][25]
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X8Y8           FDCE (Hold_fdce_C_D)         0.131     0.139    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.395%)  route 0.554ns (72.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           0.554     0.195    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[4]
    SLICE_X11Y5          LUT6 (Prop_lut6_I3_O)        0.045     0.240 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.240    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][4]
    SLICE_X11Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X11Y5          FDCE (Hold_fdce_C_D)         0.092     0.101    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.397%)  route 0.576ns (75.603%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.642    -0.522    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y2          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=1, routed)           0.576     0.196    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[1]
    SLICE_X13Y2          LUT5 (Prop_lut5_I4_O)        0.045     0.241 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     0.241    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][9]
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.210     0.010    
    SLICE_X13Y2          FDCE (Hold_fdce_C_D)         0.091     0.101    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           37  Failing Endpoints,  Worst Slack       -1.777ns,  Total Violation      -63.938ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.777ns  (required time - arrival time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.833ns  (logic 0.419ns (22.856%)  route 1.414ns (77.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/z_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           1.414   380.373    mhp_axd1362/z_acc_reg_temp_reg_n_0_[6]
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690   378.669    mhp_axd1362/clk_out1
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[6]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.254   378.811    
    SLICE_X20Y1          FDRE (Setup_fdre_C_D)       -0.215   378.596    mhp_axd1362/z_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        378.596    
                         arrival time                        -380.373    
  -------------------------------------------------------------------
                         slack                                 -1.777    

Slack (VIOLATED) :        -1.775ns  (required time - arrival time)
  Source:                 mhp_axd1362/roundDone_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/en1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        2.000ns  (logic 0.456ns (22.803%)  route 1.544ns (77.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X18Y2          FDSE                                         r  mhp_axd1362/roundDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDSE (Prop_fdse_C_Q)         0.456   378.996 r  mhp_axd1362/roundDone_reg/Q
                         net (fo=2, routed)           1.544   380.539    mhp_axd1362/roundDone
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/en1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690   378.669    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/en1_reg/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.254   378.811    
    SLICE_X16Y1          FDRE (Setup_fdre_C_D)       -0.047   378.764    mhp_axd1362/en1_reg
  -------------------------------------------------------------------
                         required time                        378.764    
                         arrival time                        -380.539    
  -------------------------------------------------------------------
                         slack                                 -1.775    

Slack (VIOLATED) :        -1.769ns  (required time - arrival time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.823ns  (logic 0.419ns (22.987%)  route 1.404ns (77.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 378.668 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 378.539 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.819   378.539    mhp_axd1362/CLK
    SLICE_X27Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.419   378.958 r  mhp_axd1362/z_acc_reg_temp_reg[10]/Q
                         net (fo=1, routed)           1.404   380.361    mhp_axd1362/z_acc_reg_temp_reg_n_0_[10]
    SLICE_X26Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.689   378.668    mhp_axd1362/clk_out1
    SLICE_X26Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[10]/C
                         clock pessimism              0.395   379.064    
                         clock uncertainty           -0.254   378.810    
    SLICE_X26Y1          FDRE (Setup_fdre_C_D)       -0.218   378.592    mhp_axd1362/z_acc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        378.592    
                         arrival time                        -380.361    
  -------------------------------------------------------------------
                         slack                                 -1.769    

Slack (VIOLATED) :        -1.769ns  (required time - arrival time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        2.001ns  (logic 0.456ns (22.792%)  route 1.545ns (77.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 378.672 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X17Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.456   378.996 r  mhp_axd1362/z_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           1.545   380.540    mhp_axd1362/z_acc_reg_temp_reg_n_0_[8]
    SLICE_X15Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693   378.672    mhp_axd1362/clk_out1
    SLICE_X15Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[8]/C
                         clock pessimism              0.395   379.068    
                         clock uncertainty           -0.254   378.814    
    SLICE_X15Y0          FDRE (Setup_fdre_C_D)       -0.043   378.771    mhp_axd1362/z_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        378.771    
                         arrival time                        -380.540    
  -------------------------------------------------------------------
                         slack                                 -1.769    

Slack (VIOLATED) :        -1.769ns  (required time - arrival time)
  Source:                 mhp_axd1362/x_acc_reg_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/x_acc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.825ns  (logic 0.419ns (22.959%)  route 1.406ns (77.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/x_acc_reg_temp_reg[0]/Q
                         net (fo=1, routed)           1.406   380.365    mhp_axd1362/x_acc_reg_temp_reg_n_0_[0]
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690   378.669    mhp_axd1362/clk_out1
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[0]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.254   378.811    
    SLICE_X21Y1          FDRE (Setup_fdre_C_D)       -0.215   378.596    mhp_axd1362/x_acc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        378.596    
                         arrival time                        -380.365    
  -------------------------------------------------------------------
                         slack                                 -1.769    

Slack (VIOLATED) :        -1.768ns  (required time - arrival time)
  Source:                 mhp_axd1362/y_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.825ns  (logic 0.419ns (22.964%)  route 1.406ns (77.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 378.672 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/y_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           1.406   380.364    mhp_axd1362/y_acc_reg_temp_reg_n_0_[6]
    SLICE_X15Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693   378.672    mhp_axd1362/clk_out1
    SLICE_X15Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[6]/C
                         clock pessimism              0.395   379.068    
                         clock uncertainty           -0.254   378.814    
    SLICE_X15Y1          FDRE (Setup_fdre_C_D)       -0.218   378.596    mhp_axd1362/y_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        378.596    
                         arrival time                        -380.364    
  -------------------------------------------------------------------
                         slack                                 -1.768    

Slack (VIOLATED) :        -1.767ns  (required time - arrival time)
  Source:                 mhp_axd1362/x_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/x_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.829ns  (logic 0.419ns (22.904%)  route 1.410ns (77.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 378.672 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/x_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           1.410   380.369    mhp_axd1362/x_acc_reg_temp_reg_n_0_[1]
    SLICE_X15Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693   378.672    mhp_axd1362/clk_out1
    SLICE_X15Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[1]/C
                         clock pessimism              0.395   379.068    
                         clock uncertainty           -0.254   378.814    
    SLICE_X15Y1          FDRE (Setup_fdre_C_D)       -0.212   378.602    mhp_axd1362/x_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        378.602    
                         arrival time                        -380.369    
  -------------------------------------------------------------------
                         slack                                 -1.767    

Slack (VIOLATED) :        -1.766ns  (required time - arrival time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.819ns  (logic 0.419ns (23.030%)  route 1.400ns (76.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/z_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           1.400   380.359    mhp_axd1362/z_acc_reg_temp_reg_n_0_[7]
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690   378.669    mhp_axd1362/clk_out1
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[7]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.254   378.811    
    SLICE_X20Y1          FDRE (Setup_fdre_C_D)       -0.218   378.593    mhp_axd1362/z_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        378.593    
                         arrival time                        -380.359    
  -------------------------------------------------------------------
                         slack                                 -1.766    

Slack (VIOLATED) :        -1.763ns  (required time - arrival time)
  Source:                 mhp_axd1362/x_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/x_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.815ns  (logic 0.419ns (23.083%)  route 1.396ns (76.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 378.541 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.821   378.541    mhp_axd1362/CLK
    SLICE_X15Y2          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.419   378.960 r  mhp_axd1362/x_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           1.396   380.356    mhp_axd1362/x_acc_reg_temp_reg_n_0_[9]
    SLICE_X17Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690   378.669    mhp_axd1362/clk_out1
    SLICE_X17Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[9]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.254   378.811    
    SLICE_X17Y1          FDRE (Setup_fdre_C_D)       -0.218   378.593    mhp_axd1362/x_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        378.593    
                         arrival time                        -380.356    
  -------------------------------------------------------------------
                         slack                                 -1.763    

Slack (VIOLATED) :        -1.761ns  (required time - arrival time)
  Source:                 mhp_axd1362/y_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.985ns  (logic 0.456ns (22.975%)  route 1.529ns (77.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDRE (Prop_fdre_C_Q)         0.456   378.996 r  mhp_axd1362/y_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           1.529   380.524    mhp_axd1362/y_acc_reg_temp_reg_n_0_[9]
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690   378.669    mhp_axd1362/clk_out1
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[9]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.254   378.811    
    SLICE_X21Y1          FDRE (Setup_fdre_C_D)       -0.047   378.764    mhp_axd1362/y_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        378.764    
                         arrival time                        -380.524    
  -------------------------------------------------------------------
                         slack                                 -1.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 mhp_axd1362/y_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.128ns (19.479%)  route 0.529ns (80.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  mhp_axd1362/y_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.529     0.134    mhp_axd1362/y_acc_reg_temp_reg_n_0_[1]
    SLICE_X17Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X17Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X17Y1          FDRE (Hold_fdre_C_D)         0.022     0.076    mhp_axd1362/y_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.141ns (19.934%)  route 0.566ns (80.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X17Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/z_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           0.566     0.185    mhp_axd1362/z_acc_reg_temp_reg_n_0_[9]
    SLICE_X15Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X15Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[9]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X15Y0          FDRE (Hold_fdre_C_D)         0.071     0.125    mhp_axd1362/z_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mhp_axd1362/y_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.141ns (20.617%)  route 0.543ns (79.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/y_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           0.543     0.161    mhp_axd1362/y_acc_reg_temp_reg_n_0_[8]
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[8]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X21Y1          FDRE (Hold_fdre_C_D)         0.047     0.101    mhp_axd1362/y_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.141ns (19.912%)  route 0.567ns (80.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/z_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.567     0.185    mhp_axd1362/z_acc_reg_temp_reg_n_0_[3]
    SLICE_X17Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X17Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X17Y1          FDRE (Hold_fdre_C_D)         0.071     0.125    mhp_axd1362/z_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mhp_axd1362/y_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.141ns (19.943%)  route 0.566ns (80.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/y_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.566     0.184    mhp_axd1362/y_acc_reg_temp_reg_n_0_[3]
    SLICE_X14Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X14Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X14Y1          FDRE (Hold_fdre_C_D)         0.064     0.118    mhp_axd1362/y_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.537%)  route 0.581ns (80.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X17Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/z_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           0.581     0.199    mhp_axd1362/z_acc_reg_temp_reg_n_0_[8]
    SLICE_X15Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X15Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[8]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X15Y0          FDRE (Hold_fdre_C_D)         0.076     0.130    mhp_axd1362/z_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mhp_axd1362/x_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/x_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.520%)  route 0.581ns (80.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/x_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           0.581     0.200    mhp_axd1362/x_acc_reg_temp_reg_n_0_[8]
    SLICE_X22Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X22Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[8]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X22Y0          FDRE (Hold_fdre_C_D)         0.076     0.130    mhp_axd1362/x_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mhp_axd1362/y_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.626%)  route 0.577ns (80.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/y_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           0.577     0.196    mhp_axd1362/y_acc_reg_temp_reg_n_0_[4]
    SLICE_X15Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X15Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[4]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X15Y1          FDRE (Hold_fdre_C_D)         0.071     0.125    mhp_axd1362/y_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.141ns (19.435%)  route 0.584ns (80.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/z_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           0.584     0.203    mhp_axd1362/z_acc_reg_temp_reg_n_0_[5]
    SLICE_X18Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X18Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[5]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X18Y0          FDRE (Hold_fdre_C_D)         0.078     0.132    mhp_axd1362/z_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.638%)  route 0.577ns (80.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X17Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/z_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           0.577     0.195    mhp_axd1362/z_acc_reg_temp_reg_n_0_[11]
    SLICE_X18Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X18Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[11]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X18Y0          FDRE (Hold_fdre_C_D)         0.070     0.124    mhp_axd1362/z_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.221ns  (logic 4.056ns (21.102%)  route 15.165ns (78.898%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.563    17.484    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.124    17.608 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.872    18.480    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.090    19.092    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.560    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.560    
                         arrival time                         -18.480    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.248ns  (logic 4.056ns (21.072%)  route 15.192ns (78.928%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.686    17.608    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y15         LUT4 (Prop_lut4_I3_O)        0.124    17.732 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.776    18.508    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.759    18.739    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.235    
                         clock uncertainty           -0.090    19.145    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.613    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.613    
                         arrival time                         -18.508    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.248ns  (logic 4.056ns (21.072%)  route 15.192ns (78.928%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.686    17.608    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y15         LUT4 (Prop_lut4_I3_O)        0.124    17.732 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.776    18.508    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.759    18.739    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.235    
                         clock uncertainty           -0.090    19.145    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.613    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.613    
                         arrival time                         -18.508    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.082ns  (logic 4.056ns (21.255%)  route 15.026ns (78.745%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.412    17.333    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.124    17.457 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.885    18.342    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.711    18.691    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.187    
                         clock uncertainty           -0.090    19.097    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.565    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.565    
                         arrival time                         -18.342    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.053ns  (logic 4.056ns (21.288%)  route 14.997ns (78.712%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.409    17.330    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.124    17.454 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.858    18.312    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.711    18.691    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.187    
                         clock uncertainty           -0.090    19.097    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.565    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.565    
                         arrival time                         -18.312    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.079ns  (logic 4.056ns (21.259%)  route 15.023ns (78.741%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.467    17.388    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.124    17.512 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.826    18.338    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.090    19.140    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.608    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.608    
                         arrival time                         -18.338    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.029ns  (logic 4.056ns (21.315%)  route 14.973ns (78.685%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.572    17.493    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.124    17.617 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.671    18.289    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.090    19.092    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.560    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.560    
                         arrival time                         -18.289    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.029ns  (logic 4.056ns (21.315%)  route 14.973ns (78.685%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.572    17.493    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.124    17.617 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.671    18.289    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.090    19.092    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.560    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.560    
                         arrival time                         -18.289    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.028ns  (logic 4.056ns (21.316%)  route 14.972ns (78.684%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.563    17.484    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.124    17.608 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.679    18.288    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.090    19.092    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.560    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.560    
                         arrival time                         -18.288    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.068ns  (logic 4.056ns (21.272%)  route 15.012ns (78.728%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.467    17.388    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.124    17.512 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.815    18.327    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.090    19.140    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.608    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.608    
                         arrival time                         -18.327    
  -------------------------------------------------------------------
                         slack                                  0.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.628    -0.536    mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/clk_out1
    SLICE_X33Y21         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.339    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/iqual_49
    SLICE_X33Y21         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.900    -0.773    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X33Y21         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/C
                         clock pessimism              0.238    -0.536    
                         clock uncertainty            0.090    -0.446    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.075    -0.371    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.476%)  route 0.307ns (68.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X61Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/Q
                         net (fo=7, routed)           0.307    -0.088    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/A1
    SLICE_X58Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.901    -0.772    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/WCLK
    SLICE_X58Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.251    -0.522    
                         clock uncertainty            0.090    -0.432    
    SLICE_X58Y15         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.123    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.476%)  route 0.307ns (68.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X61Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/Q
                         net (fo=7, routed)           0.307    -0.088    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/A1
    SLICE_X58Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.901    -0.772    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/WCLK
    SLICE_X58Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.251    -0.522    
                         clock uncertainty            0.090    -0.432    
    SLICE_X58Y15         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.123    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.636    -0.528    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/clk_out1
    SLICE_X32Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[4]/Q
                         net (fo=1, routed)           0.053    -0.334    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/Q[4]
    SLICE_X33Y10         LUT6 (Prop_lut6_I2_O)        0.045    -0.289 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[12]_i_1__66/O
                         net (fo=1, routed)           0.000    -0.289    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[12]
    SLICE_X33Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.910    -0.763    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X33Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[12]/C
                         clock pessimism              0.249    -0.515    
                         clock uncertainty            0.090    -0.425    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.092    -0.333    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.628    -0.536    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/clk_out1
    SLICE_X15Y25         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.308    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/Q[2]
    SLICE_X14Y25         LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q[2]_i_1__75/O
                         net (fo=1, routed)           0.000    -0.263    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/D[2]
    SLICE_X14Y25         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.900    -0.773    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X14Y25         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[2]/C
                         clock pessimism              0.251    -0.523    
                         clock uncertainty            0.090    -0.433    
    SLICE_X14Y25         FDRE (Hold_fdre_C_D)         0.120    -0.313    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X11Y32         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/Q
                         net (fo=1, routed)           0.087    -0.301    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[14]
    SLICE_X10Y32         LUT3 (Prop_lut3_I0_O)        0.045    -0.256 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[14]_i_1__37/O
                         net (fo=1, routed)           0.000    -0.256    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[14]
    SLICE_X10Y32         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.908    -0.765    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X10Y32         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/C
                         clock pessimism              0.250    -0.516    
                         clock uncertainty            0.090    -0.426    
    SLICE_X10Y32         FDRE (Hold_fdre_C_D)         0.120    -0.306    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.330%)  route 0.059ns (29.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.638    -0.526    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X19Y11         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[27]/Q
                         net (fo=1, routed)           0.059    -0.325    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[27]
    SLICE_X18Y11         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.914    -0.759    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X18Y11         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]/C
                         clock pessimism              0.247    -0.513    
                         clock uncertainty            0.090    -0.423    
    SLICE_X18Y11         FDRE (Hold_fdre_C_D)         0.047    -0.376    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 debounce/shift_swtch11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.640    -0.524    debounce/clk_out1
    SLICE_X17Y5          FDRE                                         r  debounce/shift_swtch11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  debounce/shift_swtch11_reg[3]/Q
                         net (fo=1, routed)           0.058    -0.324    debounce/shift_swtch11[3]
    SLICE_X16Y5          LUT5 (Prop_lut5_I0_O)        0.045    -0.279 r  debounce/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    debounce/swtch_db[11]_i_1_n_0
    SLICE_X16Y5          FDRE                                         r  debounce/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.916    -0.757    debounce/clk_out1
    SLICE_X16Y5          FDRE                                         r  debounce/swtch_db_reg[11]/C
                         clock pessimism              0.247    -0.511    
                         clock uncertainty            0.090    -0.421    
    SLICE_X16Y5          FDRE (Hold_fdre_C_D)         0.091    -0.330    debounce/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[15]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.224%)  route 0.179ns (54.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.576    -0.588    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X8Y52          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[15]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[15]_rep__0/Q
                         net (fo=20, routed)          0.179    -0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/write_addr[13]
    RAMB36_X0Y10         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.888    -0.785    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
                         clock pessimism              0.254    -0.531    
                         clock uncertainty            0.090    -0.441    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.129    -0.312    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.844%)  route 0.238ns (59.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.638    -0.526    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X10Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[9]/Q
                         net (fo=18, routed)          0.238    -0.124    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/HADDR_d_reg[9][7]
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.953    -0.720    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/clk_out1
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.448    
                         clock uncertainty            0.090    -0.358    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.175    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.627ns  (logic 0.642ns (24.438%)  route 1.985ns (75.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 12.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.821    12.615    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y2          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.518    13.133 r  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/Q
                         net (fo=1, routed)           1.985    15.118    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[1]
    SLICE_X8Y2           LUT2 (Prop_lut2_I1_O)        0.124    15.242 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000    15.242    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][17]
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693    18.672    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.395    19.068    
                         clock uncertainty           -0.210    18.858    
    SLICE_X8Y2           FDCE (Setup_fdce_C_D)        0.079    18.937    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                         -15.242    
  -------------------------------------------------------------------
                         slack                                  3.695    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.525ns  (logic 0.608ns (24.081%)  route 1.917ns (75.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.819    12.613    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=1, routed)           1.917    14.985    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X9Y8           LUT2 (Prop_lut2_I1_O)        0.152    15.137 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000    15.137    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][27]
    SLICE_X9Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.210    18.856    
    SLICE_X9Y8           FDCE (Setup_fdce_C_D)        0.075    18.931    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         18.931    
                         arrival time                         -15.137    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.942ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.382ns  (logic 0.580ns (24.346%)  route 1.802ns (75.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.820    12.614    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y4          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDCE (Prop_fdce_C_Q)         0.456    13.070 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=1, routed)           1.802    14.872    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[1]
    SLICE_X14Y5          LUT6 (Prop_lut6_I3_O)        0.124    14.996 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    14.996    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][1]
    SLICE_X14Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.210    18.857    
    SLICE_X14Y5          FDCE (Setup_fdce_C_D)        0.081    18.938    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.938    
                         arrival time                         -14.996    
  -------------------------------------------------------------------
                         slack                                  3.942    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.410ns  (logic 0.671ns (27.842%)  route 1.739ns (72.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 12.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.821    12.615    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y2          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.518    13.133 r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=1, routed)           1.739    14.872    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7]
    SLICE_X8Y2           LUT2 (Prop_lut2_I1_O)        0.153    15.025 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    15.025    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][23]
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693    18.672    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.395    19.068    
                         clock uncertainty           -0.210    18.858    
    SLICE_X8Y2           FDCE (Setup_fdce_C_D)        0.118    18.976    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         18.976    
                         arrival time                         -15.025    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.365ns  (logic 0.608ns (25.704%)  route 1.757ns (74.296%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.820    12.614    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y4          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDCE (Prop_fdce_C_Q)         0.456    13.070 r  rojobot31_0/inst/BOTREGIF/LocY_reg[6]/Q
                         net (fo=1, routed)           1.757    14.827    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[6]
    SLICE_X11Y5          LUT2 (Prop_lut2_I1_O)        0.152    14.979 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000    14.979    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][22]
    SLICE_X11Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693    18.672    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.395    19.068    
                         clock uncertainty           -0.210    18.858    
    SLICE_X11Y5          FDCE (Setup_fdce_C_D)        0.075    18.933    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         18.933    
                         arrival time                         -14.979    
  -------------------------------------------------------------------
                         slack                                  3.954    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.238ns  (logic 0.716ns (31.989%)  route 1.522ns (68.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.819    12.613    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.419    13.032 r  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/Q
                         net (fo=1, routed)           1.522    14.554    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[0]
    SLICE_X9Y8           LUT2 (Prop_lut2_I1_O)        0.297    14.851 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000    14.851    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][16]
    SLICE_X9Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.210    18.856    
    SLICE_X9Y8           FDCE (Setup_fdce_C_D)        0.029    18.885    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         18.885    
                         arrival time                         -14.851    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.271ns  (logic 0.580ns (25.545%)  route 1.691ns (74.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.820    12.614    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y4          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDCE (Prop_fdce_C_Q)         0.456    13.070 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=1, routed)           1.691    14.760    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[6]
    SLICE_X14Y3          LUT5 (Prop_lut5_I4_O)        0.124    14.884 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[6]_i_1/O
                         net (fo=1, routed)           0.000    14.884    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][6]
    SLICE_X14Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.210    18.857    
    SLICE_X14Y3          FDCE (Setup_fdce_C_D)        0.081    18.938    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         18.938    
                         arrival time                         -14.884    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.266ns  (logic 0.642ns (28.328%)  route 1.624ns (71.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 12.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.821    12.615    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y1           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.518    13.133 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[5]/Q
                         net (fo=1, routed)           1.624    14.757    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[5]
    SLICE_X8Y2           LUT6 (Prop_lut6_I0_O)        0.124    14.881 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000    14.881    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][13]
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693    18.672    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.395    19.068    
                         clock uncertainty           -0.210    18.858    
    SLICE_X8Y2           FDCE (Setup_fdce_C_D)        0.077    18.935    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         18.935    
                         arrival time                         -14.881    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.269ns  (logic 0.773ns (34.067%)  route 1.496ns (65.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.820    12.614    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDCE (Prop_fdce_C_Q)         0.478    13.092 r  rojobot31_0/inst/BOTREGIF/LocY_reg[4]/Q
                         net (fo=1, routed)           1.496    14.588    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[4]
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.295    14.883 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    14.883    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][20]
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.210    18.856    
    SLICE_X8Y8           FDCE (Setup_fdce_C_D)        0.081    18.937    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                         -14.883    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.055ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.217ns  (logic 0.642ns (28.954%)  route 1.575ns (71.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 12.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.821    12.615    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y1           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.518    13.133 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           1.575    14.708    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7]
    SLICE_X9Y1           LUT6 (Prop_lut6_I0_O)        0.124    14.832 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000    14.832    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][15]
    SLICE_X9Y1           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693    18.672    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y1           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.395    19.068    
                         clock uncertainty           -0.210    18.858    
    SLICE_X9Y1           FDCE (Setup_fdce_C_D)        0.029    18.887    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         18.887    
                         arrival time                         -14.832    
  -------------------------------------------------------------------
                         slack                                  4.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.918%)  route 0.592ns (76.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.642    -0.522    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y2          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           0.592     0.211    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[3]
    SLICE_X12Y2          LUT6 (Prop_lut6_I3_O)        0.045     0.256 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.256    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][3]
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.210     0.010    
    SLICE_X12Y2          FDCE (Hold_fdce_C_D)         0.121     0.131    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.209ns (26.819%)  route 0.570ns (73.181%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.642    -0.522    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y2          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           0.570     0.213    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X14Y2          LUT5 (Prop_lut5_I4_O)        0.045     0.258 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000     0.258    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][7]
    SLICE_X14Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.210     0.010    
    SLICE_X14Y2          FDCE (Hold_fdce_C_D)         0.121     0.131    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.789%)  route 0.564ns (75.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y4          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=1, routed)           0.564     0.183    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[3]
    SLICE_X11Y5          LUT2 (Prop_lut2_I1_O)        0.045     0.228 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000     0.228    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][19]
    SLICE_X11Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X11Y5          FDCE (Hold_fdce_C_D)         0.091     0.100    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.209ns (26.712%)  route 0.573ns (73.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.642    -0.522    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y1           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)           0.573     0.216    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[6]
    SLICE_X8Y2           LUT6 (Prop_lut6_I0_O)        0.045     0.261 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][14]
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.210     0.010    
    SLICE_X8Y2           FDCE (Hold_fdce_C_D)         0.121     0.131    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.246ns (31.422%)  route 0.537ns (68.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDCE (Prop_fdce_C_Q)         0.148    -0.375 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=1, routed)           0.537     0.162    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[4]
    SLICE_X14Y5          LUT6 (Prop_lut6_I0_O)        0.098     0.260 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.260    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][12]
    SLICE_X14Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X14Y5          FDCE (Hold_fdce_C_D)         0.120     0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.247ns (31.559%)  route 0.536ns (68.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.642    -0.522    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y2          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.148    -0.374 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/Q
                         net (fo=1, routed)           0.536     0.162    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[3]
    SLICE_X14Y3          LUT5 (Prop_lut5_I4_O)        0.099     0.261 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000     0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][11]
    SLICE_X14Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X14Y3          FDCE (Hold_fdce_C_D)         0.120     0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.585%)  route 0.603ns (76.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.642    -0.522    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y2          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=1, routed)           0.603     0.222    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X12Y2          LUT6 (Prop_lut6_I1_O)        0.045     0.267 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.267    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][0]
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.210     0.010    
    SLICE_X12Y2          FDCE (Hold_fdce_C_D)         0.120     0.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.207ns (25.916%)  route 0.592ns (74.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  rojobot31_0/inst/BOTREGIF/LocX_reg[1]/Q
                         net (fo=1, routed)           0.592     0.233    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[1]
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.043     0.276 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[25]_i_1/O
                         net (fo=1, routed)           0.000     0.276    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][25]
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X8Y8           FDCE (Hold_fdce_C_D)         0.131     0.139    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.395%)  route 0.554ns (72.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           0.554     0.195    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[4]
    SLICE_X11Y5          LUT6 (Prop_lut6_I3_O)        0.045     0.240 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.240    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][4]
    SLICE_X11Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X11Y5          FDCE (Hold_fdce_C_D)         0.092     0.101    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.397%)  route 0.576ns (75.603%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.642    -0.522    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y2          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=1, routed)           0.576     0.196    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[1]
    SLICE_X13Y2          LUT5 (Prop_lut5_I4_O)        0.045     0.241 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     0.241    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][9]
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.210     0.010    
    SLICE_X13Y2          FDCE (Hold_fdce_C_D)         0.091     0.101    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           37  Failing Endpoints,  Worst Slack       -1.773ns,  Total Violation      -63.774ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.773ns  (required time - arrival time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.833ns  (logic 0.419ns (22.856%)  route 1.414ns (77.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/z_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           1.414   380.373    mhp_axd1362/z_acc_reg_temp_reg_n_0_[6]
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690   378.669    mhp_axd1362/clk_out1
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[6]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.249   378.815    
    SLICE_X20Y1          FDRE (Setup_fdre_C_D)       -0.215   378.600    mhp_axd1362/z_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        378.600    
                         arrival time                        -380.373    
  -------------------------------------------------------------------
                         slack                                 -1.773    

Slack (VIOLATED) :        -1.771ns  (required time - arrival time)
  Source:                 mhp_axd1362/roundDone_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/en1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        2.000ns  (logic 0.456ns (22.803%)  route 1.544ns (77.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X18Y2          FDSE                                         r  mhp_axd1362/roundDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDSE (Prop_fdse_C_Q)         0.456   378.996 r  mhp_axd1362/roundDone_reg/Q
                         net (fo=2, routed)           1.544   380.539    mhp_axd1362/roundDone
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/en1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690   378.669    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/en1_reg/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.249   378.815    
    SLICE_X16Y1          FDRE (Setup_fdre_C_D)       -0.047   378.768    mhp_axd1362/en1_reg
  -------------------------------------------------------------------
                         required time                        378.768    
                         arrival time                        -380.539    
  -------------------------------------------------------------------
                         slack                                 -1.771    

Slack (VIOLATED) :        -1.765ns  (required time - arrival time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.823ns  (logic 0.419ns (22.987%)  route 1.404ns (77.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 378.668 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 378.539 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.819   378.539    mhp_axd1362/CLK
    SLICE_X27Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.419   378.958 r  mhp_axd1362/z_acc_reg_temp_reg[10]/Q
                         net (fo=1, routed)           1.404   380.361    mhp_axd1362/z_acc_reg_temp_reg_n_0_[10]
    SLICE_X26Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.689   378.668    mhp_axd1362/clk_out1
    SLICE_X26Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[10]/C
                         clock pessimism              0.395   379.064    
                         clock uncertainty           -0.249   378.814    
    SLICE_X26Y1          FDRE (Setup_fdre_C_D)       -0.218   378.596    mhp_axd1362/z_acc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        378.596    
                         arrival time                        -380.361    
  -------------------------------------------------------------------
                         slack                                 -1.765    

Slack (VIOLATED) :        -1.765ns  (required time - arrival time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        2.001ns  (logic 0.456ns (22.792%)  route 1.545ns (77.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 378.672 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X17Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.456   378.996 r  mhp_axd1362/z_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           1.545   380.540    mhp_axd1362/z_acc_reg_temp_reg_n_0_[8]
    SLICE_X15Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693   378.672    mhp_axd1362/clk_out1
    SLICE_X15Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[8]/C
                         clock pessimism              0.395   379.068    
                         clock uncertainty           -0.249   378.818    
    SLICE_X15Y0          FDRE (Setup_fdre_C_D)       -0.043   378.775    mhp_axd1362/z_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        378.775    
                         arrival time                        -380.540    
  -------------------------------------------------------------------
                         slack                                 -1.765    

Slack (VIOLATED) :        -1.764ns  (required time - arrival time)
  Source:                 mhp_axd1362/x_acc_reg_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/x_acc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.825ns  (logic 0.419ns (22.959%)  route 1.406ns (77.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/x_acc_reg_temp_reg[0]/Q
                         net (fo=1, routed)           1.406   380.365    mhp_axd1362/x_acc_reg_temp_reg_n_0_[0]
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690   378.669    mhp_axd1362/clk_out1
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[0]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.249   378.815    
    SLICE_X21Y1          FDRE (Setup_fdre_C_D)       -0.215   378.600    mhp_axd1362/x_acc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        378.600    
                         arrival time                        -380.365    
  -------------------------------------------------------------------
                         slack                                 -1.764    

Slack (VIOLATED) :        -1.764ns  (required time - arrival time)
  Source:                 mhp_axd1362/y_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.825ns  (logic 0.419ns (22.964%)  route 1.406ns (77.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 378.672 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/y_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           1.406   380.364    mhp_axd1362/y_acc_reg_temp_reg_n_0_[6]
    SLICE_X15Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693   378.672    mhp_axd1362/clk_out1
    SLICE_X15Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[6]/C
                         clock pessimism              0.395   379.068    
                         clock uncertainty           -0.249   378.818    
    SLICE_X15Y1          FDRE (Setup_fdre_C_D)       -0.218   378.600    mhp_axd1362/y_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        378.600    
                         arrival time                        -380.364    
  -------------------------------------------------------------------
                         slack                                 -1.764    

Slack (VIOLATED) :        -1.763ns  (required time - arrival time)
  Source:                 mhp_axd1362/x_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/x_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.829ns  (logic 0.419ns (22.904%)  route 1.410ns (77.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 378.672 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/x_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           1.410   380.369    mhp_axd1362/x_acc_reg_temp_reg_n_0_[1]
    SLICE_X15Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693   378.672    mhp_axd1362/clk_out1
    SLICE_X15Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[1]/C
                         clock pessimism              0.395   379.068    
                         clock uncertainty           -0.249   378.818    
    SLICE_X15Y1          FDRE (Setup_fdre_C_D)       -0.212   378.606    mhp_axd1362/x_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        378.606    
                         arrival time                        -380.369    
  -------------------------------------------------------------------
                         slack                                 -1.763    

Slack (VIOLATED) :        -1.762ns  (required time - arrival time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.819ns  (logic 0.419ns (23.030%)  route 1.400ns (76.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/z_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           1.400   380.359    mhp_axd1362/z_acc_reg_temp_reg_n_0_[7]
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690   378.669    mhp_axd1362/clk_out1
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[7]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.249   378.815    
    SLICE_X20Y1          FDRE (Setup_fdre_C_D)       -0.218   378.597    mhp_axd1362/z_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        378.597    
                         arrival time                        -380.359    
  -------------------------------------------------------------------
                         slack                                 -1.762    

Slack (VIOLATED) :        -1.758ns  (required time - arrival time)
  Source:                 mhp_axd1362/x_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/x_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.815ns  (logic 0.419ns (23.083%)  route 1.396ns (76.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 378.541 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.821   378.541    mhp_axd1362/CLK
    SLICE_X15Y2          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.419   378.960 r  mhp_axd1362/x_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           1.396   380.356    mhp_axd1362/x_acc_reg_temp_reg_n_0_[9]
    SLICE_X17Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690   378.669    mhp_axd1362/clk_out1
    SLICE_X17Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[9]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.249   378.815    
    SLICE_X17Y1          FDRE (Setup_fdre_C_D)       -0.218   378.597    mhp_axd1362/x_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        378.597    
                         arrival time                        -380.356    
  -------------------------------------------------------------------
                         slack                                 -1.758    

Slack (VIOLATED) :        -1.756ns  (required time - arrival time)
  Source:                 mhp_axd1362/y_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.985ns  (logic 0.456ns (22.975%)  route 1.529ns (77.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDRE (Prop_fdre_C_Q)         0.456   378.996 r  mhp_axd1362/y_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           1.529   380.524    mhp_axd1362/y_acc_reg_temp_reg_n_0_[9]
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690   378.669    mhp_axd1362/clk_out1
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[9]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.249   378.815    
    SLICE_X21Y1          FDRE (Setup_fdre_C_D)       -0.047   378.768    mhp_axd1362/y_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        378.768    
                         arrival time                        -380.524    
  -------------------------------------------------------------------
                         slack                                 -1.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mhp_axd1362/y_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.128ns (19.479%)  route 0.529ns (80.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  mhp_axd1362/y_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.529     0.134    mhp_axd1362/y_acc_reg_temp_reg_n_0_[1]
    SLICE_X17Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X17Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X17Y1          FDRE (Hold_fdre_C_D)         0.022     0.072    mhp_axd1362/y_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.141ns (19.934%)  route 0.566ns (80.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X17Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/z_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           0.566     0.185    mhp_axd1362/z_acc_reg_temp_reg_n_0_[9]
    SLICE_X15Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X15Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[9]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X15Y0          FDRE (Hold_fdre_C_D)         0.071     0.121    mhp_axd1362/z_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mhp_axd1362/y_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.141ns (20.617%)  route 0.543ns (79.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/y_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           0.543     0.161    mhp_axd1362/y_acc_reg_temp_reg_n_0_[8]
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[8]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X21Y1          FDRE (Hold_fdre_C_D)         0.047     0.097    mhp_axd1362/y_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.141ns (19.912%)  route 0.567ns (80.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/z_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.567     0.185    mhp_axd1362/z_acc_reg_temp_reg_n_0_[3]
    SLICE_X17Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X17Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X17Y1          FDRE (Hold_fdre_C_D)         0.071     0.121    mhp_axd1362/z_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mhp_axd1362/y_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.141ns (19.943%)  route 0.566ns (80.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/y_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.566     0.184    mhp_axd1362/y_acc_reg_temp_reg_n_0_[3]
    SLICE_X14Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X14Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X14Y1          FDRE (Hold_fdre_C_D)         0.064     0.114    mhp_axd1362/y_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.537%)  route 0.581ns (80.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X17Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/z_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           0.581     0.199    mhp_axd1362/z_acc_reg_temp_reg_n_0_[8]
    SLICE_X15Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X15Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[8]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X15Y0          FDRE (Hold_fdre_C_D)         0.076     0.126    mhp_axd1362/z_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mhp_axd1362/x_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/x_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.520%)  route 0.581ns (80.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/x_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           0.581     0.200    mhp_axd1362/x_acc_reg_temp_reg_n_0_[8]
    SLICE_X22Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X22Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[8]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X22Y0          FDRE (Hold_fdre_C_D)         0.076     0.126    mhp_axd1362/x_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mhp_axd1362/y_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.626%)  route 0.577ns (80.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/y_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           0.577     0.196    mhp_axd1362/y_acc_reg_temp_reg_n_0_[4]
    SLICE_X15Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X15Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[4]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X15Y1          FDRE (Hold_fdre_C_D)         0.071     0.121    mhp_axd1362/y_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.141ns (19.435%)  route 0.584ns (80.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/z_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           0.584     0.203    mhp_axd1362/z_acc_reg_temp_reg_n_0_[5]
    SLICE_X18Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X18Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[5]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X18Y0          FDRE (Hold_fdre_C_D)         0.078     0.128    mhp_axd1362/z_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.638%)  route 0.577ns (80.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X17Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/z_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           0.577     0.195    mhp_axd1362/z_acc_reg_temp_reg_n_0_[11]
    SLICE_X18Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X18Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[11]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X18Y0          FDRE (Hold_fdre_C_D)         0.070     0.120    mhp_axd1362/z_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.129ns  (logic 0.580ns (18.534%)  route 2.549ns (81.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 25.369 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         1.404    21.202    world_map/pwropt_2
    SLICE_X6Y24          LUT3 (Prop_lut3_I2_O)        0.124    21.326 r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_136/O
                         net (fo=1, routed)           1.145    22.471    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_71
    RAMB36_X0Y5          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.722    25.369    world_map/clka
    RAMB36_X0Y5          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    25.764    
                         clock uncertainty           -0.210    25.554    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    25.111    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.111    
                         arrival time                         -22.471    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.774ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.498ns  (logic 0.766ns (21.896%)  route 2.732ns (78.104%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 19.358 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.898    19.358    debounce/clk_out1
    SLICE_X2Y8           FDRE                                         r  debounce/swtch_db_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.518    19.876 r  debounce/swtch_db_reg[6]/Q
                         net (fo=3, routed)           2.044    21.920    rojobot31_0/inst/BOTCPU/Bot_Config_reg[6]
    SLICE_X4Y2           LUT4 (Prop_lut4_I0_O)        0.124    22.044 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.689    22.733    rojobot31_0/inst/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X4Y3           LUT4 (Prop_lut4_I2_O)        0.124    22.857 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000    22.857    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X4Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.770    25.416    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X4Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.210    25.602    
    SLICE_X4Y3           FDRE (Setup_fdre_C_D)        0.029    25.631    rojobot31_0/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         25.631    
                         arrival time                         -22.857    
  -------------------------------------------------------------------
                         slack                                  2.774    

Slack (MET) :             2.805ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/vert_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.012ns  (logic 0.456ns (15.141%)  route 2.556ns (84.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 25.401 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         2.556    22.353    dtg/pbtn_db_reg[5]_fret
    SLICE_X5Y23          FDRE                                         r  dtg/vert_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.755    25.401    dtg/clk_out2
    SLICE_X5Y23          FDRE                                         r  dtg/vert_sync_reg/C
                         clock pessimism              0.395    25.796    
                         clock uncertainty           -0.210    25.587    
    SLICE_X5Y23          FDRE (Setup_fdre_C_R)       -0.429    25.158    dtg/vert_sync_reg
  -------------------------------------------------------------------
                         required time                         25.158    
                         arrival time                         -22.353    
  -------------------------------------------------------------------
                         slack                                  2.805    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/horiz_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.684ns  (logic 0.456ns (16.990%)  route 2.228ns (83.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 25.402 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         2.228    22.025    dtg/pbtn_db_reg[5]_fret
    SLICE_X4Y27          FDRE                                         r  dtg/horiz_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.756    25.402    dtg/clk_out2
    SLICE_X4Y27          FDRE                                         r  dtg/horiz_sync_reg/C
                         clock pessimism              0.395    25.797    
                         clock uncertainty           -0.210    25.588    
    SLICE_X4Y27          FDRE (Setup_fdre_C_R)       -0.429    25.159    dtg/horiz_sync_reg
  -------------------------------------------------------------------
                         required time                         25.159    
                         arrival time                         -22.025    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.684ns  (logic 0.456ns (16.990%)  route 2.228ns (83.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 25.402 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         2.228    22.025    dtg/pbtn_db_reg[5]_fret
    SLICE_X4Y27          FDRE                                         r  dtg/pixel_column_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.756    25.402    dtg/clk_out2
    SLICE_X4Y27          FDRE                                         r  dtg/pixel_column_reg[10]/C
                         clock pessimism              0.395    25.797    
                         clock uncertainty           -0.210    25.588    
    SLICE_X4Y27          FDRE (Setup_fdre_C_R)       -0.429    25.159    dtg/pixel_column_reg[10]
  -------------------------------------------------------------------
                         required time                         25.159    
                         arrival time                         -22.025    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.684ns  (logic 0.456ns (16.990%)  route 2.228ns (83.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 25.402 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         2.228    22.025    dtg/pbtn_db_reg[5]_fret
    SLICE_X4Y27          FDRE                                         r  dtg/pixel_column_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.756    25.402    dtg/clk_out2
    SLICE_X4Y27          FDRE                                         r  dtg/pixel_column_reg[5]/C
                         clock pessimism              0.395    25.797    
                         clock uncertainty           -0.210    25.588    
    SLICE_X4Y27          FDRE (Setup_fdre_C_R)       -0.429    25.159    dtg/pixel_column_reg[5]
  -------------------------------------------------------------------
                         required time                         25.159    
                         arrival time                         -22.025    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.553ns  (logic 0.580ns (22.718%)  route 1.973ns (77.282%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 25.399 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.835    20.632    dtg/p_0_in
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.124    20.756 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          1.138    21.894    dtg/pixel_row[0]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.753    25.399    dtg/clk_out2
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[10]/C
                         clock pessimism              0.395    25.794    
                         clock uncertainty           -0.210    25.585    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    25.156    dtg/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                         25.156    
                         arrival time                         -21.894    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.553ns  (logic 0.580ns (22.718%)  route 1.973ns (77.282%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 25.399 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.835    20.632    dtg/p_0_in
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.124    20.756 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          1.138    21.894    dtg/pixel_row[0]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.753    25.399    dtg/clk_out2
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[11]/C
                         clock pessimism              0.395    25.794    
                         clock uncertainty           -0.210    25.585    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    25.156    dtg/pixel_row_reg[11]
  -------------------------------------------------------------------
                         required time                         25.156    
                         arrival time                         -21.894    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.553ns  (logic 0.580ns (22.718%)  route 1.973ns (77.282%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 25.399 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.835    20.632    dtg/p_0_in
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.124    20.756 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          1.138    21.894    dtg/pixel_row[0]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.753    25.399    dtg/clk_out2
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[8]/C
                         clock pessimism              0.395    25.794    
                         clock uncertainty           -0.210    25.585    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    25.156    dtg/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                         25.156    
                         arrival time                         -21.894    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.553ns  (logic 0.580ns (22.718%)  route 1.973ns (77.282%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 25.399 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.835    20.632    dtg/p_0_in
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.124    20.756 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          1.138    21.894    dtg/pixel_row[0]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.753    25.399    dtg/clk_out2
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[9]/C
                         clock pessimism              0.395    25.794    
                         clock uncertainty           -0.210    25.585    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    25.156    dtg/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                         25.156    
                         arrival time                         -21.894    
  -------------------------------------------------------------------
                         slack                                  3.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.272ns (35.960%)  route 0.484ns (64.040%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.128    -0.396 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=1, routed)           0.257    -0.139    rojobot31_0/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.099    -0.040 r  rojobot31_0/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.228     0.188    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X8Y3           LUT5 (Prop_lut5_I4_O)        0.045     0.233 r  rojobot31_0/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.233    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X8Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X8Y3           FDRE (Hold_fdre_C_D)         0.121     0.130    rojobot31_0/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.271ns (34.264%)  route 0.520ns (65.736%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.128    -0.396 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=1, routed)           0.262    -0.134    rojobot31_0/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X8Y4           LUT6 (Prop_lut6_I5_O)        0.098    -0.036 r  rojobot31_0/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.258     0.222    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[5]
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.045     0.267 r  rojobot31_0/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.267    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X3Y4           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.947    -0.726    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X3Y4           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.210     0.040    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.091     0.131    rojobot31_0/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.231ns (29.344%)  route 0.556ns (70.656%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.391     0.008    rojobot31_0/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.045     0.053 r  rojobot31_0/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.166     0.219    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.045     0.264 r  rojobot31_0/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.264    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X9Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X9Y3           FDRE (Hold_fdre_C_D)         0.091     0.100    rojobot31_0/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.271ns (32.535%)  route 0.562ns (67.465%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.128    -0.396 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=1, routed)           0.236    -0.160    rojobot31_0/inst/BOTREGIF/MotCtl_in[7]
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.098    -0.062 r  rojobot31_0/inst/BOTREGIF/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.326     0.264    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X4Y3           LUT6 (Prop_lut6_I5_O)        0.045     0.309 r  rojobot31_0/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.309    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X4Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X4Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.210     0.039    
    SLICE_X4Y3           FDRE (Hold_fdre_C_D)         0.092     0.131    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.254ns (29.263%)  route 0.614ns (70.737%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    debounce/clk_out1
    SLICE_X10Y6          FDRE                                         r  debounce/swtch_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  debounce/swtch_db_reg[0]/Q
                         net (fo=3, routed)           0.357    -0.001    rojobot31_0/inst/BOTCPU/Bot_Config_reg[0]
    SLICE_X9Y4           LUT4 (Prop_lut4_I0_O)        0.045     0.044 r  rojobot31_0/inst/BOTCPU/DataOut[0]_i_3/O
                         net (fo=1, routed)           0.257     0.300    rojobot31_0/inst/BOTCPU/DataOut[0]_i_3_n_0
    SLICE_X8Y3           LUT5 (Prop_lut5_I2_O)        0.045     0.345 r  rojobot31_0/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.345    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X8Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X8Y3           FDRE (Hold_fdre_C_D)         0.120     0.129    rojobot31_0/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.231ns (28.309%)  route 0.585ns (71.691%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.670    -0.494    debounce/clk_out1
    SLICE_X1Y6           FDRE                                         r  debounce/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  debounce/swtch_db_reg[2]/Q
                         net (fo=3, routed)           0.426     0.073    rojobot31_0/inst/BOTCPU/Bot_Config_reg[2]
    SLICE_X9Y2           LUT4 (Prop_lut4_I0_O)        0.045     0.118 r  rojobot31_0/inst/BOTCPU/DataOut[2]_i_3/O
                         net (fo=1, routed)           0.159     0.277    rojobot31_0/inst/BOTCPU/DataOut[2]_i_3_n_0
    SLICE_X9Y3           LUT4 (Prop_lut4_I2_O)        0.045     0.322 r  rojobot31_0/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.322    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X9Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X9Y3           FDRE (Hold_fdre_C_D)         0.092     0.101    rojobot31_0/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.254ns (29.061%)  route 0.620ns (70.939%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X2Y8           FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  debounce/swtch_db_reg[1]/Q
                         net (fo=3, routed)           0.480     0.149    rojobot31_0/inst/BOTCPU/Bot_Config_reg[1]
    SLICE_X10Y3          LUT4 (Prop_lut4_I0_O)        0.045     0.194 r  rojobot31_0/inst/BOTCPU/DataOut[1]_i_3/O
                         net (fo=1, routed)           0.140     0.334    rojobot31_0/inst/BOTCPU/DataOut[1]_i_3_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I2_O)        0.045     0.379 r  rojobot31_0/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.379    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X10Y3          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y3          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X10Y3          FDRE (Hold_fdre_C_D)         0.120     0.129    rojobot31_0/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.271ns (29.409%)  route 0.650ns (70.591%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.128    -0.396 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=1, routed)           0.232    -0.164    rojobot31_0/inst/BOTREGIF/MotCtl_in[6]
    SLICE_X8Y4           LUT6 (Prop_lut6_I5_O)        0.098    -0.066 r  rojobot31_0/inst/BOTREGIF/DataOut[6]_i_2/O
                         net (fo=1, routed)           0.419     0.353    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[6]
    SLICE_X4Y3           LUT4 (Prop_lut4_I0_O)        0.045     0.398 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.398    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X4Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X4Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.210     0.039    
    SLICE_X4Y3           FDRE (Hold_fdre_C_D)         0.091     0.130    rojobot31_0/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.758%)  route 0.669ns (78.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.304    -0.061    dtg/p_0_in
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.045    -0.016 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.365     0.349    dtg/pixel_row[0]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  dtg/pixel_row_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.933    -0.740    dtg/clk_out2
    SLICE_X4Y22          FDRE                                         r  dtg/pixel_row_reg[0]/C
                         clock pessimism              0.557    -0.184    
                         clock uncertainty            0.210     0.026    
    SLICE_X4Y22          FDRE (Hold_fdre_C_R)        -0.018     0.008    dtg/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.758%)  route 0.669ns (78.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.304    -0.061    dtg/p_0_in
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.045    -0.016 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.365     0.349    dtg/pixel_row[0]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  dtg/pixel_row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.933    -0.740    dtg/clk_out2
    SLICE_X4Y22          FDRE                                         r  dtg/pixel_row_reg[1]/C
                         clock pessimism              0.557    -0.184    
                         clock uncertainty            0.210     0.026    
    SLICE_X4Y22          FDRE (Hold_fdre_C_R)        -0.018     0.008    dtg/pixel_row_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.341    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.129ns  (logic 0.580ns (18.534%)  route 2.549ns (81.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 25.369 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         1.404    21.202    world_map/pwropt_2
    SLICE_X6Y24          LUT3 (Prop_lut3_I2_O)        0.124    21.326 r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_136/O
                         net (fo=1, routed)           1.145    22.471    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_71
    RAMB36_X0Y5          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.722    25.369    world_map/clka
    RAMB36_X0Y5          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    25.764    
                         clock uncertainty           -0.208    25.556    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    25.113    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.113    
                         arrival time                         -22.471    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.498ns  (logic 0.766ns (21.896%)  route 2.732ns (78.104%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 19.358 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.898    19.358    debounce/clk_out1
    SLICE_X2Y8           FDRE                                         r  debounce/swtch_db_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.518    19.876 r  debounce/swtch_db_reg[6]/Q
                         net (fo=3, routed)           2.044    21.920    rojobot31_0/inst/BOTCPU/Bot_Config_reg[6]
    SLICE_X4Y2           LUT4 (Prop_lut4_I0_O)        0.124    22.044 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.689    22.733    rojobot31_0/inst/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X4Y3           LUT4 (Prop_lut4_I2_O)        0.124    22.857 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000    22.857    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X4Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.770    25.416    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X4Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.208    25.603    
    SLICE_X4Y3           FDRE (Setup_fdre_C_D)        0.029    25.632    rojobot31_0/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         25.632    
                         arrival time                         -22.857    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/vert_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.012ns  (logic 0.456ns (15.141%)  route 2.556ns (84.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 25.401 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         2.556    22.353    dtg/pbtn_db_reg[5]_fret
    SLICE_X5Y23          FDRE                                         r  dtg/vert_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.755    25.401    dtg/clk_out2
    SLICE_X5Y23          FDRE                                         r  dtg/vert_sync_reg/C
                         clock pessimism              0.395    25.796    
                         clock uncertainty           -0.208    25.588    
    SLICE_X5Y23          FDRE (Setup_fdre_C_R)       -0.429    25.159    dtg/vert_sync_reg
  -------------------------------------------------------------------
                         required time                         25.159    
                         arrival time                         -22.353    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/horiz_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.684ns  (logic 0.456ns (16.990%)  route 2.228ns (83.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 25.402 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         2.228    22.025    dtg/pbtn_db_reg[5]_fret
    SLICE_X4Y27          FDRE                                         r  dtg/horiz_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.756    25.402    dtg/clk_out2
    SLICE_X4Y27          FDRE                                         r  dtg/horiz_sync_reg/C
                         clock pessimism              0.395    25.797    
                         clock uncertainty           -0.208    25.589    
    SLICE_X4Y27          FDRE (Setup_fdre_C_R)       -0.429    25.160    dtg/horiz_sync_reg
  -------------------------------------------------------------------
                         required time                         25.160    
                         arrival time                         -22.025    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.684ns  (logic 0.456ns (16.990%)  route 2.228ns (83.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 25.402 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         2.228    22.025    dtg/pbtn_db_reg[5]_fret
    SLICE_X4Y27          FDRE                                         r  dtg/pixel_column_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.756    25.402    dtg/clk_out2
    SLICE_X4Y27          FDRE                                         r  dtg/pixel_column_reg[10]/C
                         clock pessimism              0.395    25.797    
                         clock uncertainty           -0.208    25.589    
    SLICE_X4Y27          FDRE (Setup_fdre_C_R)       -0.429    25.160    dtg/pixel_column_reg[10]
  -------------------------------------------------------------------
                         required time                         25.160    
                         arrival time                         -22.025    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.684ns  (logic 0.456ns (16.990%)  route 2.228ns (83.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 25.402 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         2.228    22.025    dtg/pbtn_db_reg[5]_fret
    SLICE_X4Y27          FDRE                                         r  dtg/pixel_column_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.756    25.402    dtg/clk_out2
    SLICE_X4Y27          FDRE                                         r  dtg/pixel_column_reg[5]/C
                         clock pessimism              0.395    25.797    
                         clock uncertainty           -0.208    25.589    
    SLICE_X4Y27          FDRE (Setup_fdre_C_R)       -0.429    25.160    dtg/pixel_column_reg[5]
  -------------------------------------------------------------------
                         required time                         25.160    
                         arrival time                         -22.025    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.553ns  (logic 0.580ns (22.718%)  route 1.973ns (77.282%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 25.399 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.835    20.632    dtg/p_0_in
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.124    20.756 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          1.138    21.894    dtg/pixel_row[0]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.753    25.399    dtg/clk_out2
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[10]/C
                         clock pessimism              0.395    25.794    
                         clock uncertainty           -0.208    25.586    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    25.157    dtg/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                         25.157    
                         arrival time                         -21.894    
  -------------------------------------------------------------------
                         slack                                  3.263    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.553ns  (logic 0.580ns (22.718%)  route 1.973ns (77.282%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 25.399 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.835    20.632    dtg/p_0_in
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.124    20.756 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          1.138    21.894    dtg/pixel_row[0]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.753    25.399    dtg/clk_out2
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[11]/C
                         clock pessimism              0.395    25.794    
                         clock uncertainty           -0.208    25.586    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    25.157    dtg/pixel_row_reg[11]
  -------------------------------------------------------------------
                         required time                         25.157    
                         arrival time                         -21.894    
  -------------------------------------------------------------------
                         slack                                  3.263    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.553ns  (logic 0.580ns (22.718%)  route 1.973ns (77.282%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 25.399 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.835    20.632    dtg/p_0_in
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.124    20.756 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          1.138    21.894    dtg/pixel_row[0]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.753    25.399    dtg/clk_out2
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[8]/C
                         clock pessimism              0.395    25.794    
                         clock uncertainty           -0.208    25.586    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    25.157    dtg/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                         25.157    
                         arrival time                         -21.894    
  -------------------------------------------------------------------
                         slack                                  3.263    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.553ns  (logic 0.580ns (22.718%)  route 1.973ns (77.282%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 25.399 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.835    20.632    dtg/p_0_in
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.124    20.756 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          1.138    21.894    dtg/pixel_row[0]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.753    25.399    dtg/clk_out2
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[9]/C
                         clock pessimism              0.395    25.794    
                         clock uncertainty           -0.208    25.586    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    25.157    dtg/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                         25.157    
                         arrival time                         -21.894    
  -------------------------------------------------------------------
                         slack                                  3.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.272ns (35.960%)  route 0.484ns (64.040%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.128    -0.396 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=1, routed)           0.257    -0.139    rojobot31_0/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.099    -0.040 r  rojobot31_0/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.228     0.188    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X8Y3           LUT5 (Prop_lut5_I4_O)        0.045     0.233 r  rojobot31_0/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.233    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X8Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X8Y3           FDRE (Hold_fdre_C_D)         0.121     0.128    rojobot31_0/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.271ns (34.264%)  route 0.520ns (65.736%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.128    -0.396 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=1, routed)           0.262    -0.134    rojobot31_0/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X8Y4           LUT6 (Prop_lut6_I5_O)        0.098    -0.036 r  rojobot31_0/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.258     0.222    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[5]
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.045     0.267 r  rojobot31_0/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.267    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X3Y4           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.947    -0.726    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X3Y4           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.208     0.038    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.091     0.129    rojobot31_0/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.231ns (29.344%)  route 0.556ns (70.656%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.391     0.008    rojobot31_0/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.045     0.053 r  rojobot31_0/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.166     0.219    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.045     0.264 r  rojobot31_0/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.264    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X9Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X9Y3           FDRE (Hold_fdre_C_D)         0.091     0.098    rojobot31_0/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.271ns (32.535%)  route 0.562ns (67.465%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.128    -0.396 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=1, routed)           0.236    -0.160    rojobot31_0/inst/BOTREGIF/MotCtl_in[7]
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.098    -0.062 r  rojobot31_0/inst/BOTREGIF/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.326     0.264    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X4Y3           LUT6 (Prop_lut6_I5_O)        0.045     0.309 r  rojobot31_0/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.309    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X4Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X4Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.208     0.037    
    SLICE_X4Y3           FDRE (Hold_fdre_C_D)         0.092     0.129    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.254ns (29.263%)  route 0.614ns (70.737%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    debounce/clk_out1
    SLICE_X10Y6          FDRE                                         r  debounce/swtch_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  debounce/swtch_db_reg[0]/Q
                         net (fo=3, routed)           0.357    -0.001    rojobot31_0/inst/BOTCPU/Bot_Config_reg[0]
    SLICE_X9Y4           LUT4 (Prop_lut4_I0_O)        0.045     0.044 r  rojobot31_0/inst/BOTCPU/DataOut[0]_i_3/O
                         net (fo=1, routed)           0.257     0.300    rojobot31_0/inst/BOTCPU/DataOut[0]_i_3_n_0
    SLICE_X8Y3           LUT5 (Prop_lut5_I2_O)        0.045     0.345 r  rojobot31_0/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.345    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X8Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X8Y3           FDRE (Hold_fdre_C_D)         0.120     0.127    rojobot31_0/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.231ns (28.309%)  route 0.585ns (71.691%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.670    -0.494    debounce/clk_out1
    SLICE_X1Y6           FDRE                                         r  debounce/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  debounce/swtch_db_reg[2]/Q
                         net (fo=3, routed)           0.426     0.073    rojobot31_0/inst/BOTCPU/Bot_Config_reg[2]
    SLICE_X9Y2           LUT4 (Prop_lut4_I0_O)        0.045     0.118 r  rojobot31_0/inst/BOTCPU/DataOut[2]_i_3/O
                         net (fo=1, routed)           0.159     0.277    rojobot31_0/inst/BOTCPU/DataOut[2]_i_3_n_0
    SLICE_X9Y3           LUT4 (Prop_lut4_I2_O)        0.045     0.322 r  rojobot31_0/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.322    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X9Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X9Y3           FDRE (Hold_fdre_C_D)         0.092     0.099    rojobot31_0/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.254ns (29.061%)  route 0.620ns (70.939%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X2Y8           FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  debounce/swtch_db_reg[1]/Q
                         net (fo=3, routed)           0.480     0.149    rojobot31_0/inst/BOTCPU/Bot_Config_reg[1]
    SLICE_X10Y3          LUT4 (Prop_lut4_I0_O)        0.045     0.194 r  rojobot31_0/inst/BOTCPU/DataOut[1]_i_3/O
                         net (fo=1, routed)           0.140     0.334    rojobot31_0/inst/BOTCPU/DataOut[1]_i_3_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I2_O)        0.045     0.379 r  rojobot31_0/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.379    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X10Y3          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y3          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X10Y3          FDRE (Hold_fdre_C_D)         0.120     0.127    rojobot31_0/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.271ns (29.409%)  route 0.650ns (70.591%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.128    -0.396 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=1, routed)           0.232    -0.164    rojobot31_0/inst/BOTREGIF/MotCtl_in[6]
    SLICE_X8Y4           LUT6 (Prop_lut6_I5_O)        0.098    -0.066 r  rojobot31_0/inst/BOTREGIF/DataOut[6]_i_2/O
                         net (fo=1, routed)           0.419     0.353    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[6]
    SLICE_X4Y3           LUT4 (Prop_lut4_I0_O)        0.045     0.398 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.398    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X4Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X4Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.208     0.037    
    SLICE_X4Y3           FDRE (Hold_fdre_C_D)         0.091     0.128    rojobot31_0/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.758%)  route 0.669ns (78.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.304    -0.061    dtg/p_0_in
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.045    -0.016 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.365     0.349    dtg/pixel_row[0]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  dtg/pixel_row_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.933    -0.740    dtg/clk_out2
    SLICE_X4Y22          FDRE                                         r  dtg/pixel_row_reg[0]/C
                         clock pessimism              0.557    -0.184    
                         clock uncertainty            0.208     0.024    
    SLICE_X4Y22          FDRE (Hold_fdre_C_R)        -0.018     0.006    dtg/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.758%)  route 0.669ns (78.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.304    -0.061    dtg/p_0_in
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.045    -0.016 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.365     0.349    dtg/pixel_row[0]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  dtg/pixel_row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.933    -0.740    dtg/clk_out2
    SLICE_X4Y22          FDRE                                         r  dtg/pixel_row_reg[1]/C
                         clock pessimism              0.557    -0.184    
                         clock uncertainty            0.208     0.024    
    SLICE_X4Y22          FDRE (Hold_fdre_C_R)        -0.018     0.006    dtg/pixel_row_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.343    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 3.281ns (37.212%)  route 5.536ns (62.788%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 11.990 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.319     6.611 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=8, routed)           1.529     8.140    rojobot31_0/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.990    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.568    12.558    
                         clock uncertainty           -0.084    12.474    
    SLICE_X9Y26          FDCE (Setup_fdce_C_CE)      -0.409    12.065    rojobot31_0/inst/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 3.281ns (37.212%)  route 5.536ns (62.788%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 11.990 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.319     6.611 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=8, routed)           1.529     8.140    rojobot31_0/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.990    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.568    12.558    
                         clock uncertainty           -0.084    12.474    
    SLICE_X9Y26          FDCE (Setup_fdce_C_CE)      -0.409    12.065    rojobot31_0/inst/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 3.281ns (37.212%)  route 5.536ns (62.788%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 11.990 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.319     6.611 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=8, routed)           1.529     8.140    rojobot31_0/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.990    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[4]/C
                         clock pessimism              0.568    12.558    
                         clock uncertainty           -0.084    12.474    
    SLICE_X9Y26          FDCE (Setup_fdce_C_CE)      -0.409    12.065    rojobot31_0/inst/BOTREGIF/MapY_reg[4]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 3.281ns (37.212%)  route 5.536ns (62.788%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 11.990 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.319     6.611 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=8, routed)           1.529     8.140    rojobot31_0/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.990    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[6]/C
                         clock pessimism              0.568    12.558    
                         clock uncertainty           -0.084    12.474    
    SLICE_X9Y26          FDCE (Setup_fdce_C_CE)      -0.409    12.065    rojobot31_0/inst/BOTREGIF/MapY_reg[6]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 3.289ns (36.477%)  route 5.728ns (63.523%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 f  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.327     6.619 r  rojobot31_0/inst/BOTCPU/MapX[6]_i_1/O
                         net (fo=8, routed)           1.721     8.340    rojobot31_0/inst/BOTREGIF/write_strobe_flop_5[0]
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.675    11.988    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.084    12.472    
    SLICE_X8Y25          FDCE (Setup_fdce_C_CE)      -0.169    12.303    rojobot31_0/inst/BOTREGIF/MapX_reg[1]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 3.289ns (36.477%)  route 5.728ns (63.523%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 f  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.327     6.619 r  rojobot31_0/inst/BOTCPU/MapX[6]_i_1/O
                         net (fo=8, routed)           1.721     8.340    rojobot31_0/inst/BOTREGIF/write_strobe_flop_5[0]
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.675    11.988    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.084    12.472    
    SLICE_X8Y25          FDCE (Setup_fdce_C_CE)      -0.169    12.303    rojobot31_0/inst/BOTREGIF/MapX_reg[2]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 3.289ns (36.477%)  route 5.728ns (63.523%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 f  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.327     6.619 r  rojobot31_0/inst/BOTCPU/MapX[6]_i_1/O
                         net (fo=8, routed)           1.721     8.340    rojobot31_0/inst/BOTREGIF/write_strobe_flop_5[0]
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.675    11.988    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[4]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.084    12.472    
    SLICE_X8Y25          FDCE (Setup_fdce_C_CE)      -0.169    12.303    rojobot31_0/inst/BOTREGIF/MapX_reg[4]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 3.289ns (36.477%)  route 5.728ns (63.523%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 f  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.327     6.619 r  rojobot31_0/inst/BOTCPU/MapX[6]_i_1/O
                         net (fo=8, routed)           1.721     8.340    rojobot31_0/inst/BOTREGIF/write_strobe_flop_5[0]
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.675    11.988    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[6]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.084    12.472    
    SLICE_X8Y25          FDCE (Setup_fdce_C_CE)      -0.169    12.303    rojobot31_0/inst/BOTREGIF/MapX_reg[6]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.640ns  (logic 3.281ns (37.976%)  route 5.359ns (62.024%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.319     6.611 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=8, routed)           1.351     7.962    rojobot31_0/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X9Y24          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.675    11.988    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y24          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.584    12.572    
                         clock uncertainty           -0.084    12.488    
    SLICE_X9Y24          FDCE (Setup_fdce_C_CE)      -0.409    12.079    rojobot31_0/inst/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                         12.079    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                  4.117    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.640ns  (logic 3.281ns (37.976%)  route 5.359ns (62.024%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.319     6.611 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=8, routed)           1.351     7.962    rojobot31_0/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X9Y24          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.675    11.988    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y24          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[3]/C
                         clock pessimism              0.584    12.572    
                         clock uncertainty           -0.084    12.488    
    SLICE_X9Y24          FDCE (Setup_fdce_C_CE)      -0.409    12.079    rojobot31_0/inst/BOTREGIF/MapY_reg[3]
  -------------------------------------------------------------------
                         required time                         12.079    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                  4.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X6Y4           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.141    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X6Y4           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.141    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X6Y4           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.141    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X6Y4           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.141    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X6Y4           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.141    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X6Y4           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.141    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X6Y4           RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.141    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X6Y4           RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.141    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.651%)  route 0.291ns (67.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.291    -0.063    rojobot31_0/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X6Y5           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X6Y5           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X6Y5           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.085    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.651%)  route 0.291ns (67.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.291    -0.063    rojobot31_0/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X6Y5           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X6Y5           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X6Y5           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.085    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.022    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :           58  Failing Endpoints,  Worst Slack       -2.113ns,  Total Violation     -116.751ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.113ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.956ns  (logic 0.580ns (29.647%)  route 1.376ns (70.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.819  4739.279    mhp_axd1362/clk_out1
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/reset1_reg_replica/Q
                         net (fo=1, routed)           0.572  4740.307    mhp_axd1362/reset1_repN
    SLICE_X20Y1          LUT4 (Prop_lut4_I0_O)        0.124  4740.431 r  mhp_axd1362/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.805  4741.236    mhp_axd1362/p_1_in[0]
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[0]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4741.235    
  -------------------------------------------------------------------
                         slack                                 -2.113    

Slack (VIOLATED) :        -2.113ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.956ns  (logic 0.580ns (29.647%)  route 1.376ns (70.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.819  4739.279    mhp_axd1362/clk_out1
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/reset1_reg_replica/Q
                         net (fo=1, routed)           0.572  4740.307    mhp_axd1362/reset1_repN
    SLICE_X20Y1          LUT4 (Prop_lut4_I0_O)        0.124  4740.431 r  mhp_axd1362/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.805  4741.236    mhp_axd1362/p_1_in[0]
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[2]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4741.235    
  -------------------------------------------------------------------
                         slack                                 -2.113    

Slack (VIOLATED) :        -2.113ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.956ns  (logic 0.580ns (29.647%)  route 1.376ns (70.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.819  4739.279    mhp_axd1362/clk_out1
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/reset1_reg_replica/Q
                         net (fo=1, routed)           0.572  4740.307    mhp_axd1362/reset1_repN
    SLICE_X20Y1          LUT4 (Prop_lut4_I0_O)        0.124  4740.431 r  mhp_axd1362/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.805  4741.236    mhp_axd1362/p_1_in[0]
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[3]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4741.235    
  -------------------------------------------------------------------
                         slack                                 -2.113    

Slack (VIOLATED) :        -2.113ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.956ns  (logic 0.580ns (29.647%)  route 1.376ns (70.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.819  4739.279    mhp_axd1362/clk_out1
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/reset1_reg_replica/Q
                         net (fo=1, routed)           0.572  4740.307    mhp_axd1362/reset1_repN
    SLICE_X20Y1          LUT4 (Prop_lut4_I0_O)        0.124  4740.431 r  mhp_axd1362/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.805  4741.236    mhp_axd1362/p_1_in[0]
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[4]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4741.235    
  -------------------------------------------------------------------
                         slack                                 -2.113    

Slack (VIOLATED) :        -2.113ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.956ns  (logic 0.580ns (29.647%)  route 1.376ns (70.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.819  4739.279    mhp_axd1362/clk_out1
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/reset1_reg_replica/Q
                         net (fo=1, routed)           0.572  4740.307    mhp_axd1362/reset1_repN
    SLICE_X20Y1          LUT4 (Prop_lut4_I0_O)        0.124  4740.431 r  mhp_axd1362/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.805  4741.236    mhp_axd1362/p_1_in[0]
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[5]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4741.235    
  -------------------------------------------------------------------
                         slack                                 -2.113    

Slack (VIOLATED) :        -2.113ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.956ns  (logic 0.580ns (29.647%)  route 1.376ns (70.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.819  4739.279    mhp_axd1362/clk_out1
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/reset1_reg_replica/Q
                         net (fo=1, routed)           0.572  4740.307    mhp_axd1362/reset1_repN
    SLICE_X20Y1          LUT4 (Prop_lut4_I0_O)        0.124  4740.431 r  mhp_axd1362/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.805  4741.236    mhp_axd1362/p_1_in[0]
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[6]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4741.235    
  -------------------------------------------------------------------
                         slack                                 -2.113    

Slack (VIOLATED) :        -2.113ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/accel_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.956ns  (logic 0.580ns (29.647%)  route 1.376ns (70.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.819  4739.279    mhp_axd1362/clk_out1
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/reset1_reg_replica/Q
                         net (fo=1, routed)           0.572  4740.307    mhp_axd1362/reset1_repN
    SLICE_X20Y1          LUT4 (Prop_lut4_I0_O)        0.124  4740.431 r  mhp_axd1362/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.805  4741.236    mhp_axd1362/p_1_in[0]
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[7]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4741.235    
  -------------------------------------------------------------------
                         slack                                 -2.113    

Slack (VIOLATED) :        -2.068ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.910ns  (logic 0.580ns (30.367%)  route 1.330ns (69.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 4739.280 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.820  4739.280    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.456  4739.736 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.453  4740.189    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.313 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.877  4741.190    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[10]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X16Y0          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/y_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4741.190    
  -------------------------------------------------------------------
                         slack                                 -2.068    

Slack (VIOLATED) :        -2.068ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.910ns  (logic 0.580ns (30.367%)  route 1.330ns (69.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 4739.280 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.820  4739.280    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.456  4739.736 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.453  4740.189    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.313 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.877  4741.190    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[11]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X16Y0          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/y_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4741.190    
  -------------------------------------------------------------------
                         slack                                 -2.068    

Slack (VIOLATED) :        -2.068ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.910ns  (logic 0.580ns (30.367%)  route 1.330ns (69.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 4739.280 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.820  4739.280    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.456  4739.736 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.453  4740.189    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.313 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.877  4741.190    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[8]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X16Y0          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/y_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4741.190    
  -------------------------------------------------------------------
                         slack                                 -2.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/x_acc_reg_temp_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.460%)  route 0.468ns (71.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.285     0.131    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X14Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X14Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[4]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X14Y0          FDRE (Hold_fdre_C_R)         0.009     0.063    mhp_axd1362/x_acc_reg_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/x_acc_reg_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.521%)  route 0.466ns (71.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.284     0.129    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[10]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X20Y0          FDRE (Hold_fdre_C_R)        -0.018     0.036    mhp_axd1362/x_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/x_acc_reg_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.521%)  route 0.466ns (71.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.284     0.129    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[11]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X20Y0          FDRE (Hold_fdre_C_R)        -0.018     0.036    mhp_axd1362/x_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/x_acc_reg_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.521%)  route 0.466ns (71.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.284     0.129    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[8]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X20Y0          FDRE (Hold_fdre_C_R)        -0.018     0.036    mhp_axd1362/x_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/n_CS_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.808%)  route 0.483ns (72.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.301     0.146    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X17Y2          FDSE                                         r  mhp_axd1362/n_CS_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X17Y2          FDSE                                         r  mhp_axd1362/n_CS_reg/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X17Y2          FDSE (Hold_fdse_C_S)        -0.018     0.036    mhp_axd1362/n_CS_reg
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.628%)  route 0.487ns (72.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.305     0.151    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[0]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X16Y2          FDRE (Hold_fdre_C_R)        -0.018     0.036    mhp_axd1362/y_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.628%)  route 0.487ns (72.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.305     0.151    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[1]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X16Y2          FDRE (Hold_fdre_C_R)        -0.018     0.036    mhp_axd1362/y_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.628%)  route 0.487ns (72.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.305     0.151    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[2]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X16Y2          FDRE (Hold_fdre_C_R)        -0.018     0.036    mhp_axd1362/y_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.628%)  route 0.487ns (72.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.305     0.151    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[3]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X16Y2          FDRE (Hold_fdre_C_R)        -0.018     0.036    mhp_axd1362/y_acc_reg_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.628%)  route 0.487ns (72.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.305     0.151    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[4]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X16Y2          FDRE (Hold_fdre_C_R)        -0.018     0.036    mhp_axd1362/y_acc_reg_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.114    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :           58  Failing Endpoints,  Worst Slack       -2.113ns,  Total Violation     -116.751ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.113ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.956ns  (logic 0.580ns (29.647%)  route 1.376ns (70.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.819  4739.279    mhp_axd1362/clk_out1
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/reset1_reg_replica/Q
                         net (fo=1, routed)           0.572  4740.307    mhp_axd1362/reset1_repN
    SLICE_X20Y1          LUT4 (Prop_lut4_I0_O)        0.124  4740.431 r  mhp_axd1362/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.805  4741.236    mhp_axd1362/p_1_in[0]
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[0]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4741.235    
  -------------------------------------------------------------------
                         slack                                 -2.113    

Slack (VIOLATED) :        -2.113ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.956ns  (logic 0.580ns (29.647%)  route 1.376ns (70.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.819  4739.279    mhp_axd1362/clk_out1
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/reset1_reg_replica/Q
                         net (fo=1, routed)           0.572  4740.307    mhp_axd1362/reset1_repN
    SLICE_X20Y1          LUT4 (Prop_lut4_I0_O)        0.124  4740.431 r  mhp_axd1362/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.805  4741.236    mhp_axd1362/p_1_in[0]
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[2]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4741.235    
  -------------------------------------------------------------------
                         slack                                 -2.113    

Slack (VIOLATED) :        -2.113ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.956ns  (logic 0.580ns (29.647%)  route 1.376ns (70.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.819  4739.279    mhp_axd1362/clk_out1
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/reset1_reg_replica/Q
                         net (fo=1, routed)           0.572  4740.307    mhp_axd1362/reset1_repN
    SLICE_X20Y1          LUT4 (Prop_lut4_I0_O)        0.124  4740.431 r  mhp_axd1362/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.805  4741.236    mhp_axd1362/p_1_in[0]
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[3]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4741.235    
  -------------------------------------------------------------------
                         slack                                 -2.113    

Slack (VIOLATED) :        -2.113ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.956ns  (logic 0.580ns (29.647%)  route 1.376ns (70.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.819  4739.279    mhp_axd1362/clk_out1
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/reset1_reg_replica/Q
                         net (fo=1, routed)           0.572  4740.307    mhp_axd1362/reset1_repN
    SLICE_X20Y1          LUT4 (Prop_lut4_I0_O)        0.124  4740.431 r  mhp_axd1362/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.805  4741.236    mhp_axd1362/p_1_in[0]
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[4]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4741.235    
  -------------------------------------------------------------------
                         slack                                 -2.113    

Slack (VIOLATED) :        -2.113ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.956ns  (logic 0.580ns (29.647%)  route 1.376ns (70.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.819  4739.279    mhp_axd1362/clk_out1
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/reset1_reg_replica/Q
                         net (fo=1, routed)           0.572  4740.307    mhp_axd1362/reset1_repN
    SLICE_X20Y1          LUT4 (Prop_lut4_I0_O)        0.124  4740.431 r  mhp_axd1362/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.805  4741.236    mhp_axd1362/p_1_in[0]
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[5]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4741.235    
  -------------------------------------------------------------------
                         slack                                 -2.113    

Slack (VIOLATED) :        -2.113ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.956ns  (logic 0.580ns (29.647%)  route 1.376ns (70.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.819  4739.279    mhp_axd1362/clk_out1
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/reset1_reg_replica/Q
                         net (fo=1, routed)           0.572  4740.307    mhp_axd1362/reset1_repN
    SLICE_X20Y1          LUT4 (Prop_lut4_I0_O)        0.124  4740.431 r  mhp_axd1362/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.805  4741.236    mhp_axd1362/p_1_in[0]
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[6]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4741.235    
  -------------------------------------------------------------------
                         slack                                 -2.113    

Slack (VIOLATED) :        -2.113ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/accel_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.956ns  (logic 0.580ns (29.647%)  route 1.376ns (70.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.819  4739.279    mhp_axd1362/clk_out1
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/reset1_reg_replica/Q
                         net (fo=1, routed)           0.572  4740.307    mhp_axd1362/reset1_repN
    SLICE_X20Y1          LUT4 (Prop_lut4_I0_O)        0.124  4740.431 r  mhp_axd1362/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.805  4741.236    mhp_axd1362/p_1_in[0]
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[7]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4741.235    
  -------------------------------------------------------------------
                         slack                                 -2.113    

Slack (VIOLATED) :        -2.068ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.910ns  (logic 0.580ns (30.367%)  route 1.330ns (69.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 4739.280 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.820  4739.280    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.456  4739.736 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.453  4740.189    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.313 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.877  4741.190    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[10]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X16Y0          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/y_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4741.190    
  -------------------------------------------------------------------
                         slack                                 -2.068    

Slack (VIOLATED) :        -2.068ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.910ns  (logic 0.580ns (30.367%)  route 1.330ns (69.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 4739.280 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.820  4739.280    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.456  4739.736 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.453  4740.189    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.313 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.877  4741.190    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[11]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X16Y0          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/y_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4741.190    
  -------------------------------------------------------------------
                         slack                                 -2.068    

Slack (VIOLATED) :        -2.068ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.910ns  (logic 0.580ns (30.367%)  route 1.330ns (69.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 4739.280 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.820  4739.280    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.456  4739.736 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.453  4740.189    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.313 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.877  4741.190    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[8]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.254  4739.551    
    SLICE_X16Y0          FDRE (Setup_fdre_C_R)       -0.429  4739.122    mhp_axd1362/y_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                       4739.123    
                         arrival time                       -4741.190    
  -------------------------------------------------------------------
                         slack                                 -2.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/x_acc_reg_temp_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.460%)  route 0.468ns (71.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.285     0.131    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X14Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X14Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[4]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X14Y0          FDRE (Hold_fdre_C_R)         0.009     0.063    mhp_axd1362/x_acc_reg_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/x_acc_reg_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.521%)  route 0.466ns (71.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.284     0.129    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[10]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X20Y0          FDRE (Hold_fdre_C_R)        -0.018     0.036    mhp_axd1362/x_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/x_acc_reg_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.521%)  route 0.466ns (71.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.284     0.129    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[11]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X20Y0          FDRE (Hold_fdre_C_R)        -0.018     0.036    mhp_axd1362/x_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/x_acc_reg_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.521%)  route 0.466ns (71.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.284     0.129    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[8]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X20Y0          FDRE (Hold_fdre_C_R)        -0.018     0.036    mhp_axd1362/x_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/n_CS_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.808%)  route 0.483ns (72.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.301     0.146    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X17Y2          FDSE                                         r  mhp_axd1362/n_CS_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X17Y2          FDSE                                         r  mhp_axd1362/n_CS_reg/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X17Y2          FDSE (Hold_fdse_C_S)        -0.018     0.036    mhp_axd1362/n_CS_reg
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.628%)  route 0.487ns (72.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.305     0.151    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[0]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X16Y2          FDRE (Hold_fdre_C_R)        -0.018     0.036    mhp_axd1362/y_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.628%)  route 0.487ns (72.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.305     0.151    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[1]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X16Y2          FDRE (Hold_fdre_C_R)        -0.018     0.036    mhp_axd1362/y_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.628%)  route 0.487ns (72.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.305     0.151    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[2]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X16Y2          FDRE (Hold_fdre_C_R)        -0.018     0.036    mhp_axd1362/y_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.628%)  route 0.487ns (72.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.305     0.151    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[3]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X16Y2          FDRE (Hold_fdre_C_R)        -0.018     0.036    mhp_axd1362/y_acc_reg_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.628%)  route 0.487ns (72.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.305     0.151    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[4]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X16Y2          FDRE (Hold_fdre_C_R)        -0.018     0.036    mhp_axd1362/y_acc_reg_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.114    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       91.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.143ns  (required time - arrival time)
  Source:                 mhp_axd1362/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/MOSI_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0 fall@94.815ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 1.091ns (30.943%)  route 2.435ns (69.057%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 93.484 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.821    -0.719    mhp_axd1362/CLK
    SLICE_X13Y1          FDSE                                         r  mhp_axd1362/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDSE (Prop_fdse_C_Q)         0.456    -0.263 r  mhp_axd1362/accel_data_reg[1]/Q
                         net (fo=8, routed)           1.577     1.314    mhp_axd1362/accel_data[1]
    SLICE_X18Y0          LUT6 (Prop_lut6_I3_O)        0.124     1.438 r  mhp_axd1362/MOSI_i_6/O
                         net (fo=1, routed)           0.000     1.438    mhp_axd1362/MOSI_i_6_n_0
    SLICE_X18Y0          MUXF7 (Prop_muxf7_I0_O)      0.212     1.650 r  mhp_axd1362/MOSI_reg_i_4/O
                         net (fo=1, routed)           0.858     2.508    mhp_axd1362/MOSI_reg_i_4_n_0
    SLICE_X19Y0          LUT6 (Prop_lut6_I1_O)        0.299     2.807 r  mhp_axd1362/MOSI_i_2/O
                         net (fo=1, routed)           0.000     2.807    mhp_axd1362/MOSI_i_2_n_0
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690    93.484    mhp_axd1362/CLK
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.568    94.052    
                         clock uncertainty           -0.134    93.918    
    SLICE_X19Y0          FDRE (Setup_fdre_C_D)        0.032    93.950    mhp_axd1362/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.950    
                         arrival time                          -2.807    
  -------------------------------------------------------------------
                         slack                                 91.143    

Slack (MET) :             91.571ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/MOSI_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0 fall@94.815ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.715ns (24.804%)  route 2.168ns (75.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 93.484 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820    -0.720    mhp_axd1362/CLK
    SLICE_X18Y2          FDRE                                         r  mhp_axd1362/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDRE (Prop_fdre_C_Q)         0.419    -0.301 r  mhp_axd1362/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=23, routed)          1.542     1.242    mhp_axd1362/SPI_state__0[0]
    SLICE_X26Y0          LUT3 (Prop_lut3_I2_O)        0.296     1.538 r  mhp_axd1362/MOSI_i_1/O
                         net (fo=1, routed)           0.625     2.163    mhp_axd1362/MOSI_i_1_n_0
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/MOSI_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690    93.484    mhp_axd1362/CLK
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.586    94.070    
                         clock uncertainty           -0.134    93.936    
    SLICE_X19Y0          FDRE (Setup_fdre_C_CE)      -0.202    93.734    mhp_axd1362/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.734    
                         arrival time                          -2.163    
  -------------------------------------------------------------------
                         slack                                 91.571    

Slack (MET) :             185.767ns  (required time - arrival time)
  Source:                 mhp_axd1362/counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/accel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.794ns (23.124%)  route 2.640ns (76.876%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 188.299 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.821    -0.719    mhp_axd1362/CLK
    SLICE_X12Y1          FDSE                                         r  mhp_axd1362/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDSE (Prop_fdse_C_Q)         0.518    -0.201 r  mhp_axd1362/counter_reg[2]/Q
                         net (fo=11, routed)          1.463     1.263    mhp_axd1362/counter_reg_n_0_[2]
    SLICE_X20Y2          LUT4 (Prop_lut4_I0_O)        0.124     1.387 r  mhp_axd1362/accel_data[3]_i_2/O
                         net (fo=3, routed)           0.833     2.220    mhp_axd1362/accel_data[3]_i_2_n_0
    SLICE_X21Y0          LUT5 (Prop_lut5_I3_O)        0.152     2.372 r  mhp_axd1362/accel_data[2]_i_1/O
                         net (fo=1, routed)           0.343     2.715    mhp_axd1362/accel_data[2]_i_1_n_0
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690   188.299    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[2]/C
                         clock pessimism              0.568   188.867    
                         clock uncertainty           -0.134   188.733    
    SLICE_X22Y1          FDRE (Setup_fdre_C_D)       -0.251   188.482    mhp_axd1362/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                        188.482    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                185.767    

Slack (MET) :             185.833ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/accel_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.730ns (21.657%)  route 2.641ns (78.343%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 188.299 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820    -0.720    mhp_axd1362/CLK
    SLICE_X18Y2          FDSE                                         r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDSE (Prop_fdse_C_Q)         0.456    -0.264 r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=23, routed)          1.358     1.095    mhp_axd1362/SPI_state__0[2]
    SLICE_X19Y1          LUT4 (Prop_lut4_I0_O)        0.124     1.219 r  mhp_axd1362/accel_data[7]_i_3/O
                         net (fo=4, routed)           0.664     1.883    mhp_axd1362/accel_data[7]_i_3_n_0
    SLICE_X16Y0          LUT5 (Prop_lut5_I3_O)        0.150     2.033 r  mhp_axd1362/accel_data[7]_i_2/O
                         net (fo=1, routed)           0.619     2.651    mhp_axd1362/accel_data[7]_i_2_n_0
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690   188.299    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[7]/C
                         clock pessimism              0.568   188.867    
                         clock uncertainty           -0.134   188.733    
    SLICE_X22Y1          FDRE (Setup_fdre_C_D)       -0.249   188.484    mhp_axd1362/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                        188.484    
                         arrival time                          -2.651    
  -------------------------------------------------------------------
                         slack                                185.833    

Slack (MET) :             185.906ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.715ns (21.407%)  route 2.625ns (78.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.821    -0.719    mhp_axd1362/CLK
    SLICE_X13Y1          FDRE                                         r  mhp_axd1362/FSM_sequential_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.419    -0.300 f  mhp_axd1362/FSM_sequential_address_reg[0]/Q
                         net (fo=12, routed)          1.626     1.326    mhp_axd1362/address__0[0]
    SLICE_X17Y0          LUT6 (Prop_lut6_I5_O)        0.296     1.622 r  mhp_axd1362/z_acc_reg_temp[11]_i_1/O
                         net (fo=5, routed)           0.999     2.621    mhp_axd1362/z_acc_reg_temp[11]_i_1_n_0
    SLICE_X27Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.689   188.298    mhp_axd1362/CLK
    SLICE_X27Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[10]/C
                         clock pessimism              0.568   188.866    
                         clock uncertainty           -0.134   188.732    
    SLICE_X27Y1          FDRE (Setup_fdre_C_CE)      -0.205   188.527    mhp_axd1362/z_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                        188.527    
                         arrival time                          -2.621    
  -------------------------------------------------------------------
                         slack                                185.906    

Slack (MET) :             186.181ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/instruction_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.839ns (25.380%)  route 2.467ns (74.620%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 188.302 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820    -0.720    mhp_axd1362/CLK
    SLICE_X18Y2          FDRE                                         r  mhp_axd1362/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDRE (Prop_fdre_C_Q)         0.419    -0.301 r  mhp_axd1362/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=23, routed)          1.251     0.950    mhp_axd1362/SPI_state__0[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I2_O)        0.296     1.246 f  mhp_axd1362/FSM_sequential_address[2]_i_3/O
                         net (fo=6, routed)           1.216     2.462    mhp_axd1362/FSM_sequential_address[2]_i_3_n_0
    SLICE_X13Y1          LUT5 (Prop_lut5_I0_O)        0.124     2.586 r  mhp_axd1362/instruction_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.586    mhp_axd1362/instruction_reg[0]_i_1_n_0
    SLICE_X13Y1          FDRE                                         r  mhp_axd1362/instruction_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.693   188.302    mhp_axd1362/CLK
    SLICE_X13Y1          FDRE                                         r  mhp_axd1362/instruction_reg_reg[0]/C
                         clock pessimism              0.568   188.870    
                         clock uncertainty           -0.134   188.736    
    SLICE_X13Y1          FDRE (Setup_fdre_C_D)        0.031   188.767    mhp_axd1362/instruction_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        188.767    
                         arrival time                          -2.586    
  -------------------------------------------------------------------
                         slack                                186.181    

Slack (MET) :             186.267ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.580ns (19.342%)  route 2.419ns (80.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 188.299 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820    -0.720    mhp_axd1362/CLK
    SLICE_X18Y2          FDSE                                         r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDSE (Prop_fdse_C_Q)         0.456    -0.264 r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=23, routed)          1.812     1.548    mhp_axd1362/SPI_state__0[2]
    SLICE_X18Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.672 r  mhp_axd1362/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.607     2.279    mhp_axd1362/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690   188.299    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[0]/C
                         clock pessimism              0.586   188.885    
                         clock uncertainty           -0.134   188.751    
    SLICE_X18Y1          FDRE (Setup_fdre_C_CE)      -0.205   188.546    mhp_axd1362/z_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                        188.546    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                186.267    

Slack (MET) :             186.267ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.580ns (19.342%)  route 2.419ns (80.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 188.299 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820    -0.720    mhp_axd1362/CLK
    SLICE_X18Y2          FDSE                                         r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDSE (Prop_fdse_C_Q)         0.456    -0.264 r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=23, routed)          1.812     1.548    mhp_axd1362/SPI_state__0[2]
    SLICE_X18Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.672 r  mhp_axd1362/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.607     2.279    mhp_axd1362/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690   188.299    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[1]/C
                         clock pessimism              0.586   188.885    
                         clock uncertainty           -0.134   188.751    
    SLICE_X18Y1          FDRE (Setup_fdre_C_CE)      -0.205   188.546    mhp_axd1362/z_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                        188.546    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                186.267    

Slack (MET) :             186.267ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.580ns (19.342%)  route 2.419ns (80.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 188.299 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820    -0.720    mhp_axd1362/CLK
    SLICE_X18Y2          FDSE                                         r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDSE (Prop_fdse_C_Q)         0.456    -0.264 r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=23, routed)          1.812     1.548    mhp_axd1362/SPI_state__0[2]
    SLICE_X18Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.672 r  mhp_axd1362/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.607     2.279    mhp_axd1362/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690   188.299    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[2]/C
                         clock pessimism              0.586   188.885    
                         clock uncertainty           -0.134   188.751    
    SLICE_X18Y1          FDRE (Setup_fdre_C_CE)      -0.205   188.546    mhp_axd1362/z_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                        188.546    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                186.267    

Slack (MET) :             186.267ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.580ns (19.342%)  route 2.419ns (80.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 188.299 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820    -0.720    mhp_axd1362/CLK
    SLICE_X18Y2          FDSE                                         r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDSE (Prop_fdse_C_Q)         0.456    -0.264 r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=23, routed)          1.812     1.548    mhp_axd1362/SPI_state__0[2]
    SLICE_X18Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.672 r  mhp_axd1362/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.607     2.279    mhp_axd1362/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690   188.299    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[3]/C
                         clock pessimism              0.586   188.885    
                         clock uncertainty           -0.134   188.751    
    SLICE_X18Y1          FDRE (Setup_fdre_C_CE)      -0.205   188.546    mhp_axd1362/z_acc_reg_temp_reg[3]
  -------------------------------------------------------------------
                         required time                        188.546    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                186.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/x_acc_reg_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.514%)  route 0.122ns (46.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.642    -0.522    mhp_axd1362/CLK
    SLICE_X13Y1          FDSE                                         r  mhp_axd1362/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  mhp_axd1362/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.122    -0.258    mhp_axd1362/accel_data[1]
    SLICE_X15Y2          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X15Y2          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[9]/C
                         clock pessimism              0.251    -0.506    
                         clock uncertainty            0.134    -0.372    
    SLICE_X15Y2          FDRE (Hold_fdre_C_D)         0.075    -0.297    mhp_axd1362/x_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.914%)  route 0.151ns (54.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  mhp_axd1362/accel_data_reg[2]/Q
                         net (fo=8, routed)           0.151    -0.244    mhp_axd1362/accel_data[2]
    SLICE_X27Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.916    -0.757    mhp_axd1362/CLK
    SLICE_X27Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[10]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.134    -0.352    
    SLICE_X27Y1          FDRE (Hold_fdre_C_D)         0.022    -0.330    mhp_axd1362/z_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.128ns (45.381%)  route 0.154ns (54.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  mhp_axd1362/accel_data_reg[7]/Q
                         net (fo=5, routed)           0.154    -0.241    mhp_axd1362/accel_data[7]
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[7]/C
                         clock pessimism              0.272    -0.485    
                         clock uncertainty            0.134    -0.351    
    SLICE_X18Y1          FDRE (Hold_fdre_C_D)         0.024    -0.327    mhp_axd1362/z_acc_reg_temp_reg[7]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.306%)  route 0.192ns (57.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/accel_data_reg[6]/Q
                         net (fo=5, routed)           0.192    -0.189    mhp_axd1362/accel_data[6]
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[6]/C
                         clock pessimism              0.272    -0.485    
                         clock uncertainty            0.134    -0.351    
    SLICE_X16Y2          FDRE (Hold_fdre_C_D)         0.075    -0.276    mhp_axd1362/y_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mhp_axd1362/FSM_sequential_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/rw_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.776%)  route 0.173ns (48.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.642    -0.522    mhp_axd1362/CLK
    SLICE_X13Y1          FDRE                                         r  mhp_axd1362/FSM_sequential_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  mhp_axd1362/FSM_sequential_address_reg[1]/Q
                         net (fo=12, routed)          0.173    -0.207    mhp_axd1362/address__0[1]
    SLICE_X12Y1          LUT5 (Prop_lut5_I3_O)        0.045    -0.162 r  mhp_axd1362/rw_i_1/O
                         net (fo=1, routed)           0.000    -0.162    mhp_axd1362/rw_i_1_n_0
    SLICE_X12Y1          FDSE                                         r  mhp_axd1362/rw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X12Y1          FDSE                                         r  mhp_axd1362/rw_reg/C
                         clock pessimism              0.248    -0.509    
                         clock uncertainty            0.134    -0.375    
    SLICE_X12Y1          FDSE (Hold_fdse_C_D)         0.121    -0.254    mhp_axd1362/rw_reg
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.051%)  route 0.194ns (57.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/accel_data_reg[5]/Q
                         net (fo=5, routed)           0.194    -0.187    mhp_axd1362/accel_data[5]
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[5]/C
                         clock pessimism              0.272    -0.485    
                         clock uncertainty            0.134    -0.351    
    SLICE_X16Y2          FDRE (Hold_fdre_C_D)         0.071    -0.280    mhp_axd1362/y_acc_reg_temp_reg[5]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.208%)  route 0.201ns (58.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/accel_data_reg[6]/Q
                         net (fo=5, routed)           0.201    -0.181    mhp_axd1362/accel_data[6]
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[6]/C
                         clock pessimism              0.272    -0.485    
                         clock uncertainty            0.134    -0.351    
    SLICE_X18Y1          FDRE (Hold_fdre_C_D)         0.075    -0.276    mhp_axd1362/z_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/x_acc_reg_temp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.241%)  route 0.178ns (55.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/accel_data_reg[3]/Q
                         net (fo=8, routed)           0.178    -0.204    mhp_axd1362/accel_data[3]
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[11]/C
                         clock pessimism              0.250    -0.507    
                         clock uncertainty            0.134    -0.373    
    SLICE_X20Y0          FDRE (Hold_fdre_C_D)         0.071    -0.302    mhp_axd1362/x_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/x_acc_reg_temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.234%)  route 0.149ns (53.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  mhp_axd1362/accel_data_reg[2]/Q
                         net (fo=8, routed)           0.149    -0.246    mhp_axd1362/accel_data[2]
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[10]/C
                         clock pessimism              0.250    -0.507    
                         clock uncertainty            0.134    -0.373    
    SLICE_X20Y0          FDRE (Hold_fdre_C_D)         0.022    -0.351    mhp_axd1362/x_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mhp_axd1362/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.577%)  route 0.160ns (43.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.642    -0.522    mhp_axd1362/CLK
    SLICE_X12Y1          FDSE                                         r  mhp_axd1362/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDSE (Prop_fdse_C_Q)         0.164    -0.358 r  mhp_axd1362/counter_reg[1]/Q
                         net (fo=16, routed)          0.160    -0.197    mhp_axd1362/counter_reg_n_0_[1]
    SLICE_X12Y1          LUT5 (Prop_lut5_I4_O)        0.045    -0.152 r  mhp_axd1362/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    mhp_axd1362/counter[1]_i_1_n_0
    SLICE_X12Y1          FDSE                                         r  mhp_axd1362/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X12Y1          FDSE                                         r  mhp_axd1362/counter_reg[1]/C
                         clock pessimism              0.235    -0.522    
                         clock uncertainty            0.134    -0.388    
    SLICE_X12Y1          FDSE (Hold_fdse_C_D)         0.121    -0.267    mhp_axd1362/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.115    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.221ns  (logic 4.056ns (21.102%)  route 15.165ns (78.898%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.563    17.484    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.124    17.608 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.872    18.480    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.090    19.092    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.560    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.560    
                         arrival time                         -18.480    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.248ns  (logic 4.056ns (21.072%)  route 15.192ns (78.928%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.686    17.608    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y15         LUT4 (Prop_lut4_I3_O)        0.124    17.732 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.776    18.508    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.759    18.739    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.235    
                         clock uncertainty           -0.090    19.145    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.613    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.613    
                         arrival time                         -18.508    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.248ns  (logic 4.056ns (21.072%)  route 15.192ns (78.928%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.686    17.608    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y15         LUT4 (Prop_lut4_I3_O)        0.124    17.732 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.776    18.508    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.759    18.739    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.235    
                         clock uncertainty           -0.090    19.145    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.613    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.613    
                         arrival time                         -18.508    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.082ns  (logic 4.056ns (21.255%)  route 15.026ns (78.745%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.412    17.333    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.124    17.457 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.885    18.342    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.711    18.691    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.187    
                         clock uncertainty           -0.090    19.097    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.565    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.565    
                         arrival time                         -18.342    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.053ns  (logic 4.056ns (21.288%)  route 14.997ns (78.712%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.409    17.330    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.124    17.454 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.858    18.312    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.711    18.691    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.187    
                         clock uncertainty           -0.090    19.097    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.565    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.565    
                         arrival time                         -18.312    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.079ns  (logic 4.056ns (21.259%)  route 15.023ns (78.741%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.467    17.388    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.124    17.512 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.826    18.338    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.090    19.140    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.608    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.608    
                         arrival time                         -18.338    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.029ns  (logic 4.056ns (21.315%)  route 14.973ns (78.685%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.572    17.493    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.124    17.617 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.671    18.289    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.090    19.092    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.560    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.560    
                         arrival time                         -18.289    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.029ns  (logic 4.056ns (21.315%)  route 14.973ns (78.685%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.572    17.493    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.124    17.617 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.671    18.289    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.090    19.092    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.560    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.560    
                         arrival time                         -18.289    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.028ns  (logic 4.056ns (21.316%)  route 14.972ns (78.684%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.563    17.484    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.124    17.608 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.679    18.288    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.182    
                         clock uncertainty           -0.090    19.092    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.560    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.560    
                         arrival time                         -18.288    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.068ns  (logic 4.056ns (21.272%)  route 15.012ns (78.728%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.799    -0.741    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X44Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.285 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          1.207     0.922    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_26
    SLICE_X46Y18         LUT5 (Prop_lut5_I4_O)        0.152     1.074 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.850     1.925    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I0_O)        0.348     2.273 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.187     2.460    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X46Y19         LUT4 (Prop_lut4_I0_O)        0.124     2.584 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.329     2.912    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X47Y20         LUT5 (Prop_lut5_I4_O)        0.124     3.036 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.353     3.389    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.513 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__13/O
                         net (fo=30, routed)          0.389     3.902    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.026 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29/O
                         net (fo=1, routed)           0.280     4.305    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__29_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.429 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__102/O
                         net (fo=4, routed)           0.600     5.029    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X46Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.153 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.514     5.668    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.792 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.453     6.244    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.368 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.506     6.874    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.419     7.417    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.541 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.746     8.288    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.412 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.460     8.872    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y20         LUT5 (Prop_lut5_I2_O)        0.124     8.996 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.611     9.607    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.731 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__149/O
                         net (fo=7, routed)           0.549    10.280    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.404 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__132/O
                         net (fo=4, routed)           0.461    10.865    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.989 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.332    11.321    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_7
    SLICE_X46Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.445 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_11__10/O
                         net (fo=1, routed)           0.590    12.035    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_8
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.124    12.159 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.283    12.442    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X49Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.566 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__129/O
                         net (fo=43, routed)          0.440    13.007    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X48Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.131 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__87/O
                         net (fo=4, routed)           0.335    13.465    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X49Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.589 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__13/O
                         net (fo=2, routed)           0.753    14.343    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.467 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__114/O
                         net (fo=6, routed)           0.566    15.032    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.124    15.156 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__382/O
                         net (fo=22, routed)          0.831    15.987    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X56Y22         LUT5 (Prop_lut5_I1_O)        0.124    16.111 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.687    16.797    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.124    16.921 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.467    17.388    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.124    17.512 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.815    18.327    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.090    19.140    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.608    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.608    
                         arrival time                         -18.327    
  -------------------------------------------------------------------
                         slack                                  0.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.628    -0.536    mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/clk_out1
    SLICE_X33Y21         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.339    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/iqual_49
    SLICE_X33Y21         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.900    -0.773    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X33Y21         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/C
                         clock pessimism              0.238    -0.536    
                         clock uncertainty            0.090    -0.446    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.075    -0.371    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.476%)  route 0.307ns (68.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X61Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/Q
                         net (fo=7, routed)           0.307    -0.088    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/A1
    SLICE_X58Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.901    -0.772    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/WCLK
    SLICE_X58Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.251    -0.522    
                         clock uncertainty            0.090    -0.432    
    SLICE_X58Y15         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.123    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.476%)  route 0.307ns (68.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X61Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/Q
                         net (fo=7, routed)           0.307    -0.088    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/A1
    SLICE_X58Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.901    -0.772    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/WCLK
    SLICE_X58Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.251    -0.522    
                         clock uncertainty            0.090    -0.432    
    SLICE_X58Y15         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.123    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.636    -0.528    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/clk_out1
    SLICE_X32Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[4]/Q
                         net (fo=1, routed)           0.053    -0.334    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/Q[4]
    SLICE_X33Y10         LUT6 (Prop_lut6_I2_O)        0.045    -0.289 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[12]_i_1__66/O
                         net (fo=1, routed)           0.000    -0.289    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[12]
    SLICE_X33Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.910    -0.763    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X33Y10         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[12]/C
                         clock pessimism              0.249    -0.515    
                         clock uncertainty            0.090    -0.425    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.092    -0.333    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.628    -0.536    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/clk_out1
    SLICE_X15Y25         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_reg_55_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.308    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/Q[2]
    SLICE_X14Y25         LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q[2]_i_1__75/O
                         net (fo=1, routed)           0.000    -0.263    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/D[2]
    SLICE_X14Y25         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.900    -0.773    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X14Y25         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[2]/C
                         clock pessimism              0.251    -0.523    
                         clock uncertainty            0.090    -0.433    
    SLICE_X14Y25         FDRE (Hold_fdre_C_D)         0.120    -0.313    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X11Y32         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/Q
                         net (fo=1, routed)           0.087    -0.301    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[14]
    SLICE_X10Y32         LUT3 (Prop_lut3_I0_O)        0.045    -0.256 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[14]_i_1__37/O
                         net (fo=1, routed)           0.000    -0.256    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[14]
    SLICE_X10Y32         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.908    -0.765    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X10Y32         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/C
                         clock pessimism              0.250    -0.516    
                         clock uncertainty            0.090    -0.426    
    SLICE_X10Y32         FDRE (Hold_fdre_C_D)         0.120    -0.306    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.330%)  route 0.059ns (29.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.638    -0.526    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X19Y11         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[27]/Q
                         net (fo=1, routed)           0.059    -0.325    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[27]
    SLICE_X18Y11         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.914    -0.759    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X18Y11         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]/C
                         clock pessimism              0.247    -0.513    
                         clock uncertainty            0.090    -0.423    
    SLICE_X18Y11         FDRE (Hold_fdre_C_D)         0.047    -0.376    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 debounce/shift_swtch11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.640    -0.524    debounce/clk_out1
    SLICE_X17Y5          FDRE                                         r  debounce/shift_swtch11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  debounce/shift_swtch11_reg[3]/Q
                         net (fo=1, routed)           0.058    -0.324    debounce/shift_swtch11[3]
    SLICE_X16Y5          LUT5 (Prop_lut5_I0_O)        0.045    -0.279 r  debounce/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    debounce/swtch_db[11]_i_1_n_0
    SLICE_X16Y5          FDRE                                         r  debounce/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.916    -0.757    debounce/clk_out1
    SLICE_X16Y5          FDRE                                         r  debounce/swtch_db_reg[11]/C
                         clock pessimism              0.247    -0.511    
                         clock uncertainty            0.090    -0.421    
    SLICE_X16Y5          FDRE (Hold_fdre_C_D)         0.091    -0.330    debounce/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[15]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.224%)  route 0.179ns (54.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.576    -0.588    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X8Y52          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[15]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[15]_rep__0/Q
                         net (fo=20, routed)          0.179    -0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/write_addr[13]
    RAMB36_X0Y10         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.888    -0.785    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
                         clock pessimism              0.254    -0.531    
                         clock uncertainty            0.090    -0.441    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.129    -0.312    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.844%)  route 0.238ns (59.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.638    -0.526    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X10Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[9]/Q
                         net (fo=18, routed)          0.238    -0.124    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/HADDR_d_reg[9][7]
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.953    -0.720    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/clk_out1
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.448    
                         clock uncertainty            0.090    -0.358    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.175    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.627ns  (logic 0.642ns (24.438%)  route 1.985ns (75.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 12.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.821    12.615    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y2          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.518    13.133 r  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/Q
                         net (fo=1, routed)           1.985    15.118    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[1]
    SLICE_X8Y2           LUT2 (Prop_lut2_I1_O)        0.124    15.242 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000    15.242    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][17]
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693    18.672    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.395    19.068    
                         clock uncertainty           -0.208    18.860    
    SLICE_X8Y2           FDCE (Setup_fdce_C_D)        0.079    18.939    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         18.939    
                         arrival time                         -15.242    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.795ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.525ns  (logic 0.608ns (24.081%)  route 1.917ns (75.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.819    12.613    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=1, routed)           1.917    14.985    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X9Y8           LUT2 (Prop_lut2_I1_O)        0.152    15.137 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000    15.137    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][27]
    SLICE_X9Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.208    18.858    
    SLICE_X9Y8           FDCE (Setup_fdce_C_D)        0.075    18.933    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         18.933    
                         arrival time                         -15.137    
  -------------------------------------------------------------------
                         slack                                  3.795    

Slack (MET) :             3.944ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.382ns  (logic 0.580ns (24.346%)  route 1.802ns (75.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.820    12.614    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y4          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDCE (Prop_fdce_C_Q)         0.456    13.070 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=1, routed)           1.802    14.872    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[1]
    SLICE_X14Y5          LUT6 (Prop_lut6_I3_O)        0.124    14.996 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    14.996    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][1]
    SLICE_X14Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.208    18.859    
    SLICE_X14Y5          FDCE (Setup_fdce_C_D)        0.081    18.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                         -14.996    
  -------------------------------------------------------------------
                         slack                                  3.944    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.410ns  (logic 0.671ns (27.842%)  route 1.739ns (72.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 12.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.821    12.615    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y2          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.518    13.133 r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=1, routed)           1.739    14.872    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7]
    SLICE_X8Y2           LUT2 (Prop_lut2_I1_O)        0.153    15.025 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    15.025    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][23]
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693    18.672    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.395    19.068    
                         clock uncertainty           -0.208    18.860    
    SLICE_X8Y2           FDCE (Setup_fdce_C_D)        0.118    18.978    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         18.978    
                         arrival time                         -15.025    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.365ns  (logic 0.608ns (25.704%)  route 1.757ns (74.296%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.820    12.614    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y4          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDCE (Prop_fdce_C_Q)         0.456    13.070 r  rojobot31_0/inst/BOTREGIF/LocY_reg[6]/Q
                         net (fo=1, routed)           1.757    14.827    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[6]
    SLICE_X11Y5          LUT2 (Prop_lut2_I1_O)        0.152    14.979 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000    14.979    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][22]
    SLICE_X11Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693    18.672    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.395    19.068    
                         clock uncertainty           -0.208    18.860    
    SLICE_X11Y5          FDCE (Setup_fdce_C_D)        0.075    18.935    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         18.935    
                         arrival time                         -14.979    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.238ns  (logic 0.716ns (31.989%)  route 1.522ns (68.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.819    12.613    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.419    13.032 r  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/Q
                         net (fo=1, routed)           1.522    14.554    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[0]
    SLICE_X9Y8           LUT2 (Prop_lut2_I1_O)        0.297    14.851 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000    14.851    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][16]
    SLICE_X9Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.208    18.858    
    SLICE_X9Y8           FDCE (Setup_fdce_C_D)        0.029    18.887    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         18.887    
                         arrival time                         -14.851    
  -------------------------------------------------------------------
                         slack                                  4.036    

Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.271ns  (logic 0.580ns (25.545%)  route 1.691ns (74.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.820    12.614    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y4          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDCE (Prop_fdce_C_Q)         0.456    13.070 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=1, routed)           1.691    14.760    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[6]
    SLICE_X14Y3          LUT5 (Prop_lut5_I4_O)        0.124    14.884 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[6]_i_1/O
                         net (fo=1, routed)           0.000    14.884    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][6]
    SLICE_X14Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.208    18.859    
    SLICE_X14Y3          FDCE (Setup_fdce_C_D)        0.081    18.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                         -14.884    
  -------------------------------------------------------------------
                         slack                                  4.056    

Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.266ns  (logic 0.642ns (28.328%)  route 1.624ns (71.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 12.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.821    12.615    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y1           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.518    13.133 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[5]/Q
                         net (fo=1, routed)           1.624    14.757    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[5]
    SLICE_X8Y2           LUT6 (Prop_lut6_I0_O)        0.124    14.881 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000    14.881    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][13]
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693    18.672    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.395    19.068    
                         clock uncertainty           -0.208    18.860    
    SLICE_X8Y2           FDCE (Setup_fdce_C_D)        0.077    18.937    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                         -14.881    
  -------------------------------------------------------------------
                         slack                                  4.056    

Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.269ns  (logic 0.773ns (34.067%)  route 1.496ns (65.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.820    12.614    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDCE (Prop_fdce_C_Q)         0.478    13.092 r  rojobot31_0/inst/BOTREGIF/LocY_reg[4]/Q
                         net (fo=1, routed)           1.496    14.588    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[4]
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.295    14.883 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    14.883    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][20]
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.208    18.858    
    SLICE_X8Y8           FDCE (Setup_fdce_C_D)        0.081    18.939    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.939    
                         arrival time                         -14.883    
  -------------------------------------------------------------------
                         slack                                  4.056    

Slack (MET) :             4.057ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.217ns  (logic 0.642ns (28.954%)  route 1.575ns (71.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 12.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.821    12.615    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y1           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.518    13.133 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           1.575    14.708    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7]
    SLICE_X9Y1           LUT6 (Prop_lut6_I0_O)        0.124    14.832 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000    14.832    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][15]
    SLICE_X9Y1           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693    18.672    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y1           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.395    19.068    
                         clock uncertainty           -0.208    18.860    
    SLICE_X9Y1           FDCE (Setup_fdce_C_D)        0.029    18.889    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                         -14.832    
  -------------------------------------------------------------------
                         slack                                  4.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.918%)  route 0.592ns (76.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.642    -0.522    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y2          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           0.592     0.211    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[3]
    SLICE_X12Y2          LUT6 (Prop_lut6_I3_O)        0.045     0.256 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.256    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][3]
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.208     0.008    
    SLICE_X12Y2          FDCE (Hold_fdce_C_D)         0.121     0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.209ns (26.819%)  route 0.570ns (73.181%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.642    -0.522    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y2          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           0.570     0.213    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X14Y2          LUT5 (Prop_lut5_I4_O)        0.045     0.258 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000     0.258    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][7]
    SLICE_X14Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.208     0.008    
    SLICE_X14Y2          FDCE (Hold_fdce_C_D)         0.121     0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.789%)  route 0.564ns (75.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y4          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=1, routed)           0.564     0.183    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[3]
    SLICE_X11Y5          LUT2 (Prop_lut2_I1_O)        0.045     0.228 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000     0.228    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][19]
    SLICE_X11Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X11Y5          FDCE (Hold_fdce_C_D)         0.091     0.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.209ns (26.712%)  route 0.573ns (73.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.642    -0.522    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y1           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)           0.573     0.216    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[6]
    SLICE_X8Y2           LUT6 (Prop_lut6_I0_O)        0.045     0.261 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][14]
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.208     0.008    
    SLICE_X8Y2           FDCE (Hold_fdce_C_D)         0.121     0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.246ns (31.422%)  route 0.537ns (68.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDCE (Prop_fdce_C_Q)         0.148    -0.375 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=1, routed)           0.537     0.162    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[4]
    SLICE_X14Y5          LUT6 (Prop_lut6_I0_O)        0.098     0.260 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.260    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][12]
    SLICE_X14Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X14Y5          FDCE (Hold_fdce_C_D)         0.120     0.127    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.247ns (31.559%)  route 0.536ns (68.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.642    -0.522    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y2          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.148    -0.374 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/Q
                         net (fo=1, routed)           0.536     0.162    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[3]
    SLICE_X14Y3          LUT5 (Prop_lut5_I4_O)        0.099     0.261 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000     0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][11]
    SLICE_X14Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X14Y3          FDCE (Hold_fdce_C_D)         0.120     0.127    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.585%)  route 0.603ns (76.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.642    -0.522    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y2          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=1, routed)           0.603     0.222    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X12Y2          LUT6 (Prop_lut6_I1_O)        0.045     0.267 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.267    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][0]
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.208     0.008    
    SLICE_X12Y2          FDCE (Hold_fdce_C_D)         0.120     0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.207ns (25.916%)  route 0.592ns (74.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  rojobot31_0/inst/BOTREGIF/LocX_reg[1]/Q
                         net (fo=1, routed)           0.592     0.233    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[1]
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.043     0.276 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[25]_i_1/O
                         net (fo=1, routed)           0.000     0.276    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][25]
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X8Y8           FDCE (Hold_fdce_C_D)         0.131     0.137    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.395%)  route 0.554ns (72.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           0.554     0.195    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[4]
    SLICE_X11Y5          LUT6 (Prop_lut6_I3_O)        0.045     0.240 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.240    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][4]
    SLICE_X11Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X11Y5          FDCE (Hold_fdce_C_D)         0.092     0.099    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.397%)  route 0.576ns (75.603%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.642    -0.522    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y2          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=1, routed)           0.576     0.196    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[1]
    SLICE_X13Y2          LUT5 (Prop_lut5_I4_O)        0.045     0.241 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     0.241    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][9]
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.208     0.008    
    SLICE_X13Y2          FDCE (Hold_fdce_C_D)         0.091     0.099    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           37  Failing Endpoints,  Worst Slack       -1.777ns,  Total Violation      -63.938ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.777ns  (required time - arrival time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.833ns  (logic 0.419ns (22.856%)  route 1.414ns (77.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/z_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           1.414   380.373    mhp_axd1362/z_acc_reg_temp_reg_n_0_[6]
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690   378.669    mhp_axd1362/clk_out1
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[6]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.254   378.811    
    SLICE_X20Y1          FDRE (Setup_fdre_C_D)       -0.215   378.596    mhp_axd1362/z_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        378.596    
                         arrival time                        -380.373    
  -------------------------------------------------------------------
                         slack                                 -1.777    

Slack (VIOLATED) :        -1.775ns  (required time - arrival time)
  Source:                 mhp_axd1362/roundDone_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/en1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        2.000ns  (logic 0.456ns (22.803%)  route 1.544ns (77.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X18Y2          FDSE                                         r  mhp_axd1362/roundDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDSE (Prop_fdse_C_Q)         0.456   378.996 r  mhp_axd1362/roundDone_reg/Q
                         net (fo=2, routed)           1.544   380.539    mhp_axd1362/roundDone
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/en1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690   378.669    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/en1_reg/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.254   378.811    
    SLICE_X16Y1          FDRE (Setup_fdre_C_D)       -0.047   378.764    mhp_axd1362/en1_reg
  -------------------------------------------------------------------
                         required time                        378.764    
                         arrival time                        -380.539    
  -------------------------------------------------------------------
                         slack                                 -1.775    

Slack (VIOLATED) :        -1.769ns  (required time - arrival time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.823ns  (logic 0.419ns (22.987%)  route 1.404ns (77.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 378.668 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 378.539 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.819   378.539    mhp_axd1362/CLK
    SLICE_X27Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.419   378.958 r  mhp_axd1362/z_acc_reg_temp_reg[10]/Q
                         net (fo=1, routed)           1.404   380.361    mhp_axd1362/z_acc_reg_temp_reg_n_0_[10]
    SLICE_X26Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.689   378.668    mhp_axd1362/clk_out1
    SLICE_X26Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[10]/C
                         clock pessimism              0.395   379.064    
                         clock uncertainty           -0.254   378.810    
    SLICE_X26Y1          FDRE (Setup_fdre_C_D)       -0.218   378.592    mhp_axd1362/z_acc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        378.592    
                         arrival time                        -380.361    
  -------------------------------------------------------------------
                         slack                                 -1.769    

Slack (VIOLATED) :        -1.769ns  (required time - arrival time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        2.001ns  (logic 0.456ns (22.792%)  route 1.545ns (77.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 378.672 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X17Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.456   378.996 r  mhp_axd1362/z_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           1.545   380.540    mhp_axd1362/z_acc_reg_temp_reg_n_0_[8]
    SLICE_X15Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693   378.672    mhp_axd1362/clk_out1
    SLICE_X15Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[8]/C
                         clock pessimism              0.395   379.068    
                         clock uncertainty           -0.254   378.814    
    SLICE_X15Y0          FDRE (Setup_fdre_C_D)       -0.043   378.771    mhp_axd1362/z_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        378.771    
                         arrival time                        -380.540    
  -------------------------------------------------------------------
                         slack                                 -1.769    

Slack (VIOLATED) :        -1.769ns  (required time - arrival time)
  Source:                 mhp_axd1362/x_acc_reg_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/x_acc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.825ns  (logic 0.419ns (22.959%)  route 1.406ns (77.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/x_acc_reg_temp_reg[0]/Q
                         net (fo=1, routed)           1.406   380.365    mhp_axd1362/x_acc_reg_temp_reg_n_0_[0]
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690   378.669    mhp_axd1362/clk_out1
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[0]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.254   378.811    
    SLICE_X21Y1          FDRE (Setup_fdre_C_D)       -0.215   378.596    mhp_axd1362/x_acc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        378.596    
                         arrival time                        -380.365    
  -------------------------------------------------------------------
                         slack                                 -1.769    

Slack (VIOLATED) :        -1.768ns  (required time - arrival time)
  Source:                 mhp_axd1362/y_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.825ns  (logic 0.419ns (22.964%)  route 1.406ns (77.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 378.672 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/y_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           1.406   380.364    mhp_axd1362/y_acc_reg_temp_reg_n_0_[6]
    SLICE_X15Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693   378.672    mhp_axd1362/clk_out1
    SLICE_X15Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[6]/C
                         clock pessimism              0.395   379.068    
                         clock uncertainty           -0.254   378.814    
    SLICE_X15Y1          FDRE (Setup_fdre_C_D)       -0.218   378.596    mhp_axd1362/y_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        378.596    
                         arrival time                        -380.364    
  -------------------------------------------------------------------
                         slack                                 -1.768    

Slack (VIOLATED) :        -1.767ns  (required time - arrival time)
  Source:                 mhp_axd1362/x_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/x_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.829ns  (logic 0.419ns (22.904%)  route 1.410ns (77.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 378.672 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/x_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           1.410   380.369    mhp_axd1362/x_acc_reg_temp_reg_n_0_[1]
    SLICE_X15Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693   378.672    mhp_axd1362/clk_out1
    SLICE_X15Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[1]/C
                         clock pessimism              0.395   379.068    
                         clock uncertainty           -0.254   378.814    
    SLICE_X15Y1          FDRE (Setup_fdre_C_D)       -0.212   378.602    mhp_axd1362/x_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        378.602    
                         arrival time                        -380.369    
  -------------------------------------------------------------------
                         slack                                 -1.767    

Slack (VIOLATED) :        -1.766ns  (required time - arrival time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.819ns  (logic 0.419ns (23.030%)  route 1.400ns (76.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/z_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           1.400   380.359    mhp_axd1362/z_acc_reg_temp_reg_n_0_[7]
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690   378.669    mhp_axd1362/clk_out1
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[7]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.254   378.811    
    SLICE_X20Y1          FDRE (Setup_fdre_C_D)       -0.218   378.593    mhp_axd1362/z_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        378.593    
                         arrival time                        -380.359    
  -------------------------------------------------------------------
                         slack                                 -1.766    

Slack (VIOLATED) :        -1.763ns  (required time - arrival time)
  Source:                 mhp_axd1362/x_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/x_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.815ns  (logic 0.419ns (23.083%)  route 1.396ns (76.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 378.541 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.821   378.541    mhp_axd1362/CLK
    SLICE_X15Y2          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.419   378.960 r  mhp_axd1362/x_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           1.396   380.356    mhp_axd1362/x_acc_reg_temp_reg_n_0_[9]
    SLICE_X17Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690   378.669    mhp_axd1362/clk_out1
    SLICE_X17Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[9]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.254   378.811    
    SLICE_X17Y1          FDRE (Setup_fdre_C_D)       -0.218   378.593    mhp_axd1362/x_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        378.593    
                         arrival time                        -380.356    
  -------------------------------------------------------------------
                         slack                                 -1.763    

Slack (VIOLATED) :        -1.761ns  (required time - arrival time)
  Source:                 mhp_axd1362/y_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.985ns  (logic 0.456ns (22.975%)  route 1.529ns (77.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDRE (Prop_fdre_C_Q)         0.456   378.996 r  mhp_axd1362/y_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           1.529   380.524    mhp_axd1362/y_acc_reg_temp_reg_n_0_[9]
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690   378.669    mhp_axd1362/clk_out1
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[9]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.254   378.811    
    SLICE_X21Y1          FDRE (Setup_fdre_C_D)       -0.047   378.764    mhp_axd1362/y_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        378.764    
                         arrival time                        -380.524    
  -------------------------------------------------------------------
                         slack                                 -1.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 mhp_axd1362/y_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.128ns (19.479%)  route 0.529ns (80.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  mhp_axd1362/y_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.529     0.134    mhp_axd1362/y_acc_reg_temp_reg_n_0_[1]
    SLICE_X17Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X17Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X17Y1          FDRE (Hold_fdre_C_D)         0.022     0.076    mhp_axd1362/y_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.141ns (19.934%)  route 0.566ns (80.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X17Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/z_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           0.566     0.185    mhp_axd1362/z_acc_reg_temp_reg_n_0_[9]
    SLICE_X15Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X15Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[9]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X15Y0          FDRE (Hold_fdre_C_D)         0.071     0.125    mhp_axd1362/z_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mhp_axd1362/y_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.141ns (20.617%)  route 0.543ns (79.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/y_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           0.543     0.161    mhp_axd1362/y_acc_reg_temp_reg_n_0_[8]
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[8]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X21Y1          FDRE (Hold_fdre_C_D)         0.047     0.101    mhp_axd1362/y_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.141ns (19.912%)  route 0.567ns (80.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/z_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.567     0.185    mhp_axd1362/z_acc_reg_temp_reg_n_0_[3]
    SLICE_X17Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X17Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X17Y1          FDRE (Hold_fdre_C_D)         0.071     0.125    mhp_axd1362/z_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mhp_axd1362/y_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.141ns (19.943%)  route 0.566ns (80.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/y_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.566     0.184    mhp_axd1362/y_acc_reg_temp_reg_n_0_[3]
    SLICE_X14Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X14Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X14Y1          FDRE (Hold_fdre_C_D)         0.064     0.118    mhp_axd1362/y_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.537%)  route 0.581ns (80.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X17Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/z_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           0.581     0.199    mhp_axd1362/z_acc_reg_temp_reg_n_0_[8]
    SLICE_X15Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X15Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[8]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X15Y0          FDRE (Hold_fdre_C_D)         0.076     0.130    mhp_axd1362/z_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mhp_axd1362/x_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/x_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.520%)  route 0.581ns (80.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/x_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           0.581     0.200    mhp_axd1362/x_acc_reg_temp_reg_n_0_[8]
    SLICE_X22Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X22Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[8]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X22Y0          FDRE (Hold_fdre_C_D)         0.076     0.130    mhp_axd1362/x_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mhp_axd1362/y_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.626%)  route 0.577ns (80.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/y_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           0.577     0.196    mhp_axd1362/y_acc_reg_temp_reg_n_0_[4]
    SLICE_X15Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X15Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[4]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X15Y1          FDRE (Hold_fdre_C_D)         0.071     0.125    mhp_axd1362/y_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.141ns (19.435%)  route 0.584ns (80.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/z_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           0.584     0.203    mhp_axd1362/z_acc_reg_temp_reg_n_0_[5]
    SLICE_X18Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X18Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[5]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X18Y0          FDRE (Hold_fdre_C_D)         0.078     0.132    mhp_axd1362/z_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.638%)  route 0.577ns (80.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X17Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/z_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           0.577     0.195    mhp_axd1362/z_acc_reg_temp_reg_n_0_[11]
    SLICE_X18Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X18Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[11]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.254     0.054    
    SLICE_X18Y0          FDRE (Hold_fdre_C_D)         0.070     0.124    mhp_axd1362/z_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.627ns  (logic 0.642ns (24.438%)  route 1.985ns (75.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 12.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.821    12.615    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y2          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.518    13.133 r  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/Q
                         net (fo=1, routed)           1.985    15.118    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[1]
    SLICE_X8Y2           LUT2 (Prop_lut2_I1_O)        0.124    15.242 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000    15.242    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][17]
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693    18.672    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.395    19.068    
                         clock uncertainty           -0.208    18.860    
    SLICE_X8Y2           FDCE (Setup_fdce_C_D)        0.079    18.939    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         18.939    
                         arrival time                         -15.242    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.795ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.525ns  (logic 0.608ns (24.081%)  route 1.917ns (75.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.819    12.613    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=1, routed)           1.917    14.985    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X9Y8           LUT2 (Prop_lut2_I1_O)        0.152    15.137 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000    15.137    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][27]
    SLICE_X9Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.208    18.858    
    SLICE_X9Y8           FDCE (Setup_fdce_C_D)        0.075    18.933    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         18.933    
                         arrival time                         -15.137    
  -------------------------------------------------------------------
                         slack                                  3.795    

Slack (MET) :             3.944ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.382ns  (logic 0.580ns (24.346%)  route 1.802ns (75.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.820    12.614    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y4          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDCE (Prop_fdce_C_Q)         0.456    13.070 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=1, routed)           1.802    14.872    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[1]
    SLICE_X14Y5          LUT6 (Prop_lut6_I3_O)        0.124    14.996 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    14.996    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][1]
    SLICE_X14Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.208    18.859    
    SLICE_X14Y5          FDCE (Setup_fdce_C_D)        0.081    18.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                         -14.996    
  -------------------------------------------------------------------
                         slack                                  3.944    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.410ns  (logic 0.671ns (27.842%)  route 1.739ns (72.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 12.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.821    12.615    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y2          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.518    13.133 r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=1, routed)           1.739    14.872    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7]
    SLICE_X8Y2           LUT2 (Prop_lut2_I1_O)        0.153    15.025 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    15.025    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][23]
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693    18.672    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.395    19.068    
                         clock uncertainty           -0.208    18.860    
    SLICE_X8Y2           FDCE (Setup_fdce_C_D)        0.118    18.978    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         18.978    
                         arrival time                         -15.025    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.365ns  (logic 0.608ns (25.704%)  route 1.757ns (74.296%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.820    12.614    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y4          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDCE (Prop_fdce_C_Q)         0.456    13.070 r  rojobot31_0/inst/BOTREGIF/LocY_reg[6]/Q
                         net (fo=1, routed)           1.757    14.827    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[6]
    SLICE_X11Y5          LUT2 (Prop_lut2_I1_O)        0.152    14.979 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000    14.979    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][22]
    SLICE_X11Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693    18.672    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.395    19.068    
                         clock uncertainty           -0.208    18.860    
    SLICE_X11Y5          FDCE (Setup_fdce_C_D)        0.075    18.935    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         18.935    
                         arrival time                         -14.979    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             4.036ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.238ns  (logic 0.716ns (31.989%)  route 1.522ns (68.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.819    12.613    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.419    13.032 r  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/Q
                         net (fo=1, routed)           1.522    14.554    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[0]
    SLICE_X9Y8           LUT2 (Prop_lut2_I1_O)        0.297    14.851 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000    14.851    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][16]
    SLICE_X9Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.208    18.858    
    SLICE_X9Y8           FDCE (Setup_fdce_C_D)        0.029    18.887    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         18.887    
                         arrival time                         -14.851    
  -------------------------------------------------------------------
                         slack                                  4.036    

Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.271ns  (logic 0.580ns (25.545%)  route 1.691ns (74.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.820    12.614    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y4          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDCE (Prop_fdce_C_Q)         0.456    13.070 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=1, routed)           1.691    14.760    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[6]
    SLICE_X14Y3          LUT5 (Prop_lut5_I4_O)        0.124    14.884 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[6]_i_1/O
                         net (fo=1, routed)           0.000    14.884    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][6]
    SLICE_X14Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.208    18.859    
    SLICE_X14Y3          FDCE (Setup_fdce_C_D)        0.081    18.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                         -14.884    
  -------------------------------------------------------------------
                         slack                                  4.056    

Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.266ns  (logic 0.642ns (28.328%)  route 1.624ns (71.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 12.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.821    12.615    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y1           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.518    13.133 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[5]/Q
                         net (fo=1, routed)           1.624    14.757    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[5]
    SLICE_X8Y2           LUT6 (Prop_lut6_I0_O)        0.124    14.881 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000    14.881    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][13]
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693    18.672    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.395    19.068    
                         clock uncertainty           -0.208    18.860    
    SLICE_X8Y2           FDCE (Setup_fdce_C_D)        0.077    18.937    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                         -14.881    
  -------------------------------------------------------------------
                         slack                                  4.056    

Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.269ns  (logic 0.773ns (34.067%)  route 1.496ns (65.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.820    12.614    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDCE (Prop_fdce_C_Q)         0.478    13.092 r  rojobot31_0/inst/BOTREGIF/LocY_reg[4]/Q
                         net (fo=1, routed)           1.496    14.588    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[4]
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.295    14.883 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    14.883    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][20]
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.208    18.858    
    SLICE_X8Y8           FDCE (Setup_fdce_C_D)        0.081    18.939    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.939    
                         arrival time                         -14.883    
  -------------------------------------------------------------------
                         slack                                  4.056    

Slack (MET) :             4.057ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.217ns  (logic 0.642ns (28.954%)  route 1.575ns (71.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 12.615 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.821    12.615    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y1           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.518    13.133 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           1.575    14.708    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7]
    SLICE_X9Y1           LUT6 (Prop_lut6_I0_O)        0.124    14.832 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000    14.832    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][15]
    SLICE_X9Y1           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693    18.672    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y1           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.395    19.068    
                         clock uncertainty           -0.208    18.860    
    SLICE_X9Y1           FDCE (Setup_fdce_C_D)        0.029    18.889    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                         -14.832    
  -------------------------------------------------------------------
                         slack                                  4.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.918%)  route 0.592ns (76.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.642    -0.522    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y2          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           0.592     0.211    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[3]
    SLICE_X12Y2          LUT6 (Prop_lut6_I3_O)        0.045     0.256 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.256    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][3]
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.208     0.008    
    SLICE_X12Y2          FDCE (Hold_fdce_C_D)         0.121     0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.209ns (26.819%)  route 0.570ns (73.181%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.642    -0.522    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y2          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           0.570     0.213    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X14Y2          LUT5 (Prop_lut5_I4_O)        0.045     0.258 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000     0.258    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][7]
    SLICE_X14Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.208     0.008    
    SLICE_X14Y2          FDCE (Hold_fdce_C_D)         0.121     0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.789%)  route 0.564ns (75.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y4          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=1, routed)           0.564     0.183    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[3]
    SLICE_X11Y5          LUT2 (Prop_lut2_I1_O)        0.045     0.228 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000     0.228    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][19]
    SLICE_X11Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X11Y5          FDCE (Hold_fdce_C_D)         0.091     0.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.209ns (26.712%)  route 0.573ns (73.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.642    -0.522    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y1           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)           0.573     0.216    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[6]
    SLICE_X8Y2           LUT6 (Prop_lut6_I0_O)        0.045     0.261 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][14]
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.208     0.008    
    SLICE_X8Y2           FDCE (Hold_fdce_C_D)         0.121     0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.246ns (31.422%)  route 0.537ns (68.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDCE (Prop_fdce_C_Q)         0.148    -0.375 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=1, routed)           0.537     0.162    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[4]
    SLICE_X14Y5          LUT6 (Prop_lut6_I0_O)        0.098     0.260 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.260    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][12]
    SLICE_X14Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X14Y5          FDCE (Hold_fdce_C_D)         0.120     0.127    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.247ns (31.559%)  route 0.536ns (68.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.642    -0.522    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y2          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDCE (Prop_fdce_C_Q)         0.148    -0.374 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/Q
                         net (fo=1, routed)           0.536     0.162    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[3]
    SLICE_X14Y3          LUT5 (Prop_lut5_I4_O)        0.099     0.261 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000     0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][11]
    SLICE_X14Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X14Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X14Y3          FDCE (Hold_fdce_C_D)         0.120     0.127    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.585%)  route 0.603ns (76.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.642    -0.522    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y2          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=1, routed)           0.603     0.222    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X12Y2          LUT6 (Prop_lut6_I1_O)        0.045     0.267 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.267    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][0]
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.208     0.008    
    SLICE_X12Y2          FDCE (Hold_fdce_C_D)         0.120     0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.207ns (25.916%)  route 0.592ns (74.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  rojobot31_0/inst/BOTREGIF/LocX_reg[1]/Q
                         net (fo=1, routed)           0.592     0.233    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[1]
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.043     0.276 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[25]_i_1/O
                         net (fo=1, routed)           0.000     0.276    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][25]
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X8Y8           FDCE (Hold_fdce_C_D)         0.131     0.137    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.395%)  route 0.554ns (72.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y6           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           0.554     0.195    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[4]
    SLICE_X11Y5          LUT6 (Prop_lut6_I3_O)        0.045     0.240 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.240    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][4]
    SLICE_X11Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X11Y5          FDCE (Hold_fdce_C_D)         0.092     0.099    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.397%)  route 0.576ns (75.603%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.642    -0.522    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y2          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=1, routed)           0.576     0.196    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[1]
    SLICE_X13Y2          LUT5 (Prop_lut5_I4_O)        0.045     0.241 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     0.241    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][9]
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.208     0.008    
    SLICE_X13Y2          FDCE (Hold_fdce_C_D)         0.091     0.099    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           37  Failing Endpoints,  Worst Slack       -1.773ns,  Total Violation      -63.774ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.773ns  (required time - arrival time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.833ns  (logic 0.419ns (22.856%)  route 1.414ns (77.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/z_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           1.414   380.373    mhp_axd1362/z_acc_reg_temp_reg_n_0_[6]
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690   378.669    mhp_axd1362/clk_out1
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[6]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.249   378.815    
    SLICE_X20Y1          FDRE (Setup_fdre_C_D)       -0.215   378.600    mhp_axd1362/z_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        378.600    
                         arrival time                        -380.373    
  -------------------------------------------------------------------
                         slack                                 -1.773    

Slack (VIOLATED) :        -1.771ns  (required time - arrival time)
  Source:                 mhp_axd1362/roundDone_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/en1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        2.000ns  (logic 0.456ns (22.803%)  route 1.544ns (77.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X18Y2          FDSE                                         r  mhp_axd1362/roundDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDSE (Prop_fdse_C_Q)         0.456   378.996 r  mhp_axd1362/roundDone_reg/Q
                         net (fo=2, routed)           1.544   380.539    mhp_axd1362/roundDone
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/en1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690   378.669    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/en1_reg/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.249   378.815    
    SLICE_X16Y1          FDRE (Setup_fdre_C_D)       -0.047   378.768    mhp_axd1362/en1_reg
  -------------------------------------------------------------------
                         required time                        378.768    
                         arrival time                        -380.539    
  -------------------------------------------------------------------
                         slack                                 -1.771    

Slack (VIOLATED) :        -1.765ns  (required time - arrival time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.823ns  (logic 0.419ns (22.987%)  route 1.404ns (77.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 378.668 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 378.539 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.819   378.539    mhp_axd1362/CLK
    SLICE_X27Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.419   378.958 r  mhp_axd1362/z_acc_reg_temp_reg[10]/Q
                         net (fo=1, routed)           1.404   380.361    mhp_axd1362/z_acc_reg_temp_reg_n_0_[10]
    SLICE_X26Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.689   378.668    mhp_axd1362/clk_out1
    SLICE_X26Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[10]/C
                         clock pessimism              0.395   379.064    
                         clock uncertainty           -0.249   378.814    
    SLICE_X26Y1          FDRE (Setup_fdre_C_D)       -0.218   378.596    mhp_axd1362/z_acc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        378.596    
                         arrival time                        -380.361    
  -------------------------------------------------------------------
                         slack                                 -1.765    

Slack (VIOLATED) :        -1.765ns  (required time - arrival time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        2.001ns  (logic 0.456ns (22.792%)  route 1.545ns (77.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 378.672 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X17Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.456   378.996 r  mhp_axd1362/z_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           1.545   380.540    mhp_axd1362/z_acc_reg_temp_reg_n_0_[8]
    SLICE_X15Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693   378.672    mhp_axd1362/clk_out1
    SLICE_X15Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[8]/C
                         clock pessimism              0.395   379.068    
                         clock uncertainty           -0.249   378.818    
    SLICE_X15Y0          FDRE (Setup_fdre_C_D)       -0.043   378.775    mhp_axd1362/z_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        378.775    
                         arrival time                        -380.540    
  -------------------------------------------------------------------
                         slack                                 -1.765    

Slack (VIOLATED) :        -1.764ns  (required time - arrival time)
  Source:                 mhp_axd1362/x_acc_reg_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/x_acc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.825ns  (logic 0.419ns (22.959%)  route 1.406ns (77.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/x_acc_reg_temp_reg[0]/Q
                         net (fo=1, routed)           1.406   380.365    mhp_axd1362/x_acc_reg_temp_reg_n_0_[0]
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690   378.669    mhp_axd1362/clk_out1
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[0]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.249   378.815    
    SLICE_X21Y1          FDRE (Setup_fdre_C_D)       -0.215   378.600    mhp_axd1362/x_acc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        378.600    
                         arrival time                        -380.365    
  -------------------------------------------------------------------
                         slack                                 -1.764    

Slack (VIOLATED) :        -1.764ns  (required time - arrival time)
  Source:                 mhp_axd1362/y_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.825ns  (logic 0.419ns (22.964%)  route 1.406ns (77.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 378.672 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/y_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           1.406   380.364    mhp_axd1362/y_acc_reg_temp_reg_n_0_[6]
    SLICE_X15Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693   378.672    mhp_axd1362/clk_out1
    SLICE_X15Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[6]/C
                         clock pessimism              0.395   379.068    
                         clock uncertainty           -0.249   378.818    
    SLICE_X15Y1          FDRE (Setup_fdre_C_D)       -0.218   378.600    mhp_axd1362/y_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        378.600    
                         arrival time                        -380.364    
  -------------------------------------------------------------------
                         slack                                 -1.764    

Slack (VIOLATED) :        -1.763ns  (required time - arrival time)
  Source:                 mhp_axd1362/x_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/x_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.829ns  (logic 0.419ns (22.904%)  route 1.410ns (77.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 378.672 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X19Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/x_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           1.410   380.369    mhp_axd1362/x_acc_reg_temp_reg_n_0_[1]
    SLICE_X15Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.693   378.672    mhp_axd1362/clk_out1
    SLICE_X15Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[1]/C
                         clock pessimism              0.395   379.068    
                         clock uncertainty           -0.249   378.818    
    SLICE_X15Y1          FDRE (Setup_fdre_C_D)       -0.212   378.606    mhp_axd1362/x_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        378.606    
                         arrival time                        -380.369    
  -------------------------------------------------------------------
                         slack                                 -1.763    

Slack (VIOLATED) :        -1.762ns  (required time - arrival time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.819ns  (logic 0.419ns (23.030%)  route 1.400ns (76.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDRE (Prop_fdre_C_Q)         0.419   378.959 r  mhp_axd1362/z_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           1.400   380.359    mhp_axd1362/z_acc_reg_temp_reg_n_0_[7]
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690   378.669    mhp_axd1362/clk_out1
    SLICE_X20Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[7]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.249   378.815    
    SLICE_X20Y1          FDRE (Setup_fdre_C_D)       -0.218   378.597    mhp_axd1362/z_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        378.597    
                         arrival time                        -380.359    
  -------------------------------------------------------------------
                         slack                                 -1.762    

Slack (VIOLATED) :        -1.758ns  (required time - arrival time)
  Source:                 mhp_axd1362/x_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/x_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.815ns  (logic 0.419ns (23.083%)  route 1.396ns (76.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.719ns = ( 378.541 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.821   378.541    mhp_axd1362/CLK
    SLICE_X15Y2          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.419   378.960 r  mhp_axd1362/x_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           1.396   380.356    mhp_axd1362/x_acc_reg_temp_reg_n_0_[9]
    SLICE_X17Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690   378.669    mhp_axd1362/clk_out1
    SLICE_X17Y1          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[9]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.249   378.815    
    SLICE_X17Y1          FDRE (Setup_fdre_C_D)       -0.218   378.597    mhp_axd1362/x_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        378.597    
                         arrival time                        -380.356    
  -------------------------------------------------------------------
                         slack                                 -1.758    

Slack (VIOLATED) :        -1.756ns  (required time - arrival time)
  Source:                 mhp_axd1362/y_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.985ns  (logic 0.456ns (22.975%)  route 1.529ns (77.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 378.669 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 378.540 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820   378.540    mhp_axd1362/CLK
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDRE (Prop_fdre_C_Q)         0.456   378.996 r  mhp_axd1362/y_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           1.529   380.524    mhp_axd1362/y_acc_reg_temp_reg_n_0_[9]
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690   378.669    mhp_axd1362/clk_out1
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[9]/C
                         clock pessimism              0.395   379.065    
                         clock uncertainty           -0.249   378.815    
    SLICE_X21Y1          FDRE (Setup_fdre_C_D)       -0.047   378.768    mhp_axd1362/y_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        378.768    
                         arrival time                        -380.524    
  -------------------------------------------------------------------
                         slack                                 -1.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mhp_axd1362/y_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.128ns (19.479%)  route 0.529ns (80.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  mhp_axd1362/y_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.529     0.134    mhp_axd1362/y_acc_reg_temp_reg_n_0_[1]
    SLICE_X17Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X17Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X17Y1          FDRE (Hold_fdre_C_D)         0.022     0.072    mhp_axd1362/y_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.141ns (19.934%)  route 0.566ns (80.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X17Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/z_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           0.566     0.185    mhp_axd1362/z_acc_reg_temp_reg_n_0_[9]
    SLICE_X15Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X15Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[9]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X15Y0          FDRE (Hold_fdre_C_D)         0.071     0.121    mhp_axd1362/z_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mhp_axd1362/y_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.141ns (20.617%)  route 0.543ns (79.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/y_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           0.543     0.161    mhp_axd1362/y_acc_reg_temp_reg_n_0_[8]
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X21Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[8]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X21Y1          FDRE (Hold_fdre_C_D)         0.047     0.097    mhp_axd1362/y_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.141ns (19.912%)  route 0.567ns (80.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/z_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.567     0.185    mhp_axd1362/z_acc_reg_temp_reg_n_0_[3]
    SLICE_X17Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X17Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X17Y1          FDRE (Hold_fdre_C_D)         0.071     0.121    mhp_axd1362/z_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mhp_axd1362/y_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.141ns (19.943%)  route 0.566ns (80.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/y_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.566     0.184    mhp_axd1362/y_acc_reg_temp_reg_n_0_[3]
    SLICE_X14Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X14Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X14Y1          FDRE (Hold_fdre_C_D)         0.064     0.114    mhp_axd1362/y_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.537%)  route 0.581ns (80.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X17Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/z_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           0.581     0.199    mhp_axd1362/z_acc_reg_temp_reg_n_0_[8]
    SLICE_X15Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X15Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[8]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X15Y0          FDRE (Hold_fdre_C_D)         0.076     0.126    mhp_axd1362/z_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mhp_axd1362/x_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/x_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.520%)  route 0.581ns (80.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/x_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           0.581     0.200    mhp_axd1362/x_acc_reg_temp_reg_n_0_[8]
    SLICE_X22Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X22Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_reg[8]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X22Y0          FDRE (Hold_fdre_C_D)         0.076     0.126    mhp_axd1362/x_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mhp_axd1362/y_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.626%)  route 0.577ns (80.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/y_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           0.577     0.196    mhp_axd1362/y_acc_reg_temp_reg_n_0_[4]
    SLICE_X15Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X15Y1          FDRE                                         r  mhp_axd1362/y_acc_reg_reg[4]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X15Y1          FDRE (Hold_fdre_C_D)         0.071     0.121    mhp_axd1362/y_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.141ns (19.435%)  route 0.584ns (80.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/z_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           0.584     0.203    mhp_axd1362/z_acc_reg_temp_reg_n_0_[5]
    SLICE_X18Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X18Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[5]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X18Y0          FDRE (Hold_fdre_C_D)         0.078     0.128    mhp_axd1362/z_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 mhp_axd1362/z_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.638%)  route 0.577ns (80.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X17Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/z_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           0.577     0.195    mhp_axd1362/z_acc_reg_temp_reg_n_0_[11]
    SLICE_X18Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.917    -0.756    mhp_axd1362/clk_out1
    SLICE_X18Y0          FDRE                                         r  mhp_axd1362/z_acc_reg_reg[11]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X18Y0          FDRE (Hold_fdre_C_D)         0.070     0.120    mhp_axd1362/z_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.129ns  (logic 0.580ns (18.534%)  route 2.549ns (81.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 25.369 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         1.404    21.202    world_map/pwropt_2
    SLICE_X6Y24          LUT3 (Prop_lut3_I2_O)        0.124    21.326 r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_136/O
                         net (fo=1, routed)           1.145    22.471    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_71
    RAMB36_X0Y5          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.722    25.369    world_map/clka
    RAMB36_X0Y5          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    25.764    
                         clock uncertainty           -0.210    25.554    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    25.111    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.111    
                         arrival time                         -22.471    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.774ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.498ns  (logic 0.766ns (21.896%)  route 2.732ns (78.104%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 19.358 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.898    19.358    debounce/clk_out1
    SLICE_X2Y8           FDRE                                         r  debounce/swtch_db_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.518    19.876 r  debounce/swtch_db_reg[6]/Q
                         net (fo=3, routed)           2.044    21.920    rojobot31_0/inst/BOTCPU/Bot_Config_reg[6]
    SLICE_X4Y2           LUT4 (Prop_lut4_I0_O)        0.124    22.044 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.689    22.733    rojobot31_0/inst/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X4Y3           LUT4 (Prop_lut4_I2_O)        0.124    22.857 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000    22.857    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X4Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.770    25.416    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X4Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.210    25.602    
    SLICE_X4Y3           FDRE (Setup_fdre_C_D)        0.029    25.631    rojobot31_0/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         25.631    
                         arrival time                         -22.857    
  -------------------------------------------------------------------
                         slack                                  2.774    

Slack (MET) :             2.805ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/vert_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.012ns  (logic 0.456ns (15.141%)  route 2.556ns (84.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 25.401 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         2.556    22.353    dtg/pbtn_db_reg[5]_fret
    SLICE_X5Y23          FDRE                                         r  dtg/vert_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.755    25.401    dtg/clk_out2
    SLICE_X5Y23          FDRE                                         r  dtg/vert_sync_reg/C
                         clock pessimism              0.395    25.796    
                         clock uncertainty           -0.210    25.587    
    SLICE_X5Y23          FDRE (Setup_fdre_C_R)       -0.429    25.158    dtg/vert_sync_reg
  -------------------------------------------------------------------
                         required time                         25.158    
                         arrival time                         -22.353    
  -------------------------------------------------------------------
                         slack                                  2.805    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/horiz_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.684ns  (logic 0.456ns (16.990%)  route 2.228ns (83.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 25.402 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         2.228    22.025    dtg/pbtn_db_reg[5]_fret
    SLICE_X4Y27          FDRE                                         r  dtg/horiz_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.756    25.402    dtg/clk_out2
    SLICE_X4Y27          FDRE                                         r  dtg/horiz_sync_reg/C
                         clock pessimism              0.395    25.797    
                         clock uncertainty           -0.210    25.588    
    SLICE_X4Y27          FDRE (Setup_fdre_C_R)       -0.429    25.159    dtg/horiz_sync_reg
  -------------------------------------------------------------------
                         required time                         25.159    
                         arrival time                         -22.025    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.684ns  (logic 0.456ns (16.990%)  route 2.228ns (83.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 25.402 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         2.228    22.025    dtg/pbtn_db_reg[5]_fret
    SLICE_X4Y27          FDRE                                         r  dtg/pixel_column_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.756    25.402    dtg/clk_out2
    SLICE_X4Y27          FDRE                                         r  dtg/pixel_column_reg[10]/C
                         clock pessimism              0.395    25.797    
                         clock uncertainty           -0.210    25.588    
    SLICE_X4Y27          FDRE (Setup_fdre_C_R)       -0.429    25.159    dtg/pixel_column_reg[10]
  -------------------------------------------------------------------
                         required time                         25.159    
                         arrival time                         -22.025    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.684ns  (logic 0.456ns (16.990%)  route 2.228ns (83.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 25.402 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         2.228    22.025    dtg/pbtn_db_reg[5]_fret
    SLICE_X4Y27          FDRE                                         r  dtg/pixel_column_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.756    25.402    dtg/clk_out2
    SLICE_X4Y27          FDRE                                         r  dtg/pixel_column_reg[5]/C
                         clock pessimism              0.395    25.797    
                         clock uncertainty           -0.210    25.588    
    SLICE_X4Y27          FDRE (Setup_fdre_C_R)       -0.429    25.159    dtg/pixel_column_reg[5]
  -------------------------------------------------------------------
                         required time                         25.159    
                         arrival time                         -22.025    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.553ns  (logic 0.580ns (22.718%)  route 1.973ns (77.282%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 25.399 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.835    20.632    dtg/p_0_in
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.124    20.756 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          1.138    21.894    dtg/pixel_row[0]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.753    25.399    dtg/clk_out2
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[10]/C
                         clock pessimism              0.395    25.794    
                         clock uncertainty           -0.210    25.585    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    25.156    dtg/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                         25.156    
                         arrival time                         -21.894    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.553ns  (logic 0.580ns (22.718%)  route 1.973ns (77.282%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 25.399 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.835    20.632    dtg/p_0_in
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.124    20.756 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          1.138    21.894    dtg/pixel_row[0]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.753    25.399    dtg/clk_out2
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[11]/C
                         clock pessimism              0.395    25.794    
                         clock uncertainty           -0.210    25.585    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    25.156    dtg/pixel_row_reg[11]
  -------------------------------------------------------------------
                         required time                         25.156    
                         arrival time                         -21.894    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.553ns  (logic 0.580ns (22.718%)  route 1.973ns (77.282%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 25.399 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.835    20.632    dtg/p_0_in
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.124    20.756 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          1.138    21.894    dtg/pixel_row[0]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.753    25.399    dtg/clk_out2
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[8]/C
                         clock pessimism              0.395    25.794    
                         clock uncertainty           -0.210    25.585    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    25.156    dtg/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                         25.156    
                         arrival time                         -21.894    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.553ns  (logic 0.580ns (22.718%)  route 1.973ns (77.282%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 25.399 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.835    20.632    dtg/p_0_in
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.124    20.756 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          1.138    21.894    dtg/pixel_row[0]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.753    25.399    dtg/clk_out2
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[9]/C
                         clock pessimism              0.395    25.794    
                         clock uncertainty           -0.210    25.585    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    25.156    dtg/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                         25.156    
                         arrival time                         -21.894    
  -------------------------------------------------------------------
                         slack                                  3.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.272ns (35.960%)  route 0.484ns (64.040%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.128    -0.396 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=1, routed)           0.257    -0.139    rojobot31_0/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.099    -0.040 r  rojobot31_0/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.228     0.188    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X8Y3           LUT5 (Prop_lut5_I4_O)        0.045     0.233 r  rojobot31_0/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.233    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X8Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X8Y3           FDRE (Hold_fdre_C_D)         0.121     0.130    rojobot31_0/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.271ns (34.264%)  route 0.520ns (65.736%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.128    -0.396 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=1, routed)           0.262    -0.134    rojobot31_0/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X8Y4           LUT6 (Prop_lut6_I5_O)        0.098    -0.036 r  rojobot31_0/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.258     0.222    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[5]
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.045     0.267 r  rojobot31_0/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.267    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X3Y4           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.947    -0.726    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X3Y4           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.210     0.040    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.091     0.131    rojobot31_0/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.231ns (29.344%)  route 0.556ns (70.656%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.391     0.008    rojobot31_0/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.045     0.053 r  rojobot31_0/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.166     0.219    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.045     0.264 r  rojobot31_0/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.264    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X9Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X9Y3           FDRE (Hold_fdre_C_D)         0.091     0.100    rojobot31_0/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.271ns (32.535%)  route 0.562ns (67.465%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.128    -0.396 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=1, routed)           0.236    -0.160    rojobot31_0/inst/BOTREGIF/MotCtl_in[7]
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.098    -0.062 r  rojobot31_0/inst/BOTREGIF/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.326     0.264    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X4Y3           LUT6 (Prop_lut6_I5_O)        0.045     0.309 r  rojobot31_0/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.309    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X4Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X4Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.210     0.039    
    SLICE_X4Y3           FDRE (Hold_fdre_C_D)         0.092     0.131    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.254ns (29.263%)  route 0.614ns (70.737%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    debounce/clk_out1
    SLICE_X10Y6          FDRE                                         r  debounce/swtch_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  debounce/swtch_db_reg[0]/Q
                         net (fo=3, routed)           0.357    -0.001    rojobot31_0/inst/BOTCPU/Bot_Config_reg[0]
    SLICE_X9Y4           LUT4 (Prop_lut4_I0_O)        0.045     0.044 r  rojobot31_0/inst/BOTCPU/DataOut[0]_i_3/O
                         net (fo=1, routed)           0.257     0.300    rojobot31_0/inst/BOTCPU/DataOut[0]_i_3_n_0
    SLICE_X8Y3           LUT5 (Prop_lut5_I2_O)        0.045     0.345 r  rojobot31_0/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.345    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X8Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X8Y3           FDRE (Hold_fdre_C_D)         0.120     0.129    rojobot31_0/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.231ns (28.309%)  route 0.585ns (71.691%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.670    -0.494    debounce/clk_out1
    SLICE_X1Y6           FDRE                                         r  debounce/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  debounce/swtch_db_reg[2]/Q
                         net (fo=3, routed)           0.426     0.073    rojobot31_0/inst/BOTCPU/Bot_Config_reg[2]
    SLICE_X9Y2           LUT4 (Prop_lut4_I0_O)        0.045     0.118 r  rojobot31_0/inst/BOTCPU/DataOut[2]_i_3/O
                         net (fo=1, routed)           0.159     0.277    rojobot31_0/inst/BOTCPU/DataOut[2]_i_3_n_0
    SLICE_X9Y3           LUT4 (Prop_lut4_I2_O)        0.045     0.322 r  rojobot31_0/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.322    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X9Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X9Y3           FDRE (Hold_fdre_C_D)         0.092     0.101    rojobot31_0/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.254ns (29.061%)  route 0.620ns (70.939%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X2Y8           FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  debounce/swtch_db_reg[1]/Q
                         net (fo=3, routed)           0.480     0.149    rojobot31_0/inst/BOTCPU/Bot_Config_reg[1]
    SLICE_X10Y3          LUT4 (Prop_lut4_I0_O)        0.045     0.194 r  rojobot31_0/inst/BOTCPU/DataOut[1]_i_3/O
                         net (fo=1, routed)           0.140     0.334    rojobot31_0/inst/BOTCPU/DataOut[1]_i_3_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I2_O)        0.045     0.379 r  rojobot31_0/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.379    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X10Y3          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y3          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X10Y3          FDRE (Hold_fdre_C_D)         0.120     0.129    rojobot31_0/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.271ns (29.409%)  route 0.650ns (70.591%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.128    -0.396 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=1, routed)           0.232    -0.164    rojobot31_0/inst/BOTREGIF/MotCtl_in[6]
    SLICE_X8Y4           LUT6 (Prop_lut6_I5_O)        0.098    -0.066 r  rojobot31_0/inst/BOTREGIF/DataOut[6]_i_2/O
                         net (fo=1, routed)           0.419     0.353    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[6]
    SLICE_X4Y3           LUT4 (Prop_lut4_I0_O)        0.045     0.398 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.398    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X4Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X4Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.210     0.039    
    SLICE_X4Y3           FDRE (Hold_fdre_C_D)         0.091     0.130    rojobot31_0/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.758%)  route 0.669ns (78.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.304    -0.061    dtg/p_0_in
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.045    -0.016 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.365     0.349    dtg/pixel_row[0]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  dtg/pixel_row_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.933    -0.740    dtg/clk_out2
    SLICE_X4Y22          FDRE                                         r  dtg/pixel_row_reg[0]/C
                         clock pessimism              0.557    -0.184    
                         clock uncertainty            0.210     0.026    
    SLICE_X4Y22          FDRE (Hold_fdre_C_R)        -0.018     0.008    dtg/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.758%)  route 0.669ns (78.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.304    -0.061    dtg/p_0_in
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.045    -0.016 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.365     0.349    dtg/pixel_row[0]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  dtg/pixel_row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.933    -0.740    dtg/clk_out2
    SLICE_X4Y22          FDRE                                         r  dtg/pixel_row_reg[1]/C
                         clock pessimism              0.557    -0.184    
                         clock uncertainty            0.210     0.026    
    SLICE_X4Y22          FDRE (Hold_fdre_C_R)        -0.018     0.008    dtg/pixel_row_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.341    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 3.281ns (37.212%)  route 5.536ns (62.788%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 11.990 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.319     6.611 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=8, routed)           1.529     8.140    rojobot31_0/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.990    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.568    12.558    
                         clock uncertainty           -0.084    12.474    
    SLICE_X9Y26          FDCE (Setup_fdce_C_CE)      -0.409    12.065    rojobot31_0/inst/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 3.281ns (37.212%)  route 5.536ns (62.788%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 11.990 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.319     6.611 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=8, routed)           1.529     8.140    rojobot31_0/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.990    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.568    12.558    
                         clock uncertainty           -0.084    12.474    
    SLICE_X9Y26          FDCE (Setup_fdce_C_CE)      -0.409    12.065    rojobot31_0/inst/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 3.281ns (37.212%)  route 5.536ns (62.788%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 11.990 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.319     6.611 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=8, routed)           1.529     8.140    rojobot31_0/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.990    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[4]/C
                         clock pessimism              0.568    12.558    
                         clock uncertainty           -0.084    12.474    
    SLICE_X9Y26          FDCE (Setup_fdce_C_CE)      -0.409    12.065    rojobot31_0/inst/BOTREGIF/MapY_reg[4]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 3.281ns (37.212%)  route 5.536ns (62.788%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 11.990 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.319     6.611 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=8, routed)           1.529     8.140    rojobot31_0/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.677    11.990    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y26          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[6]/C
                         clock pessimism              0.568    12.558    
                         clock uncertainty           -0.084    12.474    
    SLICE_X9Y26          FDCE (Setup_fdce_C_CE)      -0.409    12.065    rojobot31_0/inst/BOTREGIF/MapY_reg[6]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 3.289ns (36.477%)  route 5.728ns (63.523%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 f  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.327     6.619 r  rojobot31_0/inst/BOTCPU/MapX[6]_i_1/O
                         net (fo=8, routed)           1.721     8.340    rojobot31_0/inst/BOTREGIF/write_strobe_flop_5[0]
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.675    11.988    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.084    12.472    
    SLICE_X8Y25          FDCE (Setup_fdce_C_CE)      -0.169    12.303    rojobot31_0/inst/BOTREGIF/MapX_reg[1]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 3.289ns (36.477%)  route 5.728ns (63.523%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 f  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.327     6.619 r  rojobot31_0/inst/BOTCPU/MapX[6]_i_1/O
                         net (fo=8, routed)           1.721     8.340    rojobot31_0/inst/BOTREGIF/write_strobe_flop_5[0]
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.675    11.988    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.084    12.472    
    SLICE_X8Y25          FDCE (Setup_fdce_C_CE)      -0.169    12.303    rojobot31_0/inst/BOTREGIF/MapX_reg[2]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 3.289ns (36.477%)  route 5.728ns (63.523%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 f  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.327     6.619 r  rojobot31_0/inst/BOTCPU/MapX[6]_i_1/O
                         net (fo=8, routed)           1.721     8.340    rojobot31_0/inst/BOTREGIF/write_strobe_flop_5[0]
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.675    11.988    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[4]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.084    12.472    
    SLICE_X8Y25          FDCE (Setup_fdce_C_CE)      -0.169    12.303    rojobot31_0/inst/BOTREGIF/MapX_reg[4]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 3.289ns (36.477%)  route 5.728ns (63.523%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 f  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.327     6.619 r  rojobot31_0/inst/BOTCPU/MapX[6]_i_1/O
                         net (fo=8, routed)           1.721     8.340    rojobot31_0/inst/BOTREGIF/write_strobe_flop_5[0]
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.675    11.988    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y25          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[6]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.084    12.472    
    SLICE_X8Y25          FDCE (Setup_fdce_C_CE)      -0.169    12.303    rojobot31_0/inst/BOTREGIF/MapX_reg[6]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.640ns  (logic 3.281ns (37.976%)  route 5.359ns (62.024%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.319     6.611 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=8, routed)           1.351     7.962    rojobot31_0/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X9Y24          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.675    11.988    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y24          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.584    12.572    
                         clock uncertainty           -0.084    12.488    
    SLICE_X9Y24          FDCE (Setup_fdce_C_CE)      -0.409    12.079    rojobot31_0/inst/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                         12.079    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                  4.117    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapY_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.640ns  (logic 3.281ns (37.976%)  route 5.359ns (62.024%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.863    -0.677    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.777 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.783     3.560    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X6Y3           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.710 r  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.102     4.812    rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.358     5.170 r  rojobot31_0/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.122     6.292    rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I2_O)        0.319     6.611 r  rojobot31_0/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=8, routed)           1.351     7.962    rojobot31_0/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X9Y24          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.675    11.988    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y24          FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapY_reg[3]/C
                         clock pessimism              0.584    12.572    
                         clock uncertainty           -0.084    12.488    
    SLICE_X9Y24          FDCE (Setup_fdce_C_CE)      -0.409    12.079    rojobot31_0/inst/BOTREGIF/MapY_reg[3]
  -------------------------------------------------------------------
                         required time                         12.079    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                  4.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X6Y4           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.141    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X6Y4           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.141    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X6Y4           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.141    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X6Y4           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.141    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X6Y4           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.141    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X6Y4           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.141    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X6Y4           RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.141    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.481%)  route 0.216ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.216    -0.138    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y4           RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y4           RAMS32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X6Y4           RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.141    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.651%)  route 0.291ns (67.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.291    -0.063    rojobot31_0/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X6Y5           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X6Y5           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X6Y5           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.085    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.651%)  route 0.291ns (67.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.669    -0.495    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X5Y4           FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.291    -0.063    rojobot31_0/inst/BOTCPU/stack_ram_high/ADDRD0
    SLICE_X6Y5           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X6Y5           RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X6Y5           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.085    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.022    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.129ns  (logic 0.580ns (18.534%)  route 2.549ns (81.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 25.369 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         1.404    21.202    world_map/pwropt_2
    SLICE_X6Y24          LUT3 (Prop_lut3_I2_O)        0.124    21.326 r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_136/O
                         net (fo=1, routed)           1.145    22.471    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_71
    RAMB36_X0Y5          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.722    25.369    world_map/clka
    RAMB36_X0Y5          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    25.764    
                         clock uncertainty           -0.208    25.556    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    25.113    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.113    
                         arrival time                         -22.471    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 debounce/swtch_db_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.498ns  (logic 0.766ns (21.896%)  route 2.732ns (78.104%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 19.358 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.898    19.358    debounce/clk_out1
    SLICE_X2Y8           FDRE                                         r  debounce/swtch_db_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.518    19.876 r  debounce/swtch_db_reg[6]/Q
                         net (fo=3, routed)           2.044    21.920    rojobot31_0/inst/BOTCPU/Bot_Config_reg[6]
    SLICE_X4Y2           LUT4 (Prop_lut4_I0_O)        0.124    22.044 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.689    22.733    rojobot31_0/inst/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X4Y3           LUT4 (Prop_lut4_I2_O)        0.124    22.857 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000    22.857    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X4Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.770    25.416    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X4Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.208    25.603    
    SLICE_X4Y3           FDRE (Setup_fdre_C_D)        0.029    25.632    rojobot31_0/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         25.632    
                         arrival time                         -22.857    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/vert_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.012ns  (logic 0.456ns (15.141%)  route 2.556ns (84.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 25.401 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         2.556    22.353    dtg/pbtn_db_reg[5]_fret
    SLICE_X5Y23          FDRE                                         r  dtg/vert_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.755    25.401    dtg/clk_out2
    SLICE_X5Y23          FDRE                                         r  dtg/vert_sync_reg/C
                         clock pessimism              0.395    25.796    
                         clock uncertainty           -0.208    25.588    
    SLICE_X5Y23          FDRE (Setup_fdre_C_R)       -0.429    25.159    dtg/vert_sync_reg
  -------------------------------------------------------------------
                         required time                         25.159    
                         arrival time                         -22.353    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/horiz_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.684ns  (logic 0.456ns (16.990%)  route 2.228ns (83.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 25.402 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         2.228    22.025    dtg/pbtn_db_reg[5]_fret
    SLICE_X4Y27          FDRE                                         r  dtg/horiz_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.756    25.402    dtg/clk_out2
    SLICE_X4Y27          FDRE                                         r  dtg/horiz_sync_reg/C
                         clock pessimism              0.395    25.797    
                         clock uncertainty           -0.208    25.589    
    SLICE_X4Y27          FDRE (Setup_fdre_C_R)       -0.429    25.160    dtg/horiz_sync_reg
  -------------------------------------------------------------------
                         required time                         25.160    
                         arrival time                         -22.025    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.684ns  (logic 0.456ns (16.990%)  route 2.228ns (83.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 25.402 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         2.228    22.025    dtg/pbtn_db_reg[5]_fret
    SLICE_X4Y27          FDRE                                         r  dtg/pixel_column_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.756    25.402    dtg/clk_out2
    SLICE_X4Y27          FDRE                                         r  dtg/pixel_column_reg[10]/C
                         clock pessimism              0.395    25.797    
                         clock uncertainty           -0.208    25.589    
    SLICE_X4Y27          FDRE (Setup_fdre_C_R)       -0.429    25.160    dtg/pixel_column_reg[10]
  -------------------------------------------------------------------
                         required time                         25.160    
                         arrival time                         -22.025    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.684ns  (logic 0.456ns (16.990%)  route 2.228ns (83.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 25.402 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         2.228    22.025    dtg/pbtn_db_reg[5]_fret
    SLICE_X4Y27          FDRE                                         r  dtg/pixel_column_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.756    25.402    dtg/clk_out2
    SLICE_X4Y27          FDRE                                         r  dtg/pixel_column_reg[5]/C
                         clock pessimism              0.395    25.797    
                         clock uncertainty           -0.208    25.589    
    SLICE_X4Y27          FDRE (Setup_fdre_C_R)       -0.429    25.160    dtg/pixel_column_reg[5]
  -------------------------------------------------------------------
                         required time                         25.160    
                         arrival time                         -22.025    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.553ns  (logic 0.580ns (22.718%)  route 1.973ns (77.282%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 25.399 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.835    20.632    dtg/p_0_in
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.124    20.756 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          1.138    21.894    dtg/pixel_row[0]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.753    25.399    dtg/clk_out2
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[10]/C
                         clock pessimism              0.395    25.794    
                         clock uncertainty           -0.208    25.586    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    25.157    dtg/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                         25.157    
                         arrival time                         -21.894    
  -------------------------------------------------------------------
                         slack                                  3.263    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.553ns  (logic 0.580ns (22.718%)  route 1.973ns (77.282%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 25.399 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.835    20.632    dtg/p_0_in
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.124    20.756 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          1.138    21.894    dtg/pixel_row[0]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.753    25.399    dtg/clk_out2
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[11]/C
                         clock pessimism              0.395    25.794    
                         clock uncertainty           -0.208    25.586    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    25.157    dtg/pixel_row_reg[11]
  -------------------------------------------------------------------
                         required time                         25.157    
                         arrival time                         -21.894    
  -------------------------------------------------------------------
                         slack                                  3.263    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.553ns  (logic 0.580ns (22.718%)  route 1.973ns (77.282%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 25.399 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.835    20.632    dtg/p_0_in
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.124    20.756 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          1.138    21.894    dtg/pixel_row[0]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.753    25.399    dtg/clk_out2
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[8]/C
                         clock pessimism              0.395    25.794    
                         clock uncertainty           -0.208    25.586    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    25.157    dtg/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                         25.157    
                         arrival time                         -21.894    
  -------------------------------------------------------------------
                         slack                                  3.263    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.553ns  (logic 0.580ns (22.718%)  route 1.973ns (77.282%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 25.399 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.835    20.632    dtg/p_0_in
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.124    20.756 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          1.138    21.894    dtg/pixel_row[0]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.753    25.399    dtg/clk_out2
    SLICE_X4Y24          FDRE                                         r  dtg/pixel_row_reg[9]/C
                         clock pessimism              0.395    25.794    
                         clock uncertainty           -0.208    25.586    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    25.157    dtg/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                         25.157    
                         arrival time                         -21.894    
  -------------------------------------------------------------------
                         slack                                  3.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.272ns (35.960%)  route 0.484ns (64.040%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.128    -0.396 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=1, routed)           0.257    -0.139    rojobot31_0/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.099    -0.040 r  rojobot31_0/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.228     0.188    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X8Y3           LUT5 (Prop_lut5_I4_O)        0.045     0.233 r  rojobot31_0/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.233    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X8Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X8Y3           FDRE (Hold_fdre_C_D)         0.121     0.128    rojobot31_0/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.271ns (34.264%)  route 0.520ns (65.736%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.128    -0.396 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=1, routed)           0.262    -0.134    rojobot31_0/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X8Y4           LUT6 (Prop_lut6_I5_O)        0.098    -0.036 r  rojobot31_0/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.258     0.222    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[5]
    SLICE_X3Y4           LUT6 (Prop_lut6_I5_O)        0.045     0.267 r  rojobot31_0/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.267    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X3Y4           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.947    -0.726    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X3Y4           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.208     0.038    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.091     0.129    rojobot31_0/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.231ns (29.344%)  route 0.556ns (70.656%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.391     0.008    rojobot31_0/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.045     0.053 r  rojobot31_0/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.166     0.219    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.045     0.264 r  rojobot31_0/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.264    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X9Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X9Y3           FDRE (Hold_fdre_C_D)         0.091     0.098    rojobot31_0/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.271ns (32.535%)  route 0.562ns (67.465%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.128    -0.396 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=1, routed)           0.236    -0.160    rojobot31_0/inst/BOTREGIF/MotCtl_in[7]
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.098    -0.062 r  rojobot31_0/inst/BOTREGIF/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.326     0.264    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X4Y3           LUT6 (Prop_lut6_I5_O)        0.045     0.309 r  rojobot31_0/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.309    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X4Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X4Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.208     0.037    
    SLICE_X4Y3           FDRE (Hold_fdre_C_D)         0.092     0.129    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.254ns (29.263%)  route 0.614ns (70.737%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    debounce/clk_out1
    SLICE_X10Y6          FDRE                                         r  debounce/swtch_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  debounce/swtch_db_reg[0]/Q
                         net (fo=3, routed)           0.357    -0.001    rojobot31_0/inst/BOTCPU/Bot_Config_reg[0]
    SLICE_X9Y4           LUT4 (Prop_lut4_I0_O)        0.045     0.044 r  rojobot31_0/inst/BOTCPU/DataOut[0]_i_3/O
                         net (fo=1, routed)           0.257     0.300    rojobot31_0/inst/BOTCPU/DataOut[0]_i_3_n_0
    SLICE_X8Y3           LUT5 (Prop_lut5_I2_O)        0.045     0.345 r  rojobot31_0/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.345    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X8Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X8Y3           FDRE (Hold_fdre_C_D)         0.120     0.127    rojobot31_0/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.231ns (28.309%)  route 0.585ns (71.691%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.670    -0.494    debounce/clk_out1
    SLICE_X1Y6           FDRE                                         r  debounce/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  debounce/swtch_db_reg[2]/Q
                         net (fo=3, routed)           0.426     0.073    rojobot31_0/inst/BOTCPU/Bot_Config_reg[2]
    SLICE_X9Y2           LUT4 (Prop_lut4_I0_O)        0.045     0.118 r  rojobot31_0/inst/BOTCPU/DataOut[2]_i_3/O
                         net (fo=1, routed)           0.159     0.277    rojobot31_0/inst/BOTCPU/DataOut[2]_i_3_n_0
    SLICE_X9Y3           LUT4 (Prop_lut4_I2_O)        0.045     0.322 r  rojobot31_0/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.322    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X9Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X9Y3           FDRE (Hold_fdre_C_D)         0.092     0.099    rojobot31_0/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.254ns (29.061%)  route 0.620ns (70.939%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X2Y8           FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  debounce/swtch_db_reg[1]/Q
                         net (fo=3, routed)           0.480     0.149    rojobot31_0/inst/BOTCPU/Bot_Config_reg[1]
    SLICE_X10Y3          LUT4 (Prop_lut4_I0_O)        0.045     0.194 r  rojobot31_0/inst/BOTCPU/DataOut[1]_i_3/O
                         net (fo=1, routed)           0.140     0.334    rojobot31_0/inst/BOTCPU/DataOut[1]_i_3_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I2_O)        0.045     0.379 r  rojobot31_0/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.379    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X10Y3          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.916    -0.757    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y3          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X10Y3          FDRE (Hold_fdre_C_D)         0.120     0.127    rojobot31_0/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.271ns (29.409%)  route 0.650ns (70.591%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.128    -0.396 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=1, routed)           0.232    -0.164    rojobot31_0/inst/BOTREGIF/MotCtl_in[6]
    SLICE_X8Y4           LUT6 (Prop_lut6_I5_O)        0.098    -0.066 r  rojobot31_0/inst/BOTREGIF/DataOut[6]_i_2/O
                         net (fo=1, routed)           0.419     0.353    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[6]
    SLICE_X4Y3           LUT4 (Prop_lut4_I0_O)        0.045     0.398 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.398    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X4Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.946    -0.727    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X4Y3           FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.208     0.037    
    SLICE_X4Y3           FDRE (Hold_fdre_C_D)         0.091     0.128    rojobot31_0/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.758%)  route 0.669ns (78.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.304    -0.061    dtg/p_0_in
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.045    -0.016 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.365     0.349    dtg/pixel_row[0]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  dtg/pixel_row_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.933    -0.740    dtg/clk_out2
    SLICE_X4Y22          FDRE                                         r  dtg/pixel_row_reg[0]/C
                         clock pessimism              0.557    -0.184    
                         clock uncertainty            0.208     0.024    
    SLICE_X4Y22          FDRE (Hold_fdre_C_R)        -0.018     0.006    dtg/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.758%)  route 0.669ns (78.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.304    -0.061    dtg/p_0_in
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.045    -0.016 r  dtg/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.365     0.349    dtg/pixel_row[0]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  dtg/pixel_row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.933    -0.740    dtg/clk_out2
    SLICE_X4Y22          FDRE                                         r  dtg/pixel_row_reg[1]/C
                         clock pessimism              0.557    -0.184    
                         clock uncertainty            0.208     0.024    
    SLICE_X4Y22          FDRE (Hold_fdre_C_R)        -0.018     0.006    dtg/pixel_row_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.343    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :           58  Failing Endpoints,  Worst Slack       -2.109ns,  Total Violation     -116.494ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.109ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.956ns  (logic 0.580ns (29.647%)  route 1.376ns (70.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.819  4739.279    mhp_axd1362/clk_out1
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/reset1_reg_replica/Q
                         net (fo=1, routed)           0.572  4740.307    mhp_axd1362/reset1_repN
    SLICE_X20Y1          LUT4 (Prop_lut4_I0_O)        0.124  4740.431 r  mhp_axd1362/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.805  4741.236    mhp_axd1362/p_1_in[0]
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[0]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4741.235    
  -------------------------------------------------------------------
                         slack                                 -2.109    

Slack (VIOLATED) :        -2.109ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.956ns  (logic 0.580ns (29.647%)  route 1.376ns (70.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.819  4739.279    mhp_axd1362/clk_out1
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/reset1_reg_replica/Q
                         net (fo=1, routed)           0.572  4740.307    mhp_axd1362/reset1_repN
    SLICE_X20Y1          LUT4 (Prop_lut4_I0_O)        0.124  4740.431 r  mhp_axd1362/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.805  4741.236    mhp_axd1362/p_1_in[0]
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[2]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4741.235    
  -------------------------------------------------------------------
                         slack                                 -2.109    

Slack (VIOLATED) :        -2.109ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.956ns  (logic 0.580ns (29.647%)  route 1.376ns (70.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.819  4739.279    mhp_axd1362/clk_out1
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/reset1_reg_replica/Q
                         net (fo=1, routed)           0.572  4740.307    mhp_axd1362/reset1_repN
    SLICE_X20Y1          LUT4 (Prop_lut4_I0_O)        0.124  4740.431 r  mhp_axd1362/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.805  4741.236    mhp_axd1362/p_1_in[0]
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[3]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4741.235    
  -------------------------------------------------------------------
                         slack                                 -2.109    

Slack (VIOLATED) :        -2.109ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.956ns  (logic 0.580ns (29.647%)  route 1.376ns (70.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.819  4739.279    mhp_axd1362/clk_out1
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/reset1_reg_replica/Q
                         net (fo=1, routed)           0.572  4740.307    mhp_axd1362/reset1_repN
    SLICE_X20Y1          LUT4 (Prop_lut4_I0_O)        0.124  4740.431 r  mhp_axd1362/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.805  4741.236    mhp_axd1362/p_1_in[0]
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[4]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4741.235    
  -------------------------------------------------------------------
                         slack                                 -2.109    

Slack (VIOLATED) :        -2.109ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.956ns  (logic 0.580ns (29.647%)  route 1.376ns (70.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.819  4739.279    mhp_axd1362/clk_out1
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/reset1_reg_replica/Q
                         net (fo=1, routed)           0.572  4740.307    mhp_axd1362/reset1_repN
    SLICE_X20Y1          LUT4 (Prop_lut4_I0_O)        0.124  4740.431 r  mhp_axd1362/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.805  4741.236    mhp_axd1362/p_1_in[0]
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[5]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4741.235    
  -------------------------------------------------------------------
                         slack                                 -2.109    

Slack (VIOLATED) :        -2.109ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.956ns  (logic 0.580ns (29.647%)  route 1.376ns (70.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.819  4739.279    mhp_axd1362/clk_out1
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/reset1_reg_replica/Q
                         net (fo=1, routed)           0.572  4740.307    mhp_axd1362/reset1_repN
    SLICE_X20Y1          LUT4 (Prop_lut4_I0_O)        0.124  4740.431 r  mhp_axd1362/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.805  4741.236    mhp_axd1362/p_1_in[0]
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[6]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4741.235    
  -------------------------------------------------------------------
                         slack                                 -2.109    

Slack (VIOLATED) :        -2.109ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/accel_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.956ns  (logic 0.580ns (29.647%)  route 1.376ns (70.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.819  4739.279    mhp_axd1362/clk_out1
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/reset1_reg_replica/Q
                         net (fo=1, routed)           0.572  4740.307    mhp_axd1362/reset1_repN
    SLICE_X20Y1          LUT4 (Prop_lut4_I0_O)        0.124  4740.431 r  mhp_axd1362/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.805  4741.236    mhp_axd1362/p_1_in[0]
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[7]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4741.235    
  -------------------------------------------------------------------
                         slack                                 -2.109    

Slack (VIOLATED) :        -2.063ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.910ns  (logic 0.580ns (30.367%)  route 1.330ns (69.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 4739.280 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.820  4739.280    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.456  4739.736 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.453  4740.189    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.313 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.877  4741.190    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[10]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X16Y0          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/y_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4741.190    
  -------------------------------------------------------------------
                         slack                                 -2.063    

Slack (VIOLATED) :        -2.063ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.910ns  (logic 0.580ns (30.367%)  route 1.330ns (69.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 4739.280 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.820  4739.280    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.456  4739.736 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.453  4740.189    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.313 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.877  4741.190    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[11]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X16Y0          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/y_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4741.190    
  -------------------------------------------------------------------
                         slack                                 -2.063    

Slack (VIOLATED) :        -2.063ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        1.910ns  (logic 0.580ns (30.367%)  route 1.330ns (69.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 4739.280 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.820  4739.280    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.456  4739.736 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.453  4740.189    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.313 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.877  4741.190    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[8]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X16Y0          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/y_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4741.190    
  -------------------------------------------------------------------
                         slack                                 -2.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/x_acc_reg_temp_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.460%)  route 0.468ns (71.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.285     0.131    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X14Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X14Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[4]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X14Y0          FDRE (Hold_fdre_C_R)         0.009     0.059    mhp_axd1362/x_acc_reg_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/x_acc_reg_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.521%)  route 0.466ns (71.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.284     0.129    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[10]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X20Y0          FDRE (Hold_fdre_C_R)        -0.018     0.032    mhp_axd1362/x_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/x_acc_reg_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.521%)  route 0.466ns (71.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.284     0.129    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[11]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X20Y0          FDRE (Hold_fdre_C_R)        -0.018     0.032    mhp_axd1362/x_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/x_acc_reg_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.521%)  route 0.466ns (71.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.284     0.129    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[8]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X20Y0          FDRE (Hold_fdre_C_R)        -0.018     0.032    mhp_axd1362/x_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/n_CS_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.808%)  route 0.483ns (72.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.301     0.146    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X17Y2          FDSE                                         r  mhp_axd1362/n_CS_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X17Y2          FDSE                                         r  mhp_axd1362/n_CS_reg/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X17Y2          FDSE (Hold_fdse_C_S)        -0.018     0.032    mhp_axd1362/n_CS_reg
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.628%)  route 0.487ns (72.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.305     0.151    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[0]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X16Y2          FDRE (Hold_fdre_C_R)        -0.018     0.032    mhp_axd1362/y_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.628%)  route 0.487ns (72.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.305     0.151    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[1]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X16Y2          FDRE (Hold_fdre_C_R)        -0.018     0.032    mhp_axd1362/y_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.628%)  route 0.487ns (72.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.305     0.151    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[2]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X16Y2          FDRE (Hold_fdre_C_R)        -0.018     0.032    mhp_axd1362/y_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.628%)  route 0.487ns (72.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.305     0.151    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[3]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X16Y2          FDRE (Hold_fdre_C_R)        -0.018     0.032    mhp_axd1362/y_acc_reg_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.628%)  route 0.487ns (72.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.305     0.151    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[4]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X16Y2          FDRE (Hold_fdre_C_R)        -0.018     0.032    mhp_axd1362/y_acc_reg_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.119    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       91.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.143ns  (required time - arrival time)
  Source:                 mhp_axd1362/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/MOSI_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0_1 fall@94.815ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 1.091ns (30.943%)  route 2.435ns (69.057%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 93.484 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.821    -0.719    mhp_axd1362/CLK
    SLICE_X13Y1          FDSE                                         r  mhp_axd1362/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDSE (Prop_fdse_C_Q)         0.456    -0.263 r  mhp_axd1362/accel_data_reg[1]/Q
                         net (fo=8, routed)           1.577     1.314    mhp_axd1362/accel_data[1]
    SLICE_X18Y0          LUT6 (Prop_lut6_I3_O)        0.124     1.438 r  mhp_axd1362/MOSI_i_6/O
                         net (fo=1, routed)           0.000     1.438    mhp_axd1362/MOSI_i_6_n_0
    SLICE_X18Y0          MUXF7 (Prop_muxf7_I0_O)      0.212     1.650 r  mhp_axd1362/MOSI_reg_i_4/O
                         net (fo=1, routed)           0.858     2.508    mhp_axd1362/MOSI_reg_i_4_n_0
    SLICE_X19Y0          LUT6 (Prop_lut6_I1_O)        0.299     2.807 r  mhp_axd1362/MOSI_i_2/O
                         net (fo=1, routed)           0.000     2.807    mhp_axd1362/MOSI_i_2_n_0
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690    93.484    mhp_axd1362/CLK
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.568    94.052    
                         clock uncertainty           -0.134    93.918    
    SLICE_X19Y0          FDRE (Setup_fdre_C_D)        0.032    93.950    mhp_axd1362/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.950    
                         arrival time                          -2.807    
  -------------------------------------------------------------------
                         slack                                 91.143    

Slack (MET) :             91.571ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/MOSI_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0_1 fall@94.815ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.715ns (24.804%)  route 2.168ns (75.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 93.484 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820    -0.720    mhp_axd1362/CLK
    SLICE_X18Y2          FDRE                                         r  mhp_axd1362/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDRE (Prop_fdre_C_Q)         0.419    -0.301 r  mhp_axd1362/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=23, routed)          1.542     1.242    mhp_axd1362/SPI_state__0[0]
    SLICE_X26Y0          LUT3 (Prop_lut3_I2_O)        0.296     1.538 r  mhp_axd1362/MOSI_i_1/O
                         net (fo=1, routed)           0.625     2.163    mhp_axd1362/MOSI_i_1_n_0
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/MOSI_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690    93.484    mhp_axd1362/CLK
    SLICE_X19Y0          FDRE                                         r  mhp_axd1362/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.586    94.070    
                         clock uncertainty           -0.134    93.936    
    SLICE_X19Y0          FDRE (Setup_fdre_C_CE)      -0.202    93.734    mhp_axd1362/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.734    
                         arrival time                          -2.163    
  -------------------------------------------------------------------
                         slack                                 91.571    

Slack (MET) :             185.767ns  (required time - arrival time)
  Source:                 mhp_axd1362/counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/accel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.794ns (23.124%)  route 2.640ns (76.876%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 188.299 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.821    -0.719    mhp_axd1362/CLK
    SLICE_X12Y1          FDSE                                         r  mhp_axd1362/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDSE (Prop_fdse_C_Q)         0.518    -0.201 r  mhp_axd1362/counter_reg[2]/Q
                         net (fo=11, routed)          1.463     1.263    mhp_axd1362/counter_reg_n_0_[2]
    SLICE_X20Y2          LUT4 (Prop_lut4_I0_O)        0.124     1.387 r  mhp_axd1362/accel_data[3]_i_2/O
                         net (fo=3, routed)           0.833     2.220    mhp_axd1362/accel_data[3]_i_2_n_0
    SLICE_X21Y0          LUT5 (Prop_lut5_I3_O)        0.152     2.372 r  mhp_axd1362/accel_data[2]_i_1/O
                         net (fo=1, routed)           0.343     2.715    mhp_axd1362/accel_data[2]_i_1_n_0
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690   188.299    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[2]/C
                         clock pessimism              0.568   188.867    
                         clock uncertainty           -0.134   188.733    
    SLICE_X22Y1          FDRE (Setup_fdre_C_D)       -0.251   188.482    mhp_axd1362/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                        188.482    
                         arrival time                          -2.715    
  -------------------------------------------------------------------
                         slack                                185.767    

Slack (MET) :             185.833ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/accel_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.730ns (21.657%)  route 2.641ns (78.343%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 188.299 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820    -0.720    mhp_axd1362/CLK
    SLICE_X18Y2          FDSE                                         r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDSE (Prop_fdse_C_Q)         0.456    -0.264 r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=23, routed)          1.358     1.095    mhp_axd1362/SPI_state__0[2]
    SLICE_X19Y1          LUT4 (Prop_lut4_I0_O)        0.124     1.219 r  mhp_axd1362/accel_data[7]_i_3/O
                         net (fo=4, routed)           0.664     1.883    mhp_axd1362/accel_data[7]_i_3_n_0
    SLICE_X16Y0          LUT5 (Prop_lut5_I3_O)        0.150     2.033 r  mhp_axd1362/accel_data[7]_i_2/O
                         net (fo=1, routed)           0.619     2.651    mhp_axd1362/accel_data[7]_i_2_n_0
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690   188.299    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[7]/C
                         clock pessimism              0.568   188.867    
                         clock uncertainty           -0.134   188.733    
    SLICE_X22Y1          FDRE (Setup_fdre_C_D)       -0.249   188.484    mhp_axd1362/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                        188.484    
                         arrival time                          -2.651    
  -------------------------------------------------------------------
                         slack                                185.833    

Slack (MET) :             185.906ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.715ns (21.407%)  route 2.625ns (78.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 188.298 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.821    -0.719    mhp_axd1362/CLK
    SLICE_X13Y1          FDRE                                         r  mhp_axd1362/FSM_sequential_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.419    -0.300 f  mhp_axd1362/FSM_sequential_address_reg[0]/Q
                         net (fo=12, routed)          1.626     1.326    mhp_axd1362/address__0[0]
    SLICE_X17Y0          LUT6 (Prop_lut6_I5_O)        0.296     1.622 r  mhp_axd1362/z_acc_reg_temp[11]_i_1/O
                         net (fo=5, routed)           0.999     2.621    mhp_axd1362/z_acc_reg_temp[11]_i_1_n_0
    SLICE_X27Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.689   188.298    mhp_axd1362/CLK
    SLICE_X27Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[10]/C
                         clock pessimism              0.568   188.866    
                         clock uncertainty           -0.134   188.732    
    SLICE_X27Y1          FDRE (Setup_fdre_C_CE)      -0.205   188.527    mhp_axd1362/z_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                        188.527    
                         arrival time                          -2.621    
  -------------------------------------------------------------------
                         slack                                185.906    

Slack (MET) :             186.181ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/instruction_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.839ns (25.380%)  route 2.467ns (74.620%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 188.302 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820    -0.720    mhp_axd1362/CLK
    SLICE_X18Y2          FDRE                                         r  mhp_axd1362/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDRE (Prop_fdre_C_Q)         0.419    -0.301 r  mhp_axd1362/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=23, routed)          1.251     0.950    mhp_axd1362/SPI_state__0[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I2_O)        0.296     1.246 f  mhp_axd1362/FSM_sequential_address[2]_i_3/O
                         net (fo=6, routed)           1.216     2.462    mhp_axd1362/FSM_sequential_address[2]_i_3_n_0
    SLICE_X13Y1          LUT5 (Prop_lut5_I0_O)        0.124     2.586 r  mhp_axd1362/instruction_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.586    mhp_axd1362/instruction_reg[0]_i_1_n_0
    SLICE_X13Y1          FDRE                                         r  mhp_axd1362/instruction_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.693   188.302    mhp_axd1362/CLK
    SLICE_X13Y1          FDRE                                         r  mhp_axd1362/instruction_reg_reg[0]/C
                         clock pessimism              0.568   188.870    
                         clock uncertainty           -0.134   188.736    
    SLICE_X13Y1          FDRE (Setup_fdre_C_D)        0.031   188.767    mhp_axd1362/instruction_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        188.767    
                         arrival time                          -2.586    
  -------------------------------------------------------------------
                         slack                                186.181    

Slack (MET) :             186.267ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.580ns (19.342%)  route 2.419ns (80.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 188.299 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820    -0.720    mhp_axd1362/CLK
    SLICE_X18Y2          FDSE                                         r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDSE (Prop_fdse_C_Q)         0.456    -0.264 r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=23, routed)          1.812     1.548    mhp_axd1362/SPI_state__0[2]
    SLICE_X18Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.672 r  mhp_axd1362/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.607     2.279    mhp_axd1362/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690   188.299    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[0]/C
                         clock pessimism              0.586   188.885    
                         clock uncertainty           -0.134   188.751    
    SLICE_X18Y1          FDRE (Setup_fdre_C_CE)      -0.205   188.546    mhp_axd1362/z_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                        188.546    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                186.267    

Slack (MET) :             186.267ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.580ns (19.342%)  route 2.419ns (80.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 188.299 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820    -0.720    mhp_axd1362/CLK
    SLICE_X18Y2          FDSE                                         r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDSE (Prop_fdse_C_Q)         0.456    -0.264 r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=23, routed)          1.812     1.548    mhp_axd1362/SPI_state__0[2]
    SLICE_X18Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.672 r  mhp_axd1362/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.607     2.279    mhp_axd1362/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690   188.299    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[1]/C
                         clock pessimism              0.586   188.885    
                         clock uncertainty           -0.134   188.751    
    SLICE_X18Y1          FDRE (Setup_fdre_C_CE)      -0.205   188.546    mhp_axd1362/z_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                        188.546    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                186.267    

Slack (MET) :             186.267ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.580ns (19.342%)  route 2.419ns (80.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 188.299 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820    -0.720    mhp_axd1362/CLK
    SLICE_X18Y2          FDSE                                         r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDSE (Prop_fdse_C_Q)         0.456    -0.264 r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=23, routed)          1.812     1.548    mhp_axd1362/SPI_state__0[2]
    SLICE_X18Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.672 r  mhp_axd1362/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.607     2.279    mhp_axd1362/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690   188.299    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[2]/C
                         clock pessimism              0.586   188.885    
                         clock uncertainty           -0.134   188.751    
    SLICE_X18Y1          FDRE (Setup_fdre_C_CE)      -0.205   188.546    mhp_axd1362/z_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                        188.546    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                186.267    

Slack (MET) :             186.267ns  (required time - arrival time)
  Source:                 mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.580ns (19.342%)  route 2.419ns (80.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 188.299 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.820    -0.720    mhp_axd1362/CLK
    SLICE_X18Y2          FDSE                                         r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y2          FDSE (Prop_fdse_C_Q)         0.456    -0.264 r  mhp_axd1362/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=23, routed)          1.812     1.548    mhp_axd1362/SPI_state__0[2]
    SLICE_X18Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.672 r  mhp_axd1362/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.607     2.279    mhp_axd1362/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690   188.299    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[3]/C
                         clock pessimism              0.586   188.885    
                         clock uncertainty           -0.134   188.751    
    SLICE_X18Y1          FDRE (Setup_fdre_C_CE)      -0.205   188.546    mhp_axd1362/z_acc_reg_temp_reg[3]
  -------------------------------------------------------------------
                         required time                        188.546    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                186.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/x_acc_reg_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.514%)  route 0.122ns (46.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.642    -0.522    mhp_axd1362/CLK
    SLICE_X13Y1          FDSE                                         r  mhp_axd1362/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  mhp_axd1362/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.122    -0.258    mhp_axd1362/accel_data[1]
    SLICE_X15Y2          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X15Y2          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[9]/C
                         clock pessimism              0.251    -0.506    
                         clock uncertainty            0.134    -0.372    
    SLICE_X15Y2          FDRE (Hold_fdre_C_D)         0.075    -0.297    mhp_axd1362/x_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.914%)  route 0.151ns (54.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  mhp_axd1362/accel_data_reg[2]/Q
                         net (fo=8, routed)           0.151    -0.244    mhp_axd1362/accel_data[2]
    SLICE_X27Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.916    -0.757    mhp_axd1362/CLK
    SLICE_X27Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[10]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.134    -0.352    
    SLICE_X27Y1          FDRE (Hold_fdre_C_D)         0.022    -0.330    mhp_axd1362/z_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.128ns (45.381%)  route 0.154ns (54.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  mhp_axd1362/accel_data_reg[7]/Q
                         net (fo=5, routed)           0.154    -0.241    mhp_axd1362/accel_data[7]
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[7]/C
                         clock pessimism              0.272    -0.485    
                         clock uncertainty            0.134    -0.351    
    SLICE_X18Y1          FDRE (Hold_fdre_C_D)         0.024    -0.327    mhp_axd1362/z_acc_reg_temp_reg[7]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.306%)  route 0.192ns (57.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/accel_data_reg[6]/Q
                         net (fo=5, routed)           0.192    -0.189    mhp_axd1362/accel_data[6]
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[6]/C
                         clock pessimism              0.272    -0.485    
                         clock uncertainty            0.134    -0.351    
    SLICE_X16Y2          FDRE (Hold_fdre_C_D)         0.075    -0.276    mhp_axd1362/y_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mhp_axd1362/FSM_sequential_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/rw_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.776%)  route 0.173ns (48.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.642    -0.522    mhp_axd1362/CLK
    SLICE_X13Y1          FDRE                                         r  mhp_axd1362/FSM_sequential_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  mhp_axd1362/FSM_sequential_address_reg[1]/Q
                         net (fo=12, routed)          0.173    -0.207    mhp_axd1362/address__0[1]
    SLICE_X12Y1          LUT5 (Prop_lut5_I3_O)        0.045    -0.162 r  mhp_axd1362/rw_i_1/O
                         net (fo=1, routed)           0.000    -0.162    mhp_axd1362/rw_i_1_n_0
    SLICE_X12Y1          FDSE                                         r  mhp_axd1362/rw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X12Y1          FDSE                                         r  mhp_axd1362/rw_reg/C
                         clock pessimism              0.248    -0.509    
                         clock uncertainty            0.134    -0.375    
    SLICE_X12Y1          FDSE (Hold_fdse_C_D)         0.121    -0.254    mhp_axd1362/rw_reg
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.051%)  route 0.194ns (57.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/accel_data_reg[5]/Q
                         net (fo=5, routed)           0.194    -0.187    mhp_axd1362/accel_data[5]
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[5]/C
                         clock pessimism              0.272    -0.485    
                         clock uncertainty            0.134    -0.351    
    SLICE_X16Y2          FDRE (Hold_fdre_C_D)         0.071    -0.280    mhp_axd1362/y_acc_reg_temp_reg[5]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/z_acc_reg_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.208%)  route 0.201ns (58.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/accel_data_reg[6]/Q
                         net (fo=5, routed)           0.201    -0.181    mhp_axd1362/accel_data[6]
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X18Y1          FDRE                                         r  mhp_axd1362/z_acc_reg_temp_reg[6]/C
                         clock pessimism              0.272    -0.485    
                         clock uncertainty            0.134    -0.351    
    SLICE_X18Y1          FDRE (Hold_fdre_C_D)         0.075    -0.276    mhp_axd1362/z_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/x_acc_reg_temp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.241%)  route 0.178ns (55.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mhp_axd1362/accel_data_reg[3]/Q
                         net (fo=8, routed)           0.178    -0.204    mhp_axd1362/accel_data[3]
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[11]/C
                         clock pessimism              0.250    -0.507    
                         clock uncertainty            0.134    -0.373    
    SLICE_X20Y0          FDRE (Hold_fdre_C_D)         0.071    -0.302    mhp_axd1362/x_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mhp_axd1362/accel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/x_acc_reg_temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.234%)  route 0.149ns (53.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.641    -0.523    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.395 r  mhp_axd1362/accel_data_reg[2]/Q
                         net (fo=8, routed)           0.149    -0.246    mhp_axd1362/accel_data[2]
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[10]/C
                         clock pessimism              0.250    -0.507    
                         clock uncertainty            0.134    -0.373    
    SLICE_X20Y0          FDRE (Hold_fdre_C_D)         0.022    -0.351    mhp_axd1362/x_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mhp_axd1362/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.577%)  route 0.160ns (43.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.642    -0.522    mhp_axd1362/CLK
    SLICE_X12Y1          FDSE                                         r  mhp_axd1362/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDSE (Prop_fdse_C_Q)         0.164    -0.358 r  mhp_axd1362/counter_reg[1]/Q
                         net (fo=16, routed)          0.160    -0.197    mhp_axd1362/counter_reg_n_0_[1]
    SLICE_X12Y1          LUT5 (Prop_lut5_I4_O)        0.045    -0.152 r  mhp_axd1362/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    mhp_axd1362/counter[1]_i_1_n_0
    SLICE_X12Y1          FDSE                                         r  mhp_axd1362/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X12Y1          FDSE                                         r  mhp_axd1362/counter_reg[1]/C
                         clock pessimism              0.235    -0.522    
                         clock uncertainty            0.134    -0.388    
    SLICE_X12Y1          FDSE (Hold_fdse_C_D)         0.121    -0.267    mhp_axd1362/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.115    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :           58  Failing Endpoints,  Worst Slack       -2.109ns,  Total Violation     -116.494ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.109ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.956ns  (logic 0.580ns (29.647%)  route 1.376ns (70.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.819  4739.279    mhp_axd1362/clk_out1
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/reset1_reg_replica/Q
                         net (fo=1, routed)           0.572  4740.307    mhp_axd1362/reset1_repN
    SLICE_X20Y1          LUT4 (Prop_lut4_I0_O)        0.124  4740.431 r  mhp_axd1362/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.805  4741.236    mhp_axd1362/p_1_in[0]
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[0]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4741.235    
  -------------------------------------------------------------------
                         slack                                 -2.109    

Slack (VIOLATED) :        -2.109ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.956ns  (logic 0.580ns (29.647%)  route 1.376ns (70.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.819  4739.279    mhp_axd1362/clk_out1
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/reset1_reg_replica/Q
                         net (fo=1, routed)           0.572  4740.307    mhp_axd1362/reset1_repN
    SLICE_X20Y1          LUT4 (Prop_lut4_I0_O)        0.124  4740.431 r  mhp_axd1362/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.805  4741.236    mhp_axd1362/p_1_in[0]
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[2]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4741.235    
  -------------------------------------------------------------------
                         slack                                 -2.109    

Slack (VIOLATED) :        -2.109ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.956ns  (logic 0.580ns (29.647%)  route 1.376ns (70.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.819  4739.279    mhp_axd1362/clk_out1
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/reset1_reg_replica/Q
                         net (fo=1, routed)           0.572  4740.307    mhp_axd1362/reset1_repN
    SLICE_X20Y1          LUT4 (Prop_lut4_I0_O)        0.124  4740.431 r  mhp_axd1362/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.805  4741.236    mhp_axd1362/p_1_in[0]
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[3]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4741.235    
  -------------------------------------------------------------------
                         slack                                 -2.109    

Slack (VIOLATED) :        -2.109ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.956ns  (logic 0.580ns (29.647%)  route 1.376ns (70.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.819  4739.279    mhp_axd1362/clk_out1
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/reset1_reg_replica/Q
                         net (fo=1, routed)           0.572  4740.307    mhp_axd1362/reset1_repN
    SLICE_X20Y1          LUT4 (Prop_lut4_I0_O)        0.124  4740.431 r  mhp_axd1362/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.805  4741.236    mhp_axd1362/p_1_in[0]
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[4]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4741.235    
  -------------------------------------------------------------------
                         slack                                 -2.109    

Slack (VIOLATED) :        -2.109ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.956ns  (logic 0.580ns (29.647%)  route 1.376ns (70.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.819  4739.279    mhp_axd1362/clk_out1
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/reset1_reg_replica/Q
                         net (fo=1, routed)           0.572  4740.307    mhp_axd1362/reset1_repN
    SLICE_X20Y1          LUT4 (Prop_lut4_I0_O)        0.124  4740.431 r  mhp_axd1362/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.805  4741.236    mhp_axd1362/p_1_in[0]
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[5]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4741.235    
  -------------------------------------------------------------------
                         slack                                 -2.109    

Slack (VIOLATED) :        -2.109ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.956ns  (logic 0.580ns (29.647%)  route 1.376ns (70.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.819  4739.279    mhp_axd1362/clk_out1
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/reset1_reg_replica/Q
                         net (fo=1, routed)           0.572  4740.307    mhp_axd1362/reset1_repN
    SLICE_X20Y1          LUT4 (Prop_lut4_I0_O)        0.124  4740.431 r  mhp_axd1362/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.805  4741.236    mhp_axd1362/p_1_in[0]
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[6]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4741.235    
  -------------------------------------------------------------------
                         slack                                 -2.109    

Slack (VIOLATED) :        -2.109ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/accel_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.956ns  (logic 0.580ns (29.647%)  route 1.376ns (70.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 4739.279 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.819  4739.279    mhp_axd1362/clk_out1
    SLICE_X21Y0          FDRE                                         r  mhp_axd1362/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.456  4739.735 f  mhp_axd1362/reset1_reg_replica/Q
                         net (fo=1, routed)           0.572  4740.307    mhp_axd1362/reset1_repN
    SLICE_X20Y1          LUT4 (Prop_lut4_I0_O)        0.124  4740.431 r  mhp_axd1362/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.805  4741.236    mhp_axd1362/p_1_in[0]
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X22Y1          FDRE                                         r  mhp_axd1362/accel_data_reg[7]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X22Y1          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4741.235    
  -------------------------------------------------------------------
                         slack                                 -2.109    

Slack (VIOLATED) :        -2.063ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.910ns  (logic 0.580ns (30.367%)  route 1.330ns (69.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 4739.280 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.820  4739.280    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.456  4739.736 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.453  4740.189    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.313 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.877  4741.190    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[10]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X16Y0          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/y_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4741.190    
  -------------------------------------------------------------------
                         slack                                 -2.063    

Slack (VIOLATED) :        -2.063ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.910ns  (logic 0.580ns (30.367%)  route 1.330ns (69.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 4739.280 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.820  4739.280    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.456  4739.736 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.453  4740.189    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.313 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.877  4741.190    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[11]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X16Y0          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/y_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4741.190    
  -------------------------------------------------------------------
                         slack                                 -2.063    

Slack (VIOLATED) :        -2.063ns  (required time - arrival time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        1.910ns  (logic 0.580ns (30.367%)  route 1.330ns (69.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 4739.410 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 4739.280 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.820  4739.280    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.456  4739.736 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.453  4740.189    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.124  4740.313 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.877  4741.190    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          1.690  4739.410    mhp_axd1362/CLK
    SLICE_X16Y0          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[8]/C
                         clock pessimism              0.395  4739.805    
                         clock uncertainty           -0.249  4739.556    
    SLICE_X16Y0          FDRE (Setup_fdre_C_R)       -0.429  4739.126    mhp_axd1362/y_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                       4739.127    
                         arrival time                       -4741.190    
  -------------------------------------------------------------------
                         slack                                 -2.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/x_acc_reg_temp_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.460%)  route 0.468ns (71.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.285     0.131    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X14Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X14Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[4]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X14Y0          FDRE (Hold_fdre_C_R)         0.009     0.059    mhp_axd1362/x_acc_reg_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/x_acc_reg_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.521%)  route 0.466ns (71.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.284     0.129    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[10]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X20Y0          FDRE (Hold_fdre_C_R)        -0.018     0.032    mhp_axd1362/x_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/x_acc_reg_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.521%)  route 0.466ns (71.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.284     0.129    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[11]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X20Y0          FDRE (Hold_fdre_C_R)        -0.018     0.032    mhp_axd1362/x_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/x_acc_reg_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.521%)  route 0.466ns (71.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.284     0.129    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X20Y0          FDRE                                         r  mhp_axd1362/x_acc_reg_temp_reg[8]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X20Y0          FDRE (Hold_fdre_C_R)        -0.018     0.032    mhp_axd1362/x_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/n_CS_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.808%)  route 0.483ns (72.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.301     0.146    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X17Y2          FDSE                                         r  mhp_axd1362/n_CS_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X17Y2          FDSE                                         r  mhp_axd1362/n_CS_reg/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X17Y2          FDSE (Hold_fdse_C_S)        -0.018     0.032    mhp_axd1362/n_CS_reg
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.628%)  route 0.487ns (72.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.305     0.151    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[0]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X16Y2          FDRE (Hold_fdre_C_R)        -0.018     0.032    mhp_axd1362/y_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.628%)  route 0.487ns (72.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.305     0.151    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[1]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X16Y2          FDRE (Hold_fdre_C_R)        -0.018     0.032    mhp_axd1362/y_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.628%)  route 0.487ns (72.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.305     0.151    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[2]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X16Y2          FDRE (Hold_fdre_C_R)        -0.018     0.032    mhp_axd1362/y_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.628%)  route 0.487ns (72.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.305     0.151    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[3]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X16Y2          FDRE (Hold_fdre_C_R)        -0.018     0.032    mhp_axd1362/y_acc_reg_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mhp_axd1362/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/y_acc_reg_temp_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.628%)  route 0.487ns (72.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.641    -0.523    mhp_axd1362/clk_out1
    SLICE_X16Y1          FDRE                                         r  mhp_axd1362/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.382 f  mhp_axd1362/reset1_reg/Q
                         net (fo=3, routed)           0.182    -0.200    mhp_axd1362/reset1
    SLICE_X17Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.155 r  mhp_axd1362/FSM_sequential_address[2]_i_1/O
                         net (fo=51, routed)          0.305     0.151    mhp_axd1362/FSM_sequential_address[2]_i_1_n_0
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=59, routed)          0.917    -0.756    mhp_axd1362/CLK
    SLICE_X16Y2          FDRE                                         r  mhp_axd1362/y_acc_reg_temp_reg[4]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.249     0.050    
    SLICE_X16Y2          FDRE (Hold_fdre_C_R)        -0.018     0.032    mhp_axd1362/y_acc_reg_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  0.119    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.546ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.767ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 0.456ns (8.094%)  route 5.177ns (91.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.177     4.975    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X22Y4          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X22Y4          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.090    19.147    
    SLICE_X22Y4          FDCE (Recov_fdce_C_CLR)     -0.405    18.742    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                 13.767    

Slack (MET) :             13.771ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 0.456ns (8.101%)  route 5.173ns (91.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.173     4.970    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X23Y4          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X23Y4          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.090    19.147    
    SLICE_X23Y4          FDCE (Recov_fdce_C_CLR)     -0.405    18.742    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                 13.771    

Slack (MET) :             13.921ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 0.456ns (8.320%)  route 5.024ns (91.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.024     4.822    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X22Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X22Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.090    19.148    
    SLICE_X22Y2          FDCE (Recov_fdce_C_CLR)     -0.405    18.743    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.743    
                         arrival time                          -4.822    
  -------------------------------------------------------------------
                         slack                                 13.921    

Slack (MET) :             13.921ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 0.456ns (8.320%)  route 5.024ns (91.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.024     4.822    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X22Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X22Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.090    19.148    
    SLICE_X22Y2          FDCE (Recov_fdce_C_CLR)     -0.405    18.743    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.743    
                         arrival time                          -4.822    
  -------------------------------------------------------------------
                         slack                                 13.921    

Slack (MET) :             13.925ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 0.456ns (8.327%)  route 5.020ns (91.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.020     4.817    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X23Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X23Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.090    19.148    
    SLICE_X23Y2          FDCE (Recov_fdce_C_CLR)     -0.405    18.743    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]
  -------------------------------------------------------------------
                         required time                         18.743    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                 13.925    

Slack (MET) :             13.925ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 0.456ns (8.327%)  route 5.020ns (91.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.020     4.817    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X23Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X23Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.090    19.148    
    SLICE_X23Y2          FDCE (Recov_fdce_C_CLR)     -0.405    18.743    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]
  -------------------------------------------------------------------
                         required time                         18.743    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                 13.925    

Slack (MET) :             14.696ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.456ns (9.694%)  route 4.248ns (90.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         4.248     4.045    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X24Y1          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X24Y1          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.090    19.147    
    SLICE_X24Y1          FDCE (Recov_fdce_C_CLR)     -0.405    18.742    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                 14.696    

Slack (MET) :             14.696ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.456ns (9.694%)  route 4.248ns (90.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         4.248     4.045    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X24Y1          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X24Y1          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.090    19.147    
    SLICE_X24Y1          FDCE (Recov_fdce_C_CLR)     -0.405    18.742    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                 14.696    

Slack (MET) :             14.696ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.456ns (9.694%)  route 4.248ns (90.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         4.248     4.045    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X24Y1          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X24Y1          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.090    19.147    
    SLICE_X24Y1          FDCE (Recov_fdce_C_CLR)     -0.405    18.742    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                 14.696    

Slack (MET) :             14.696ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.456ns (9.694%)  route 4.248ns (90.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         4.248     4.045    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X24Y1          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X24Y1          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.090    19.147    
    SLICE_X24Y1          FDCE (Recov_fdce_C_CLR)     -0.405    18.742    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                 14.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[12]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X6Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X6Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[12]/C
                         clock pessimism              0.272    -0.460    
    SLICE_X6Y12          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.531    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[12]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[20]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X6Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X6Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[20]/C
                         clock pessimism              0.272    -0.460    
    SLICE_X6Y12          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.531    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[20]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[26]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X6Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X6Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[26]/C
                         clock pessimism              0.272    -0.460    
    SLICE_X6Y12          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.531    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[26]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[28]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X6Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X6Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[28]/C
                         clock pessimism              0.272    -0.460    
    SLICE_X6Y12          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.531    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[28]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X6Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X6Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[4]/C
                         clock pessimism              0.272    -0.460    
    SLICE_X6Y12          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.531    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[4]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[36]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X7Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[36]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X7Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[36]/C
                         clock pessimism              0.272    -0.460    
    SLICE_X7Y12          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.555    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[36]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[44]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X7Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[44]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X7Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[44]/C
                         clock pessimism              0.272    -0.460    
    SLICE_X7Y12          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.555    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[44]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[52]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X7Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[52]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X7Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[52]/C
                         clock pessimism              0.272    -0.460    
    SLICE_X7Y12          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.555    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[52]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[60]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X7Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[60]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X7Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[60]/C
                         clock pessimism              0.272    -0.460    
    SLICE_X7Y12          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.555    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[60]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[34]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.141ns (24.415%)  route 0.437ns (75.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.437     0.072    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X6Y11          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[34]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.944    -0.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X6Y11          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[34]/C
                         clock pessimism              0.272    -0.458    
    SLICE_X6Y11          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.529    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[34]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.601    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.767ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 0.456ns (8.094%)  route 5.177ns (91.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.177     4.975    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X22Y4          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X22Y4          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.090    19.147    
    SLICE_X22Y4          FDCE (Recov_fdce_C_CLR)     -0.405    18.742    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                 13.767    

Slack (MET) :             13.771ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 0.456ns (8.101%)  route 5.173ns (91.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.173     4.970    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X23Y4          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X23Y4          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.090    19.147    
    SLICE_X23Y4          FDCE (Recov_fdce_C_CLR)     -0.405    18.742    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                 13.771    

Slack (MET) :             13.921ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 0.456ns (8.320%)  route 5.024ns (91.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.024     4.822    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X22Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X22Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.090    19.148    
    SLICE_X22Y2          FDCE (Recov_fdce_C_CLR)     -0.405    18.743    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.743    
                         arrival time                          -4.822    
  -------------------------------------------------------------------
                         slack                                 13.921    

Slack (MET) :             13.921ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 0.456ns (8.320%)  route 5.024ns (91.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.024     4.822    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X22Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X22Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.090    19.148    
    SLICE_X22Y2          FDCE (Recov_fdce_C_CLR)     -0.405    18.743    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.743    
                         arrival time                          -4.822    
  -------------------------------------------------------------------
                         slack                                 13.921    

Slack (MET) :             13.925ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 0.456ns (8.327%)  route 5.020ns (91.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.020     4.817    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X23Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X23Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.090    19.148    
    SLICE_X23Y2          FDCE (Recov_fdce_C_CLR)     -0.405    18.743    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]
  -------------------------------------------------------------------
                         required time                         18.743    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                 13.925    

Slack (MET) :             13.925ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 0.456ns (8.327%)  route 5.020ns (91.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.020     4.817    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X23Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X23Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.090    19.148    
    SLICE_X23Y2          FDCE (Recov_fdce_C_CLR)     -0.405    18.743    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]
  -------------------------------------------------------------------
                         required time                         18.743    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                 13.925    

Slack (MET) :             14.696ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.456ns (9.694%)  route 4.248ns (90.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         4.248     4.045    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X24Y1          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X24Y1          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.090    19.147    
    SLICE_X24Y1          FDCE (Recov_fdce_C_CLR)     -0.405    18.742    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                 14.696    

Slack (MET) :             14.696ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.456ns (9.694%)  route 4.248ns (90.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         4.248     4.045    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X24Y1          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X24Y1          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.090    19.147    
    SLICE_X24Y1          FDCE (Recov_fdce_C_CLR)     -0.405    18.742    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                 14.696    

Slack (MET) :             14.696ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.456ns (9.694%)  route 4.248ns (90.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         4.248     4.045    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X24Y1          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X24Y1          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.090    19.147    
    SLICE_X24Y1          FDCE (Recov_fdce_C_CLR)     -0.405    18.742    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                 14.696    

Slack (MET) :             14.696ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.456ns (9.694%)  route 4.248ns (90.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         4.248     4.045    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X24Y1          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X24Y1          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.090    19.147    
    SLICE_X24Y1          FDCE (Recov_fdce_C_CLR)     -0.405    18.742    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                 14.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[12]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X6Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X6Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[12]/C
                         clock pessimism              0.272    -0.460    
                         clock uncertainty            0.090    -0.370    
    SLICE_X6Y12          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.441    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[12]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[20]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X6Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X6Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[20]/C
                         clock pessimism              0.272    -0.460    
                         clock uncertainty            0.090    -0.370    
    SLICE_X6Y12          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.441    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[20]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[26]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X6Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X6Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[26]/C
                         clock pessimism              0.272    -0.460    
                         clock uncertainty            0.090    -0.370    
    SLICE_X6Y12          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.441    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[26]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[28]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X6Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X6Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[28]/C
                         clock pessimism              0.272    -0.460    
                         clock uncertainty            0.090    -0.370    
    SLICE_X6Y12          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.441    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[28]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X6Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X6Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[4]/C
                         clock pessimism              0.272    -0.460    
                         clock uncertainty            0.090    -0.370    
    SLICE_X6Y12          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.441    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[4]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[36]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X7Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[36]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X7Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[36]/C
                         clock pessimism              0.272    -0.460    
                         clock uncertainty            0.090    -0.370    
    SLICE_X7Y12          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.465    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[36]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[44]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X7Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[44]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X7Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[44]/C
                         clock pessimism              0.272    -0.460    
                         clock uncertainty            0.090    -0.370    
    SLICE_X7Y12          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.465    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[44]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[52]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X7Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[52]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X7Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[52]/C
                         clock pessimism              0.272    -0.460    
                         clock uncertainty            0.090    -0.370    
    SLICE_X7Y12          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.465    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[52]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[60]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X7Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[60]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X7Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[60]/C
                         clock pessimism              0.272    -0.460    
                         clock uncertainty            0.090    -0.370    
    SLICE_X7Y12          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.465    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[60]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[34]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.141ns (24.415%)  route 0.437ns (75.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.437     0.072    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X6Y11          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[34]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.944    -0.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X6Y11          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[34]/C
                         clock pessimism              0.272    -0.458    
                         clock uncertainty            0.090    -0.368    
    SLICE_X6Y11          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.439    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[34]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.511    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.767ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 0.456ns (8.094%)  route 5.177ns (91.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.177     4.975    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X22Y4          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X22Y4          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.090    19.147    
    SLICE_X22Y4          FDCE (Recov_fdce_C_CLR)     -0.405    18.742    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                 13.767    

Slack (MET) :             13.771ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 0.456ns (8.101%)  route 5.173ns (91.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.173     4.970    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X23Y4          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X23Y4          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.090    19.147    
    SLICE_X23Y4          FDCE (Recov_fdce_C_CLR)     -0.405    18.742    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                 13.771    

Slack (MET) :             13.921ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 0.456ns (8.320%)  route 5.024ns (91.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.024     4.822    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X22Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X22Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.090    19.148    
    SLICE_X22Y2          FDCE (Recov_fdce_C_CLR)     -0.405    18.743    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.743    
                         arrival time                          -4.822    
  -------------------------------------------------------------------
                         slack                                 13.921    

Slack (MET) :             13.921ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 0.456ns (8.320%)  route 5.024ns (91.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.024     4.822    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X22Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X22Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.090    19.148    
    SLICE_X22Y2          FDCE (Recov_fdce_C_CLR)     -0.405    18.743    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.743    
                         arrival time                          -4.822    
  -------------------------------------------------------------------
                         slack                                 13.921    

Slack (MET) :             13.925ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 0.456ns (8.327%)  route 5.020ns (91.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.020     4.817    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X23Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X23Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.090    19.148    
    SLICE_X23Y2          FDCE (Recov_fdce_C_CLR)     -0.405    18.743    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]
  -------------------------------------------------------------------
                         required time                         18.743    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                 13.925    

Slack (MET) :             13.925ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 0.456ns (8.327%)  route 5.020ns (91.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.020     4.817    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X23Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X23Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.090    19.148    
    SLICE_X23Y2          FDCE (Recov_fdce_C_CLR)     -0.405    18.743    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]
  -------------------------------------------------------------------
                         required time                         18.743    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                 13.925    

Slack (MET) :             14.696ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.456ns (9.694%)  route 4.248ns (90.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         4.248     4.045    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X24Y1          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X24Y1          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.090    19.147    
    SLICE_X24Y1          FDCE (Recov_fdce_C_CLR)     -0.405    18.742    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                 14.696    

Slack (MET) :             14.696ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.456ns (9.694%)  route 4.248ns (90.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         4.248     4.045    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X24Y1          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X24Y1          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.090    19.147    
    SLICE_X24Y1          FDCE (Recov_fdce_C_CLR)     -0.405    18.742    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                 14.696    

Slack (MET) :             14.696ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.456ns (9.694%)  route 4.248ns (90.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         4.248     4.045    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X24Y1          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X24Y1          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.090    19.147    
    SLICE_X24Y1          FDCE (Recov_fdce_C_CLR)     -0.405    18.742    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                 14.696    

Slack (MET) :             14.696ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.456ns (9.694%)  route 4.248ns (90.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         4.248     4.045    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X24Y1          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X24Y1          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.090    19.147    
    SLICE_X24Y1          FDCE (Recov_fdce_C_CLR)     -0.405    18.742    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                 14.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[12]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X6Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X6Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[12]/C
                         clock pessimism              0.272    -0.460    
                         clock uncertainty            0.090    -0.370    
    SLICE_X6Y12          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.441    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[12]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[20]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X6Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X6Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[20]/C
                         clock pessimism              0.272    -0.460    
                         clock uncertainty            0.090    -0.370    
    SLICE_X6Y12          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.441    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[20]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[26]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X6Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X6Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[26]/C
                         clock pessimism              0.272    -0.460    
                         clock uncertainty            0.090    -0.370    
    SLICE_X6Y12          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.441    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[26]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[28]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X6Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X6Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[28]/C
                         clock pessimism              0.272    -0.460    
                         clock uncertainty            0.090    -0.370    
    SLICE_X6Y12          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.441    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[28]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X6Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X6Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[4]/C
                         clock pessimism              0.272    -0.460    
                         clock uncertainty            0.090    -0.370    
    SLICE_X6Y12          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.441    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[4]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[36]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X7Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[36]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X7Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[36]/C
                         clock pessimism              0.272    -0.460    
                         clock uncertainty            0.090    -0.370    
    SLICE_X7Y12          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.465    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[36]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[44]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X7Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[44]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X7Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[44]/C
                         clock pessimism              0.272    -0.460    
                         clock uncertainty            0.090    -0.370    
    SLICE_X7Y12          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.465    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[44]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[52]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X7Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[52]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X7Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[52]/C
                         clock pessimism              0.272    -0.460    
                         clock uncertainty            0.090    -0.370    
    SLICE_X7Y12          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.465    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[52]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[60]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X7Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[60]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X7Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[60]/C
                         clock pessimism              0.272    -0.460    
                         clock uncertainty            0.090    -0.370    
    SLICE_X7Y12          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.465    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[60]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[34]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.141ns (24.415%)  route 0.437ns (75.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.437     0.072    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X6Y11          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[34]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.944    -0.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X6Y11          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[34]/C
                         clock pessimism              0.272    -0.458    
                         clock uncertainty            0.090    -0.368    
    SLICE_X6Y11          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.439    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[34]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.511    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.546ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.769ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 0.456ns (8.094%)  route 5.177ns (91.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.177     4.975    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X22Y4          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X22Y4          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.088    19.148    
    SLICE_X22Y4          FDCE (Recov_fdce_C_CLR)     -0.405    18.743    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.743    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                 13.769    

Slack (MET) :             13.773ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 0.456ns (8.101%)  route 5.173ns (91.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.173     4.970    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X23Y4          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X23Y4          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.088    19.148    
    SLICE_X23Y4          FDCE (Recov_fdce_C_CLR)     -0.405    18.743    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                         18.743    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                 13.773    

Slack (MET) :             13.923ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 0.456ns (8.320%)  route 5.024ns (91.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.024     4.822    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X22Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X22Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.088    19.149    
    SLICE_X22Y2          FDCE (Recov_fdce_C_CLR)     -0.405    18.744    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.744    
                         arrival time                          -4.822    
  -------------------------------------------------------------------
                         slack                                 13.923    

Slack (MET) :             13.923ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 0.456ns (8.320%)  route 5.024ns (91.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.024     4.822    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X22Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X22Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.088    19.149    
    SLICE_X22Y2          FDCE (Recov_fdce_C_CLR)     -0.405    18.744    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.744    
                         arrival time                          -4.822    
  -------------------------------------------------------------------
                         slack                                 13.923    

Slack (MET) :             13.927ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 0.456ns (8.327%)  route 5.020ns (91.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.020     4.817    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X23Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X23Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.088    19.149    
    SLICE_X23Y2          FDCE (Recov_fdce_C_CLR)     -0.405    18.744    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]
  -------------------------------------------------------------------
                         required time                         18.744    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                 13.927    

Slack (MET) :             13.927ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 0.456ns (8.327%)  route 5.020ns (91.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.020     4.817    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X23Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X23Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.088    19.149    
    SLICE_X23Y2          FDCE (Recov_fdce_C_CLR)     -0.405    18.744    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]
  -------------------------------------------------------------------
                         required time                         18.744    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                 13.927    

Slack (MET) :             14.698ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.456ns (9.694%)  route 4.248ns (90.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         4.248     4.045    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X24Y1          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X24Y1          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.088    19.148    
    SLICE_X24Y1          FDCE (Recov_fdce_C_CLR)     -0.405    18.743    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]
  -------------------------------------------------------------------
                         required time                         18.743    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                 14.698    

Slack (MET) :             14.698ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.456ns (9.694%)  route 4.248ns (90.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         4.248     4.045    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X24Y1          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X24Y1          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.088    19.148    
    SLICE_X24Y1          FDCE (Recov_fdce_C_CLR)     -0.405    18.743    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]
  -------------------------------------------------------------------
                         required time                         18.743    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                 14.698    

Slack (MET) :             14.698ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.456ns (9.694%)  route 4.248ns (90.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         4.248     4.045    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X24Y1          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X24Y1          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.088    19.148    
    SLICE_X24Y1          FDCE (Recov_fdce_C_CLR)     -0.405    18.743    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]
  -------------------------------------------------------------------
                         required time                         18.743    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                 14.698    

Slack (MET) :             14.698ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.456ns (9.694%)  route 4.248ns (90.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    -0.659    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.203 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         4.248     4.045    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]_fret
    SLICE_X24Y1          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X24Y1          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.088    19.148    
    SLICE_X24Y1          FDCE (Recov_fdce_C_CLR)     -0.405    18.743    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]
  -------------------------------------------------------------------
                         required time                         18.743    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                 14.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[12]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X6Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X6Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[12]/C
                         clock pessimism              0.272    -0.460    
    SLICE_X6Y12          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.531    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[12]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[20]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X6Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X6Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[20]/C
                         clock pessimism              0.272    -0.460    
    SLICE_X6Y12          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.531    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[20]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[26]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X6Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X6Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[26]/C
                         clock pessimism              0.272    -0.460    
    SLICE_X6Y12          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.531    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[26]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[28]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X6Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X6Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[28]/C
                         clock pessimism              0.272    -0.460    
    SLICE_X6Y12          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.531    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[28]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X6Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X6Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[4]/C
                         clock pessimism              0.272    -0.460    
    SLICE_X6Y12          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.531    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[4]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[36]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X7Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[36]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X7Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[36]/C
                         clock pessimism              0.272    -0.460    
    SLICE_X7Y12          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.555    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[36]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[44]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X7Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[44]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X7Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[44]/C
                         clock pessimism              0.272    -0.460    
    SLICE_X7Y12          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.555    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[44]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[52]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X7Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[52]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X7Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[52]/C
                         clock pessimism              0.272    -0.460    
    SLICE_X7Y12          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.555    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[52]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[60]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.055%)  route 0.380ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.380     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X7Y12          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[60]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X7Y12          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[60]/C
                         clock pessimism              0.272    -0.460    
    SLICE_X7Y12          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.555    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[60]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[34]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.141ns (24.415%)  route 0.437ns (75.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.437     0.072    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/pbtn_db_reg[5]_fret
    SLICE_X6Y11          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[34]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.944    -0.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/clk_out1
    SLICE_X6Y11          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[34]/C
                         clock pessimism              0.272    -0.458    
    SLICE_X6Y11          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.529    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/digits_reg[34]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.601    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.555ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[0]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.119    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[0]
  -------------------------------------------------------------------
                         required time                         25.119    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.119    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]
  -------------------------------------------------------------------
                         required time                         25.119    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.119    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]
  -------------------------------------------------------------------
                         required time                         25.119    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.119    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]
  -------------------------------------------------------------------
                         required time                         25.119    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[4]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.119    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[4]
  -------------------------------------------------------------------
                         required time                         25.119    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[5]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.119    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[5]
  -------------------------------------------------------------------
                         required time                         25.119    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[6]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.119    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[6]
  -------------------------------------------------------------------
                         required time                         25.119    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.119    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]
  -------------------------------------------------------------------
                         required time                         25.119    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X8Y4           FDCE (Recov_fdce_C_CLR)     -0.361    25.163    rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]
  -------------------------------------------------------------------
                         required time                         25.163    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X8Y4           FDCE (Recov_fdce_C_CLR)     -0.319    25.205    rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]
  -------------------------------------------------------------------
                         required time                         25.205    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X8Y7           FDCE (Remov_fdce_C_CLR)     -0.067    -0.059    rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_int_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_int_reg[4]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X8Y7           FDCE (Remov_fdce_C_CLR)     -0.067    -0.059    rojobot31_0/inst/BOTREGIF/LocY_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_int_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_int_reg[5]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X8Y7           FDCE (Remov_fdce_C_CLR)     -0.067    -0.059    rojobot31_0/inst/BOTREGIF/LocY_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[0]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092    -0.084    rojobot31_0/inst/BOTREGIF/LocX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092    -0.084    rojobot31_0/inst/BOTREGIF/LocX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092    -0.084    rojobot31_0/inst/BOTREGIF/LocX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092    -0.084    rojobot31_0/inst/BOTREGIF/LocX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092    -0.084    rojobot31_0/inst/BOTREGIF/LocX_reg[6]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092    -0.084    rojobot31_0/inst/BOTREGIF/LocX_reg[7]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092    -0.084    rojobot31_0/inst/BOTREGIF/LocY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.580    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.557ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[0]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.120    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[0]
  -------------------------------------------------------------------
                         required time                         25.120    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.120    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]
  -------------------------------------------------------------------
                         required time                         25.120    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.120    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]
  -------------------------------------------------------------------
                         required time                         25.120    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.120    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]
  -------------------------------------------------------------------
                         required time                         25.120    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[4]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.120    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[4]
  -------------------------------------------------------------------
                         required time                         25.120    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[5]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.120    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[5]
  -------------------------------------------------------------------
                         required time                         25.120    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[6]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.120    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[6]
  -------------------------------------------------------------------
                         required time                         25.120    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.120    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]
  -------------------------------------------------------------------
                         required time                         25.120    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X8Y4           FDCE (Recov_fdce_C_CLR)     -0.361    25.164    rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]
  -------------------------------------------------------------------
                         required time                         25.164    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.563ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X8Y4           FDCE (Recov_fdce_C_CLR)     -0.319    25.206    rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]
  -------------------------------------------------------------------
                         required time                         25.206    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X8Y7           FDCE (Remov_fdce_C_CLR)     -0.067    -0.061    rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_int_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_int_reg[4]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X8Y7           FDCE (Remov_fdce_C_CLR)     -0.067    -0.061    rojobot31_0/inst/BOTREGIF/LocY_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_int_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_int_reg[5]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X8Y7           FDCE (Remov_fdce_C_CLR)     -0.067    -0.061    rojobot31_0/inst/BOTREGIF/LocY_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[0]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092    -0.086    rojobot31_0/inst/BOTREGIF/LocX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092    -0.086    rojobot31_0/inst/BOTREGIF/LocX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092    -0.086    rojobot31_0/inst/BOTREGIF/LocX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092    -0.086    rojobot31_0/inst/BOTREGIF/LocX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092    -0.086    rojobot31_0/inst/BOTREGIF/LocX_reg[6]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092    -0.086    rojobot31_0/inst/BOTREGIF/LocX_reg[7]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092    -0.086    rojobot31_0/inst/BOTREGIF/LocY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.582    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.555ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[0]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.119    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[0]
  -------------------------------------------------------------------
                         required time                         25.119    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.119    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]
  -------------------------------------------------------------------
                         required time                         25.119    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.119    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]
  -------------------------------------------------------------------
                         required time                         25.119    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.119    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]
  -------------------------------------------------------------------
                         required time                         25.119    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[4]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.119    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[4]
  -------------------------------------------------------------------
                         required time                         25.119    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[5]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.119    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[5]
  -------------------------------------------------------------------
                         required time                         25.119    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[6]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.119    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[6]
  -------------------------------------------------------------------
                         required time                         25.119    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.119    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]
  -------------------------------------------------------------------
                         required time                         25.119    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X8Y4           FDCE (Recov_fdce_C_CLR)     -0.361    25.163    rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]
  -------------------------------------------------------------------
                         required time                         25.163    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X8Y4           FDCE (Recov_fdce_C_CLR)     -0.319    25.205    rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]
  -------------------------------------------------------------------
                         required time                         25.205    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X8Y7           FDCE (Remov_fdce_C_CLR)     -0.067    -0.059    rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_int_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_int_reg[4]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X8Y7           FDCE (Remov_fdce_C_CLR)     -0.067    -0.059    rojobot31_0/inst/BOTREGIF/LocY_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_int_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_int_reg[5]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X8Y7           FDCE (Remov_fdce_C_CLR)     -0.067    -0.059    rojobot31_0/inst/BOTREGIF/LocY_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[0]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092    -0.084    rojobot31_0/inst/BOTREGIF/LocX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092    -0.084    rojobot31_0/inst/BOTREGIF/LocX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092    -0.084    rojobot31_0/inst/BOTREGIF/LocX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092    -0.084    rojobot31_0/inst/BOTREGIF/LocX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092    -0.084    rojobot31_0/inst/BOTREGIF/LocX_reg[6]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092    -0.084    rojobot31_0/inst/BOTREGIF/LocX_reg[7]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092    -0.084    rojobot31_0/inst/BOTREGIF/LocY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.580    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.557ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[0]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.120    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[0]
  -------------------------------------------------------------------
                         required time                         25.120    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.120    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[1]
  -------------------------------------------------------------------
                         required time                         25.120    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.120    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[2]
  -------------------------------------------------------------------
                         required time                         25.120    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.120    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[3]
  -------------------------------------------------------------------
                         required time                         25.120    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[4]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.120    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[4]
  -------------------------------------------------------------------
                         required time                         25.120    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[5]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.120    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[5]
  -------------------------------------------------------------------
                         required time                         25.120    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[6]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.120    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[6]
  -------------------------------------------------------------------
                         required time                         25.120    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.120    rojobot31_0/inst/BOTREGIF/BotInfo_int_reg[7]
  -------------------------------------------------------------------
                         required time                         25.120    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X8Y4           FDCE (Recov_fdce_C_CLR)     -0.361    25.164    rojobot31_0/inst/BOTREGIF/LocX_int_reg[7]
  -------------------------------------------------------------------
                         required time                         25.164    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.563ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.302ns  (logic 0.456ns (10.599%)  route 3.846ns (89.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 19.341 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        1.881    19.341    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456    19.797 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.846    23.644    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X8Y4           FDCE (Recov_fdce_C_CLR)     -0.319    25.206    rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]
  -------------------------------------------------------------------
                         required time                         25.206    
                         arrival time                         -23.644    
  -------------------------------------------------------------------
                         slack                                  1.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X8Y7           FDCE (Remov_fdce_C_CLR)     -0.067    -0.061    rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_int_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_int_reg[4]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X8Y7           FDCE (Remov_fdce_C_CLR)     -0.067    -0.061    rojobot31_0/inst/BOTREGIF/LocY_int_reg[4]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_int_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_int_reg[5]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X8Y7           FDCE (Remov_fdce_C_CLR)     -0.067    -0.061    rojobot31_0/inst/BOTREGIF/LocY_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[0]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092    -0.086    rojobot31_0/inst/BOTREGIF/LocX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092    -0.086    rojobot31_0/inst/BOTREGIF/LocX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[4]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092    -0.086    rojobot31_0/inst/BOTREGIF/LocX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[5]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092    -0.086    rojobot31_0/inst/BOTREGIF/LocX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092    -0.086    rojobot31_0/inst/BOTREGIF/LocX_reg[6]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092    -0.086    rojobot31_0/inst/BOTREGIF/LocX_reg[7]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.075%)  route 0.861ns (85.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8494, routed)        0.658    -0.506    debounce/clk_out1
    SLICE_X3Y23          FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.365 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.496    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y7           FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=242, routed)         0.915    -0.758    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X9Y7           FDCE (Remov_fdce_C_CLR)     -0.092    -0.086    rojobot31_0/inst/BOTREGIF/LocY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.582    





