
*** Running vivado
    with args -log guessing_game.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source guessing_game.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source guessing_game.tcl -notrace
Command: synth_design -top guessing_game -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27384 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 360.332 ; gain = 101.023
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'guessing_game' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:4]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/debounce.sv:5]
	Parameter N bound to: 21 - type: integer 
	Parameter zero bound to: 2'b00 
	Parameter wait1 bound to: 2'b01 
	Parameter one bound to: 2'b11 
	Parameter wait0 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/debounce.sv:5]
WARNING: [Synth 8-350] instance 'd1' of module 'debounce' requires 5 connections, but only 2 given [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:25]
WARNING: [Synth 8-350] instance 'd2' of module 'debounce' requires 5 connections, but only 2 given [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:26]
WARNING: [Synth 8-350] instance 'd3' of module 'debounce' requires 5 connections, but only 2 given [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:27]
WARNING: [Synth 8-350] instance 'd4' of module 'debounce' requires 5 connections, but only 2 given [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:28]
INFO: [Synth 8-6157] synthesizing module 'Counter' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/imports/new/Counter.sv:4]
	Parameter N bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Counter' (2#1) [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/imports/new/Counter.sv:4]
WARNING: [Synth 8-689] width (25) of port connection 'tick' does not match port width (1) of module 'Counter' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:30]
WARNING: [Synth 8-350] instance 'count' of module 'Counter' requires 5 connections, but only 3 given [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:30]
INFO: [Synth 8-6157] synthesizing module 'Counter__parameterized0' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/imports/new/Counter.sv:4]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Counter__parameterized0' (2#1) [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/imports/new/Counter.sv:4]
WARNING: [Synth 8-689] width (24) of port connection 'tick' does not match port width (1) of module 'Counter__parameterized0' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:31]
WARNING: [Synth 8-350] instance 'count1' of module 'Counter' requires 5 connections, but only 3 given [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/imports/new/mux2.sv:3]
	Parameter N bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (3#1) [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/imports/new/mux2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'guess_FSM' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guess_FSM.sv:4]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter SWIN bound to: 3'b100 
	Parameter SLOSE bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guess_FSM.sv:37]
WARNING: [Synth 8-87] always_comb on 'y_reg' did not result in combinational logic [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guess_FSM.sv:39]
WARNING: [Synth 8-87] always_comb on 'lose_reg' did not result in combinational logic [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guess_FSM.sv:41]
WARNING: [Synth 8-87] always_comb on 'win_reg' did not result in combinational logic [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guess_FSM.sv:42]
WARNING: [Synth 8-87] always_comb on 'nState_reg' did not result in combinational logic [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guess_FSM.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'guess_FSM' (4#1) [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guess_FSM.sv:4]
WARNING: [Synth 8-689] width (16) of port connection 'clk' does not match port width (1) of module 'guess_FSM' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'guessing_game' (5#1) [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:4]
WARNING: [Synth 8-3917] design guessing_game has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design guessing_game has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design guessing_game has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design guessing_game has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design guessing_game has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design guessing_game has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design guessing_game has port an[0] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port dp driven by constant 0
WARNING: [Synth 8-3331] design mux2 has unconnected port in0[24]
WARNING: [Synth 8-3331] design mux2 has unconnected port in0[23]
WARNING: [Synth 8-3331] design mux2 has unconnected port in0[22]
WARNING: [Synth 8-3331] design mux2 has unconnected port in0[21]
WARNING: [Synth 8-3331] design mux2 has unconnected port in0[20]
WARNING: [Synth 8-3331] design mux2 has unconnected port in0[19]
WARNING: [Synth 8-3331] design mux2 has unconnected port in0[18]
WARNING: [Synth 8-3331] design mux2 has unconnected port in0[17]
WARNING: [Synth 8-3331] design mux2 has unconnected port in0[16]
WARNING: [Synth 8-3331] design mux2 has unconnected port in1[24]
WARNING: [Synth 8-3331] design mux2 has unconnected port in1[23]
WARNING: [Synth 8-3331] design mux2 has unconnected port in1[22]
WARNING: [Synth 8-3331] design mux2 has unconnected port in1[21]
WARNING: [Synth 8-3331] design mux2 has unconnected port in1[20]
WARNING: [Synth 8-3331] design mux2 has unconnected port in1[19]
WARNING: [Synth 8-3331] design mux2 has unconnected port in1[18]
WARNING: [Synth 8-3331] design mux2 has unconnected port in1[17]
WARNING: [Synth 8-3331] design mux2 has unconnected port in1[16]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[15]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[14]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[13]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[12]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[11]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[10]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[9]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[8]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[7]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[6]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[5]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[4]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[3]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[2]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 415.613 ; gain = 156.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin d1:clk to constant 0 [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:25]
WARNING: [Synth 8-3295] tying undriven pin d1:reset to constant 0 [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:25]
WARNING: [Synth 8-3295] tying undriven pin d2:clk to constant 0 [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:26]
WARNING: [Synth 8-3295] tying undriven pin d2:reset to constant 0 [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:26]
WARNING: [Synth 8-3295] tying undriven pin d3:clk to constant 0 [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:27]
WARNING: [Synth 8-3295] tying undriven pin d3:reset to constant 0 [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:27]
WARNING: [Synth 8-3295] tying undriven pin d4:clk to constant 0 [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:28]
WARNING: [Synth 8-3295] tying undriven pin d4:reset to constant 0 [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:28]
WARNING: [Synth 8-3295] tying undriven pin count:rst to constant 0 [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:30]
WARNING: [Synth 8-3295] tying undriven pin count1:rst to constant 0 [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guessing_game.sv:31]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 415.613 ; gain = 156.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 415.613 ; gain = 156.305
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/btnC.xdc]
Finished Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/btnC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/btnC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/guessing_game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/guessing_game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/btnD.xdc]
Finished Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/btnD.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/btnD.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/guessing_game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/guessing_game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/btnU.xdc]
Finished Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/btnU.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/btnU.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/guessing_game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/guessing_game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/clock.xdc]
Finished Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/clock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/guessing_game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/guessing_game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/switches.xdc]
Finished Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/switches.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Lab10_7seg/switches.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/guessing_game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/guessing_game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Desktop/led.xdc]
Finished Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Desktop/led.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Desktop/led.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/guessing_game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/guessing_game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Desktop/sseg.xdc]
Finished Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Desktop/sseg.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Desktop/sseg.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/guessing_game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/guessing_game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Desktop/btnL.xdc]
Finished Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Desktop/btnL.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Desktop/btnL.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/guessing_game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/guessing_game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Desktop/btnR.xdc]
Finished Parsing XDC File [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Desktop/btnR.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/constrs_1/imports/Desktop/btnR.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/guessing_game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/guessing_game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 747.336 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 747.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 747.336 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 747.336 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 747.336 ; gain = 488.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 747.336 ; gain = 488.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 747.336 ; gain = 488.027
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'y_reg' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guess_FSM.sv:39]
WARNING: [Synth 8-327] inferring latch for variable 'win_reg' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guess_FSM.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'lose_reg' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guess_FSM.sv:41]
WARNING: [Synth 8-327] inferring latch for variable 'nState_reg' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guess_FSM.sv:44]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 747.336 ; gain = 488.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 4     
+---Registers : 
	               21 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     21 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module Counter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module guess_FSM 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "count/tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count1/tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count/tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count1/tick" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design guessing_game has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design guessing_game has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design guessing_game has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design guessing_game has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design guessing_game has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design guessing_game has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design guessing_game has port an[0] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design guessing_game has port dp driven by constant 0
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[15]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[14]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[13]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[12]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[11]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[10]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[9]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[8]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[7]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[6]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[5]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[4]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[3]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[2]
WARNING: [Synth 8-3331] design guessing_game has unconnected port sw[1]
WARNING: [Synth 8-3332] Sequential element (gFSM/win_reg) is unused and will be removed from module guessing_game.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gFSM/win_reg__0/Q' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guess_FSM.sv:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guess_FSM.sv:28]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guess_FSM.sv:28]
WARNING: [Synth 8-3332] Sequential element (gFSM/lose_reg) is unused and will be removed from module guessing_game.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'gFSM/lose_reg__0/Q' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guess_FSM.sv:29]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guess_FSM.sv:29]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab11_guess/Lab11_guess.srcs/sources_1/new/guess_FSM.sv:29]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 747.336 ; gain = 488.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
