# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../fib_gen.srcs/sources_1/imports/modules/FSM_Template v1_00.v" \
"../../../../fib_gen.srcs/sources_1/imports/modules/clk_2n_div_test_v1_01.v" \
"../../../../fib_gen.srcs/sources_1/imports/modules/comp_nb_v1_02.v" \
"../../../../fib_gen.srcs/sources_1/new/fib_gen_ckt.v" \
"../../../../fib_gen.srcs/sources_1/new/fib_seq.v" \
"../../../../fib_gen.srcs/sources_1/imports/modules/mux_2t1_nb_v1_04.v" \
"../../../../fib_gen.srcs/sources_1/new/output_module.v" \
"../../../../fib_gen.srcs/sources_1/imports/modules/rc_sign_changer_v1_01.v" \
"../../../../fib_gen.srcs/sources_1/imports/modules/rca_nb_v1_04.v" \
"../../../../fib_gen.srcs/sources_1/imports/modules/reg_nb_v1_03.v" \
"../../../../fib_gen.srcs/sources_1/imports/modules/univ_sseg_v1_05.v" \
"../../../../fib_gen.srcs/sources_1/new/main.v" \
"../../../../fib_gen.srcs/sources_1/imports/modules/mux_4t1_nb_v1_06.v" \
"../../../../fib_gen.srcs/sim_1/new/test_fibseq.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
