I 000047 55 13871         1405437782784 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 58 ))
	(_version va7)
	(_time 1405437782785 2014.07.15 11:23:02)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code e4e2b1b6e2b3b9f2b0b2a2beb6e2ece2e5e2b1e1b2)
	(_entity
		(_time 1405437782776)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 62 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 63 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 67 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 74 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 77 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 78 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 85 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 86 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 87 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 98 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 99 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 100 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 130 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 74 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_architecture (_string \"11011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 113 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 116 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 119 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_architecture (_uni ))))
		(_process
			(line__191(_architecture 0 0 191 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__192(_architecture 1 0 192 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__197(_architecture 2 0 197 (_assignment (_simple)(_target(13)))))
			(line__198(_architecture 3 0 198 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__201(_architecture 4 0 201 (_assignment (_simple)(_target(7)))))
			(line__202(_architecture 5 0 202 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__203(_architecture 6 0 203 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__204(_architecture 7 0 204 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 215 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 228 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 13871         1405437811415 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 58 ))
	(_version va7)
	(_time 1405437811416 2014.07.15 11:23:31)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code b6b9e3e3b2e1eba0e2e0f0ece4b0beb0b7b0e3b3e0)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 62 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 63 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 67 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 74 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 77 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 78 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 85 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 86 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 87 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 98 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 99 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 100 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 130 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 74 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_architecture (_string \"11011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 113 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 116 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 119 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_architecture (_uni ))))
		(_process
			(line__191(_architecture 0 0 191 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__192(_architecture 1 0 192 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__197(_architecture 2 0 197 (_assignment (_simple)(_target(13)))))
			(line__198(_architecture 3 0 198 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__201(_architecture 4 0 201 (_assignment (_simple)(_target(7)))))
			(line__202(_architecture 5 0 202 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__203(_architecture 6 0 203 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__204(_architecture 7 0 204 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 215 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 228 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 13871         1405437843646 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 58 ))
	(_version va7)
	(_time 1405437843647 2014.07.15 11:24:03)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 9c9b9092cdcbc18ac8cadac6ce9a949a9d9ac999ca)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 62 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 63 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 67 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 74 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 77 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 78 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 85 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 86 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 87 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 98 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 99 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 100 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 130 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 74 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_architecture (_string \"11011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 113 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 116 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 119 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_architecture (_uni ))))
		(_process
			(line__191(_architecture 0 0 191 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__192(_architecture 1 0 192 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__197(_architecture 2 0 197 (_assignment (_simple)(_target(13)))))
			(line__198(_architecture 3 0 198 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__201(_architecture 4 0 201 (_assignment (_simple)(_target(7)))))
			(line__202(_architecture 5 0 202 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__203(_architecture 6 0 203 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__204(_architecture 7 0 204 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 215 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 228 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 13871         1405437866853 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 58 ))
	(_version va7)
	(_time 1405437866854 2014.07.15 11:24:26)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 49484e4a421e145f1d1f0f131b4f414f484f1c4c1f)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 62 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 63 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 67 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 74 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 77 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 78 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 85 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 86 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 87 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 98 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 99 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 100 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 130 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 74 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_architecture (_string \"11011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 113 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 116 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 119 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_architecture (_uni ))))
		(_process
			(line__191(_architecture 0 0 191 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__192(_architecture 1 0 192 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__197(_architecture 2 0 197 (_assignment (_simple)(_target(13)))))
			(line__198(_architecture 3 0 198 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__201(_architecture 4 0 201 (_assignment (_simple)(_target(7)))))
			(line__202(_architecture 5 0 202 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__203(_architecture 6 0 203 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__204(_architecture 7 0 204 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 215 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 228 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 13871         1405437926647 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 58 ))
	(_version va7)
	(_time 1405437926648 2014.07.15 11:25:26)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code dcdf8b8f8d8b81ca888a9a868edad4daddda89d98a)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 62 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 63 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 67 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 74 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 77 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 78 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 85 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 86 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 87 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 98 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 99 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 100 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 130 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 74 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_architecture (_string \"11011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 113 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 116 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 119 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_architecture (_uni ))))
		(_process
			(line__191(_architecture 0 0 191 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__192(_architecture 1 0 192 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__197(_architecture 2 0 197 (_assignment (_simple)(_target(13)))))
			(line__198(_architecture 3 0 198 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__201(_architecture 4 0 201 (_assignment (_simple)(_target(7)))))
			(line__202(_architecture 5 0 202 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__203(_architecture 6 0 203 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__204(_architecture 7 0 204 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 215 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 228 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 13871         1405437945361 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 58 ))
	(_version va7)
	(_time 1405437945362 2014.07.15 11:25:45)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code fdf3fcacabaaa0eba9abbba7affbf5fbfcfba8f8ab)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 62 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 63 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 67 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 74 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 77 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 78 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 85 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 86 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 87 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 98 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 99 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 100 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 130 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 74 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_architecture (_string \"11011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 113 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 116 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 119 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_architecture (_uni ))))
		(_process
			(line__191(_architecture 0 0 191 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__192(_architecture 1 0 192 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__197(_architecture 2 0 197 (_assignment (_simple)(_target(13)))))
			(line__198(_architecture 3 0 198 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__201(_architecture 4 0 201 (_assignment (_simple)(_target(7)))))
			(line__202(_architecture 5 0 202 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__203(_architecture 6 0 203 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__204(_architecture 7 0 204 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 215 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 228 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 13871         1405437963576 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 58 ))
	(_version va7)
	(_time 1405437963577 2014.07.15 11:26:03)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 297a792c227e743f7d7f6f737b2f212f282f7c2c7f)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 62 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 63 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 67 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 74 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 77 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 78 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 85 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 86 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 87 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 98 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 99 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 100 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 130 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 74 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_architecture (_string \"11011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 113 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 116 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 119 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_architecture (_uni ))))
		(_process
			(line__191(_architecture 0 0 191 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__192(_architecture 1 0 192 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__197(_architecture 2 0 197 (_assignment (_simple)(_target(13)))))
			(line__198(_architecture 3 0 198 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__201(_architecture 4 0 201 (_assignment (_simple)(_target(7)))))
			(line__202(_architecture 5 0 202 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__203(_architecture 6 0 203 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__204(_architecture 7 0 204 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 215 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 228 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 13871         1405438018112 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 58 ))
	(_version va7)
	(_time 1405438018113 2014.07.15 11:26:58)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 3366353732646e256765756961353b353235663665)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 62 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 63 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 67 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 74 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 77 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 78 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 85 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 86 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 87 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 98 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 99 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 100 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 130 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 74 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_architecture (_string \"11011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 113 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 116 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 119 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_architecture (_uni ))))
		(_process
			(line__191(_architecture 0 0 191 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__192(_architecture 1 0 192 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__197(_architecture 2 0 197 (_assignment (_simple)(_target(13)))))
			(line__198(_architecture 3 0 198 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__201(_architecture 4 0 201 (_assignment (_simple)(_target(7)))))
			(line__202(_architecture 5 0 202 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__203(_architecture 6 0 203 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__204(_architecture 7 0 204 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 215 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 228 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 13871         1405438022569 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 58 ))
	(_version va7)
	(_time 1405438022570 2014.07.15 11:27:02)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 91c5969f92c6cc87c5c7d7cbc39799979097c494c7)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 62 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 63 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 67 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 74 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 77 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 78 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 85 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 86 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 87 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 98 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 99 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 100 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 130 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 74 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_architecture (_string \"11011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 113 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 116 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 119 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_architecture (_uni ))))
		(_process
			(line__191(_architecture 0 0 191 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__192(_architecture 1 0 192 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__197(_architecture 2 0 197 (_assignment (_simple)(_target(13)))))
			(line__198(_architecture 3 0 198 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__201(_architecture 4 0 201 (_assignment (_simple)(_target(7)))))
			(line__202(_architecture 5 0 202 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__203(_architecture 6 0 203 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__204(_architecture 7 0 204 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 215 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 228 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 13871         1405438043566 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 58 ))
	(_version va7)
	(_time 1405438043567 2014.07.15 11:27:23)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 9791969992c0ca81c3c1d1cdc5919f919691c292c1)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 62 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 63 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 67 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 74 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 77 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 78 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 85 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 86 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 87 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 98 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 99 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 100 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 130 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 74 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_architecture (_string \"11011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 113 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 116 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 119 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_architecture (_uni ))))
		(_process
			(line__191(_architecture 0 0 191 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__192(_architecture 1 0 192 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__197(_architecture 2 0 197 (_assignment (_simple)(_target(13)))))
			(line__198(_architecture 3 0 198 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__201(_architecture 4 0 201 (_assignment (_simple)(_target(7)))))
			(line__202(_architecture 5 0 202 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__203(_architecture 6 0 203 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__204(_architecture 7 0 204 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 215 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 228 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 5932          1405438043822 behave
(_unit VHDL (trig_chan_calc_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1405438043823 2014.07.15 11:27:23)
	(_source (\./../../source/trig_chan_calc_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code a0a6a2f6a2f7fdb6a0a4e6faf2a6a8a6a1a6f5a5f6)
	(_entity
		(_time 1405437782964)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 30 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 71 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 3)))
		)
		(_port
			((clk)(clk))
			((we)(to_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 3)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_object
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 6))))
		(_constant (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 15)))))
		(_constant (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 4)))))
		(_constant (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 4)))))
		(_constant (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 8)))))
		(_constant (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal to_we ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal trg_valid ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal axis_bit_v ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{CHANOW-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch_v ~UNSIGNED{CHANOW-1~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{7~downto~4}~13 0 66 (_architecture (5(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_architecture (5(d_3_0)))))
		(_process
			(line__89(_architecture 0 0 89 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(to_pcs(_architecture 1 0 94 (_process (_wait_for)(_target(1)(5))(_sensitivity(0))(_read(1)(5)))))
			(channel_pcs(_architecture 2 0 114 (_process (_simple)(_target(6)(7))(_sensitivity(0))(_read(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 7 -1
	)
)
I 000047 55 13871         1405438074736 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 58 ))
	(_version va7)
	(_time 1405438074737 2014.07.15 11:27:54)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 68673a69623f357e3c3e2e323a6e606e696e3d6d3e)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 62 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 63 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 67 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 74 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 77 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 78 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 85 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 86 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 87 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 98 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 99 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 100 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 130 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 74 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_architecture (_string \"11011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 113 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 116 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 119 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_architecture (_uni ))))
		(_process
			(line__191(_architecture 0 0 191 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__192(_architecture 1 0 192 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__197(_architecture 2 0 197 (_assignment (_simple)(_target(13)))))
			(line__198(_architecture 3 0 198 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__201(_architecture 4 0 201 (_assignment (_simple)(_target(7)))))
			(line__202(_architecture 5 0 202 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__203(_architecture 6 0 203 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__204(_architecture 7 0 204 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 215 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 228 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 5932          1405438074994 behave
(_unit VHDL (trig_chan_calc_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1405438074995 2014.07.15 11:27:54)
	(_source (\./../../source/trig_chan_calc_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 616f656062363c776165273b336769676067346437)
	(_entity
		(_time 1405437782964)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 30 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 71 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 3)))
		)
		(_port
			((clk)(clk))
			((we)(to_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 3)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_object
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 6))))
		(_constant (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 15)))))
		(_constant (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 4)))))
		(_constant (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 4)))))
		(_constant (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 8)))))
		(_constant (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal to_we ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal trg_valid ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal axis_bit_v ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{CHANOW-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch_v ~UNSIGNED{CHANOW-1~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{7~downto~4}~13 0 66 (_architecture (5(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_architecture (5(d_3_0)))))
		(_process
			(line__89(_architecture 0 0 89 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(to_pcs(_architecture 1 0 94 (_process (_wait_for)(_target(1)(5))(_sensitivity(0))(_read(1)(5)))))
			(channel_pcs(_architecture 2 0 114 (_process (_simple)(_target(6)(7))(_sensitivity(0))(_read(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 7 -1
	)
)
I 000047 55 13871         1405438124317 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 58 ))
	(_version va7)
	(_time 1405438124318 2014.07.15 11:28:44)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 1113141712464c074547574b431719171017441447)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 62 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 63 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 67 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 74 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 77 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 78 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 85 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 86 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 87 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 98 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 99 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 100 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 130 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 74 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_architecture (_string \"11011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 113 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 116 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 119 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_architecture (_uni ))))
		(_process
			(line__191(_architecture 0 0 191 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__192(_architecture 1 0 192 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__197(_architecture 2 0 197 (_assignment (_simple)(_target(13)))))
			(line__198(_architecture 3 0 198 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__201(_architecture 4 0 201 (_assignment (_simple)(_target(7)))))
			(line__202(_architecture 5 0 202 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__203(_architecture 6 0 203 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__204(_architecture 7 0 204 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 215 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 228 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 5932          1405438124573 behave
(_unit VHDL (trig_chan_calc_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1405438124574 2014.07.15 11:28:44)
	(_source (\./../../source/trig_chan_calc_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 0a080c0d595d571c0a0e4c50580c020c0b0c5f0f5c)
	(_entity
		(_time 1405437782964)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 30 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 71 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 3)))
		)
		(_port
			((clk)(clk))
			((we)(to_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 3)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_object
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 6))))
		(_constant (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 15)))))
		(_constant (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 4)))))
		(_constant (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 4)))))
		(_constant (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 8)))))
		(_constant (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal to_we ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal trg_valid ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal axis_bit_v ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{CHANOW-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch_v ~UNSIGNED{CHANOW-1~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{7~downto~4}~13 0 66 (_architecture (5(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_architecture (5(d_3_0)))))
		(_process
			(line__89(_architecture 0 0 89 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(to_pcs(_architecture 1 0 94 (_process (_wait_for)(_target(1)(5))(_sensitivity(0))(_read(1)(5)))))
			(channel_pcs(_architecture 2 0 114 (_process (_simple)(_target(6)(7))(_sensitivity(0))(_read(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 7 -1
	)
)
I 000047 55 13871         1405438720189 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 58 ))
	(_version va7)
	(_time 1405438720190 2014.07.15 11:38:40)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code d5d4d986d28288c38183938f87d3ddd3d4d380d083)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 62 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 63 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 67 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 74 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 77 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 78 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 85 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 86 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 87 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 98 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 99 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 100 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 130 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 74 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_architecture (_string \"11011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 113 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 116 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 119 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_architecture (_uni ))))
		(_process
			(line__191(_architecture 0 0 191 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__192(_architecture 1 0 192 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__197(_architecture 2 0 197 (_assignment (_simple)(_target(13)))))
			(line__198(_architecture 3 0 198 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__201(_architecture 4 0 201 (_assignment (_simple)(_target(7)))))
			(line__202(_architecture 5 0 202 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__203(_architecture 6 0 203 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__204(_architecture 7 0 204 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 215 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 228 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 5932          1405438720456 behave
(_unit VHDL (trig_chan_calc_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1405438720457 2014.07.15 11:38:40)
	(_source (\./../../source/trig_chan_calc_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code dedfd38d898983c8deda98848cd8d6d8dfd88bdb88)
	(_entity
		(_time 1405437782964)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 30 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 71 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 3)))
		)
		(_port
			((clk)(clk))
			((we)(to_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 3)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_object
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 6))))
		(_constant (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 15)))))
		(_constant (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 4)))))
		(_constant (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 4)))))
		(_constant (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 8)))))
		(_constant (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal to_we ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal trg_valid ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal axis_bit_v ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{CHANOW-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch_v ~UNSIGNED{CHANOW-1~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{7~downto~4}~13 0 66 (_architecture (5(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_architecture (5(d_3_0)))))
		(_process
			(line__89(_architecture 0 0 89 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(to_pcs(_architecture 1 0 94 (_process (_wait_for)(_target(1)(5))(_sensitivity(0))(_read(1)(5)))))
			(channel_pcs(_architecture 2 0 114 (_process (_simple)(_target(6)(7))(_sensitivity(0))(_read(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 7 -1
	)
)
I 000047 55 13871         1405438878475 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 58 ))
	(_version va7)
	(_time 1405438878476 2014.07.15 11:41:18)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 2b782c2e7b7c763d7f7d6d71792d232d2a2d7e2e7d)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 62 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 63 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 67 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 74 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 77 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 78 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 85 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 86 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 87 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 98 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 99 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 100 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 130 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 74 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_architecture (_string \"11011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 113 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 116 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 119 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_architecture (_uni ))))
		(_process
			(line__191(_architecture 0 0 191 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__192(_architecture 1 0 192 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__197(_architecture 2 0 197 (_assignment (_simple)(_target(13)))))
			(line__198(_architecture 3 0 198 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__201(_architecture 4 0 201 (_assignment (_simple)(_target(7)))))
			(line__202(_architecture 5 0 202 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__203(_architecture 6 0 203 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__204(_architecture 7 0 204 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 215 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 228 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 5929          1405438878744 behave
(_unit VHDL (trig_chan_calc_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1405438878745 2014.07.15 11:41:18)
	(_source (\./../../source/trig_chan_calc_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 35663531326268233531736f67333d333433603063)
	(_entity
		(_time 1405437782964)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 30 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 71 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 3)))
		)
		(_port
			((clk)(clk))
			((we)(to_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 3)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_object
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 6))))
		(_constant (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 15)))))
		(_constant (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 4)))))
		(_constant (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 4)))))
		(_constant (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 8)))))
		(_constant (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal to_we ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal trg_valid ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal axis_bit_v ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{CHANOW-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch_v ~UNSIGNED{CHANOW-1~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{7~downto~4}~13 0 66 (_architecture (5(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_architecture (5(d_3_0)))))
		(_process
			(line__89(_architecture 0 0 89 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(to_pcs(_architecture 1 0 94 (_process (_wait_for)(_target(1)(5))(_sensitivity(0))(_read(5)))))
			(channel_pcs(_architecture 2 0 114 (_process (_simple)(_target(6)(7))(_sensitivity(0))(_read(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 7 -1
	)
)
I 000047 55 13871         1405438946054 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 58 ))
	(_version va7)
	(_time 1405438946055 2014.07.15 11:42:26)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 2774712222707a317371617d75212f212621722271)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 62 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 63 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 67 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 74 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 77 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 78 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 85 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 86 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 87 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 98 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 99 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 100 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 130 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 74 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_architecture (_string \"11011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 113 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 116 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 119 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_architecture (_uni ))))
		(_process
			(line__191(_architecture 0 0 191 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__192(_architecture 1 0 192 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__197(_architecture 2 0 197 (_assignment (_simple)(_target(13)))))
			(line__198(_architecture 3 0 198 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__201(_architecture 4 0 201 (_assignment (_simple)(_target(7)))))
			(line__202(_architecture 5 0 202 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__203(_architecture 6 0 203 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__204(_architecture 7 0 204 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 215 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 228 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 5929          1405438946314 behave
(_unit VHDL (trig_chan_calc_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1405438946315 2014.07.15 11:42:26)
	(_source (\./../../source/trig_chan_calc_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 3063673432676d263037766a623638363136653566)
	(_entity
		(_time 1405437782964)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 30 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 71 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 3)))
		)
		(_port
			((clk)(clk))
			((we)(to_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 3)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_object
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 6))))
		(_constant (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 15)))))
		(_constant (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 4)))))
		(_constant (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 4)))))
		(_constant (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 8)))))
		(_constant (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal to_we ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal trg_valid ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal axis_bit_v ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{CHANOW-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch_v ~UNSIGNED{CHANOW-1~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{7~downto~4}~13 0 66 (_architecture (5(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_architecture (5(d_3_0)))))
		(_process
			(line__89(_architecture 0 0 89 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(to_pcs(_architecture 1 0 94 (_process (_wait_for)(_target(1)(5))(_sensitivity(0))(_read(5)))))
			(channel_pcs(_architecture 2 0 115 (_process (_simple)(_target(6)(7))(_sensitivity(0))(_read(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 7 -1
	)
)
I 000047 55 13871         1405438987800 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 58 ))
	(_version va7)
	(_time 1405438987801 2014.07.15 11:43:07)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 3939683d326e642f6d6f7f636b3f313f383f6c3c6f)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 62 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 63 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 67 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 74 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 77 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 78 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 85 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 86 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 87 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 98 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 99 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 100 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 130 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 74 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_architecture (_string \"11011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 113 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 116 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 119 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_architecture (_uni ))))
		(_process
			(line__191(_architecture 0 0 191 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__192(_architecture 1 0 192 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__197(_architecture 2 0 197 (_assignment (_simple)(_target(13)))))
			(line__198(_architecture 3 0 198 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__201(_architecture 4 0 201 (_assignment (_simple)(_target(7)))))
			(line__202(_architecture 5 0 202 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__203(_architecture 6 0 203 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__204(_architecture 7 0 204 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 215 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 228 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 5929          1405438988066 behave
(_unit VHDL (trig_chan_calc_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1405438988067 2014.07.15 11:43:08)
	(_source (\./../../source/trig_chan_calc_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 4242104142151f544246041810444a444344174714)
	(_entity
		(_time 1405437782964)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 30 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 71 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 3)))
		)
		(_port
			((clk)(clk))
			((we)(to_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 3)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_object
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 6))))
		(_constant (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 15)))))
		(_constant (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 4)))))
		(_constant (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 4)))))
		(_constant (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 8)))))
		(_constant (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal to_we ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal trg_valid ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal axis_bit_v ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{CHANOW-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch_v ~UNSIGNED{CHANOW-1~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{7~downto~4}~13 0 66 (_architecture (5(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_architecture (5(d_3_0)))))
		(_process
			(line__89(_architecture 0 0 89 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(to_pcs(_architecture 1 0 94 (_process (_wait_for)(_target(1)(5))(_sensitivity(0))(_read(5)))))
			(channel_pcs(_architecture 2 0 114 (_process (_simple)(_target(6)(7))(_sensitivity(0))(_read(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 7 -1
	)
)
I 000047 55 13871         1405439059782 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 58 ))
	(_version va7)
	(_time 1405439059783 2014.07.15 11:44:19)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 737d707372242e652725352921757b757275267625)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 62 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 63 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 67 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 74 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 77 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 78 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 85 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 86 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 87 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 98 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 99 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 100 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 130 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 74 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_architecture (_string \"11011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 113 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 116 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 119 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_architecture (_uni ))))
		(_process
			(line__191(_architecture 0 0 191 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__192(_architecture 1 0 192 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__197(_architecture 2 0 197 (_assignment (_simple)(_target(13)))))
			(line__198(_architecture 3 0 198 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__201(_architecture 4 0 201 (_assignment (_simple)(_target(7)))))
			(line__202(_architecture 5 0 202 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__203(_architecture 6 0 203 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__204(_architecture 7 0 204 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 215 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 228 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 6005          1405439060058 behave
(_unit VHDL (trig_chan_calc_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1405439060059 2014.07.15 11:44:20)
	(_source (\./../../source/trig_chan_calc_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 7c72707c2d2b216a7c7c3a262e7a747a7d7a29792a)
	(_entity
		(_time 1405437782964)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 30 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 71 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 3)))
		)
		(_port
			((clk)(clk))
			((we)(to_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 3)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_object
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 7))))
		(_constant (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 15)))))
		(_constant (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 4)))))
		(_constant (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 4)))))
		(_constant (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 8)))))
		(_constant (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal to_we ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal trg_valid ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal axis_bit_v ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{CHANOW-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch_v ~UNSIGNED{CHANOW-1~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{7~downto~4}~13 0 66 (_architecture (5(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_architecture (5(d_3_0)))))
		(_process
			(line__89(_architecture 0 0 89 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(tow_pcs(_architecture 1 0 94 (_process (_wait_for)(_target(1))(_sensitivity(0)))))
			(toc_pcs(_architecture 2 0 105 (_process (_target(5))(_sensitivity(0))(_read(5)))))
			(channel_pcs(_architecture 3 0 118 (_process (_simple)(_target(6)(7))(_sensitivity(0))(_read(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 8 -1
	)
)
I 000047 55 13871         1405439138254 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 58 ))
	(_version va7)
	(_time 1405439138255 2014.07.15 11:45:38)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code f8acf5a9f2afa5eeacaebea2aafef0fef9feadfdae)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 62 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 63 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 67 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 74 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 77 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 78 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 85 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 86 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 87 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 98 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 99 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 100 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 130 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 74 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_architecture (_string \"11011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 113 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 116 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 119 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_architecture (_uni ))))
		(_process
			(line__191(_architecture 0 0 191 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__192(_architecture 1 0 192 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__197(_architecture 2 0 197 (_assignment (_simple)(_target(13)))))
			(line__198(_architecture 3 0 198 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__201(_architecture 4 0 201 (_assignment (_simple)(_target(7)))))
			(line__202(_architecture 5 0 202 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__203(_architecture 6 0 203 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__204(_architecture 7 0 204 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 215 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 228 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 13871         1405439158462 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 58 ))
	(_version va7)
	(_time 1405439158463 2014.07.15 11:45:58)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code f1f7fda0f2a6ace7a5a7b7aba3f7f9f7f0f7a4f4a7)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 62 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 63 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 64 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 67 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 70 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 74 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 77 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 78 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 85 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 86 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 87 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 98 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 99 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 100 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 130 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 67 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 74 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 109 (_architecture (_string \"11011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 110 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 111 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 112 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 113 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 115 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 116 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 117 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 119 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 122 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 123 (_architecture (_uni ))))
		(_process
			(line__191(_architecture 0 0 191 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__192(_architecture 1 0 192 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__197(_architecture 2 0 197 (_assignment (_simple)(_target(13)))))
			(line__198(_architecture 3 0 198 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__201(_architecture 4 0 201 (_assignment (_simple)(_target(7)))))
			(line__202(_architecture 5 0 202 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__203(_architecture 6 0 203 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__204(_architecture 7 0 204 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 215 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 228 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 6021          1405439158718 behave
(_unit VHDL (trig_chan_calc_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1405439158719 2014.07.15 11:45:58)
	(_source (\./../../source/trig_chan_calc_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code ebede6b9bbbcb6fdebeaadb1b9ede3edeaedbeeebd)
	(_entity
		(_time 1405437782964)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 30 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 71 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 3)))
		)
		(_port
			((clk)(clk))
			((we)(to_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 3)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_object
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 7))))
		(_constant (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 15)))))
		(_constant (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 4)))))
		(_constant (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 4)))))
		(_constant (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 8)))))
		(_constant (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal to_we ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal trg_valid ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal axis_bit_v ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{CHANOW-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch_v ~UNSIGNED{CHANOW-1~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{7~downto~4}~13 0 66 (_architecture (5(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_architecture (5(d_3_0)))))
		(_process
			(line__89(_architecture 0 0 89 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(to_we_pcs(_architecture 1 0 94 (_process (_wait_for)(_target(1))(_sensitivity(0)))))
			(to_do_pcs(_architecture 2 0 105 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(channel_pcs(_architecture 3 0 117 (_process (_simple)(_target(6)(7))(_sensitivity(0))(_read(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 8 -1
	)
)
I 000047 55 13875         1405440030202 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 61 ))
	(_version va7)
	(_time 1405440030203 2014.07.15 12:00:30)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 5657545452010b400200100c04505e505750035300)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"11011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 218 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 231 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 6156          1405440030461 behave
(_unit VHDL (trig_chan_calc_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1405440030462 2014.07.15 12:00:30)
	(_source (\./../../source/trig_chan_calc_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 5f5e5c5d0b0802495f5e19050d5957595e590a5a09)
	(_entity
		(_time 1405437782964)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 30 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 71 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 3)))
		)
		(_port
			((clk)(clk))
			((we)(to_we'DELAYED~13))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 3)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_object
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 7))))
		(_constant (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 15)))))
		(_constant (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 4)))))
		(_constant (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 4)))))
		(_constant (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 8)))))
		(_constant (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal to_we ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal trg_valid ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal axis_bit_v ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{CHANOW-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch_v ~UNSIGNED{CHANOW-1~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{7~downto~4}~13 0 66 (_architecture (5(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_architecture (5(d_3_0)))))
		(_signal (_delayed to_we'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (1)(ns 4620693217682128896))))
		(_process
			(line__89(_architecture 0 0 89 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(to_we_pcs(_architecture 1 0 94 (_process (_wait_for)(_target(1))(_sensitivity(0)))))
			(to_do_pcs(_architecture 2 0 105 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(channel_pcs(_architecture 3 0 117 (_process (_simple)(_target(6)(7))(_sensitivity(0))(_read(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 8 -1
	)
)
I 000047 55 13875         1405445591136 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 61 ))
	(_version va7)
	(_time 1405445591137 2014.07.15 13:33:11)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code f6f5f3a7f2a1abe0a2a0b0aca4f0fef0f7f0a3f3a0)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"11011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 218 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 231 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 6409          1405445591400 behave
(_unit VHDL (trig_chan_calc_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1405445591401 2014.07.15 13:33:11)
	(_source (\./../../source/trig_chan_calc_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 0003070702575d160002465a520608060106550556)
	(_entity
		(_time 1405437782964)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 30 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 73 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 3)))
		)
		(_port
			((clk)(clk))
			((we)(to_we'DELAYED~13))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 3)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_object
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 7))))
		(_constant (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 15)))))
		(_constant (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 4)))))
		(_constant (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 4)))))
		(_constant (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 8)))))
		(_constant (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal to_we ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal trg_valid ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal axis_bit_v ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{CHANOW-1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch_v ~UNSIGNED{CHANOW-1~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal shift ~STD_LOGIC_VECTOR{2~downto~0}~13 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{7~downto~4}~13 0 68 (_architecture (5(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{3~downto~0}~13 0 69 (_architecture (5(d_3_0)))))
		(_signal (_delayed to_we'DELAYED~13 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (1)(ns 4620693217682128896))))
		(_process
			(line__91(_architecture 0 0 91 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(to_we_pcs(_architecture 1 0 96 (_process (_wait_for)(_target(1))(_sensitivity(0)))))
			(to_do_pcs(_architecture 2 0 107 (_process (_simple)(_target(5))(_sensitivity(0))(_read(1)(5)))))
			(channel_pcs(_architecture 3 0 119 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0))(_read(1)(8(d_2_1))(9)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 8 -1
	)
)
I 000047 55 13875         1405445737643 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 61 ))
	(_version va7)
	(_time 1405445737644 2014.07.15 13:35:37)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 4a4a1b49191d175c1e1c0c10184c424c4b4c1f4f1c)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"11011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 218 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 231 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 6122          1405445737961 behave
(_unit VHDL (trig_chan_calc_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1405445737962 2014.07.15 13:35:37)
	(_source (\./../../source/trig_chan_calc_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 9292c09c92c5cf849291d4c8c0949a949394c797c4)
	(_entity
		(_time 1405437782964)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 30 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 3)))
		)
		(_port
			((clk)(clk))
			((we)(to_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 3)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_object
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 7))))
		(_constant (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 15)))))
		(_constant (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 4)))))
		(_constant (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 4)))))
		(_constant (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 8)))))
		(_constant (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal to_we ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal trg_valid ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_signal (_internal to_ce ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal axis_bit_v ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{CHANOW-1~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch_v ~UNSIGNED{CHANOW-1~downto~0}~13 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{7~downto~4}~13 0 67 (_architecture (6(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{3~downto~0}~13 0 68 (_architecture (6(d_3_0)))))
		(_process
			(line__90(_architecture 0 0 90 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(to_we_pcs(_architecture 1 0 95 (_process (_wait_for)(_target(1)(5))(_sensitivity(0)))))
			(to_do_pcs(_architecture 2 0 106 (_process (_simple)(_target(1)(6))(_sensitivity(0))(_read(5)(6)))))
			(channel_pcs(_architecture 3 0 119 (_process (_simple)(_target(7)(8))(_sensitivity(0))(_read(9)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 8 -1
	)
)
I 000047 55 13875         1405445781916 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 61 ))
	(_version va7)
	(_time 1405445781917 2014.07.15 13:36:21)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 4b4e1d481b1c165d1f1d0d11194d434d4a4d1e4e1d)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"11011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 218 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 231 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 6119          1405445782176 behave
(_unit VHDL (trig_chan_calc_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1405445782177 2014.07.15 13:36:22)
	(_source (\./../../source/trig_chan_calc_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 45401246421218534546031f17434d434443104013)
	(_entity
		(_time 1405437782964)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 30 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 3)))
		)
		(_port
			((clk)(clk))
			((we)(to_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 3)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_object
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 7))))
		(_constant (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 15)))))
		(_constant (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 4)))))
		(_constant (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 4)))))
		(_constant (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 8)))))
		(_constant (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal to_we ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal trg_valid ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_signal (_internal to_ce ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal axis_bit_v ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{CHANOW-1~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch_v ~UNSIGNED{CHANOW-1~downto~0}~13 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{7~downto~4}~13 0 67 (_architecture (6(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{3~downto~0}~13 0 68 (_architecture (6(d_3_0)))))
		(_process
			(line__90(_architecture 0 0 90 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(to_we_pcs(_architecture 1 0 95 (_process (_wait_for)(_target(5))(_sensitivity(0)))))
			(to_do_pcs(_architecture 2 0 106 (_process (_simple)(_target(1)(6))(_sensitivity(0))(_read(5)(6)))))
			(channel_pcs(_architecture 3 0 119 (_process (_simple)(_target(7)(8))(_sensitivity(0))(_read(9)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 8 -1
	)
)
I 000047 55 13875         1405446576807 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 61 ))
	(_version va7)
	(_time 1405446576808 2014.07.15 13:49:36)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 8182d68e82d6dc97d5d7c7dbd38789878087d484d7)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 218 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 231 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 6119          1405446577069 behave
(_unit VHDL (trig_chan_calc_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1405446577070 2014.07.15 13:49:37)
	(_source (\./../../source/trig_chan_calc_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 8b88db84dbdcd69d8b88cdd1d98d838d8a8dde8edd)
	(_entity
		(_time 1405437782964)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 30 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 3)))
		)
		(_port
			((clk)(clk))
			((we)(to_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 3)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_object
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 7))))
		(_constant (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 15)))))
		(_constant (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 4)))))
		(_constant (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 4)))))
		(_constant (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 8)))))
		(_constant (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal to_we ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal trg_valid ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_signal (_internal to_ce ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal axis_bit_v ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{CHANOW-1~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch_v ~UNSIGNED{CHANOW-1~downto~0}~13 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{7~downto~4}~13 0 67 (_architecture (6(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{3~downto~0}~13 0 68 (_architecture (6(d_3_0)))))
		(_process
			(line__90(_architecture 0 0 90 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(to_we_pcs(_architecture 1 0 95 (_process (_wait_for)(_target(5))(_sensitivity(0)))))
			(to_do_pcs(_architecture 2 0 106 (_process (_simple)(_target(1)(6))(_sensitivity(0))(_read(5)(6)))))
			(channel_pcs(_architecture 3 0 119 (_process (_simple)(_target(7)(8))(_sensitivity(0))(_read(9)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 8 -1
	)
)
I 000047 55 13875         1405447303918 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 61 ))
	(_version va7)
	(_time 1405447303919 2014.07.15 14:01:43)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code f1f0f1a0f2a6ace7a5a7b7aba3f7f9f7f0f7a4f4a7)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 218 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 231 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 6119          1405447304300 behave
(_unit VHDL (trig_chan_calc_tb 0 23 (behave 0 26 ))
	(_version va7)
	(_time 1405447304301 2014.07.15 14:01:44)
	(_source (\./../../source/trig_chan_calc_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	(_parameters dbg)
	(_code 68696a69623f357e686b2e323a6e606e696e3d6d3e)
	(_entity
		(_time 1405437782964)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(MATH_REAL)))
	)
	(_component
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 30 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 33 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 39 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 40 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 43 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 72 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 3)))
		)
		(_port
			((clk)(clk))
			((we)(to_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 3)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_object
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 48 (_architecture (_code 7))))
		(_constant (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 15)))))
		(_constant (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 4)))))
		(_constant (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 4)))))
		(_constant (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 8)))))
		(_constant (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal to_we ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal trg_valid ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_signal (_internal to_ce ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal axis_bit_v ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{CHANOW-1~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch_v ~UNSIGNED{CHANOW-1~downto~0}~13 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{7~downto~4}~13 0 67 (_architecture (6(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{3~downto~0}~13 0 68 (_architecture (6(d_3_0)))))
		(_process
			(line__90(_architecture 0 0 90 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(to_we_pcs(_architecture 1 0 95 (_process (_wait_for)(_target(5))(_sensitivity(0)))))
			(to_do_pcs(_architecture 2 0 106 (_process (_simple)(_target(1)(6))(_sensitivity(0))(_read(5)(6)))))
			(channel_pcs(_architecture 3 0 119 (_process (_simple)(_target(7)(8))(_sensitivity(0))(_read(9)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 8 -1
	)
)
I 000047 55 13875         1405449680838 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 61 ))
	(_version va7)
	(_time 1405449680839 2014.07.15 14:41:20)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 4b1d1e481b1c165d1f1d0d11194d434d4a4d1e4e1d)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 218 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 231 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 13875         1405449717757 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 61 ))
	(_version va7)
	(_time 1405449717758 2014.07.15 14:41:57)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 888cdd8782dfd59edcdeced2da8e808e898edd8dde)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 218 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 231 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 13875         1405449752299 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 61 ))
	(_version va7)
	(_time 1405449752300 2014.07.15 14:42:32)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 7327767372242e652725352921757b757275267625)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 218 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 231 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 6193          1405449752556 behave
(_unit VHDL (trig_chan_calc_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1405449752557 2014.07.15 14:42:32)
	(_source (\./../../source/trig_chan_calc_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 7c287a7c2d2b216a7c2d3a262e7a747a7d7a29792a)
	(_entity
		(_time 1405449717879)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 30 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 37 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 71 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 3)))
		)
		(_port
			((clk)(clk))
			((we)(to_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 3)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_object
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 45 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 46 (_architecture (_code 7))))
		(_constant (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 15)))))
		(_constant (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 4)))))
		(_constant (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 4)))))
		(_constant (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 8)))))
		(_constant (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal to_we ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal trg_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 57 (_architecture (_uni ))))
		(_signal (_internal to_ce ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal axis_bit_v ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{CHANOW-1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch_v ~UNSIGNED{CHANOW-1~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{7~downto~4}~13 0 66 (_architecture (6(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_architecture (6(d_3_0)))))
		(_process
			(line__89(_architecture 0 0 89 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(to_we_pcs(_architecture 1 0 94 (_process (_wait_for)(_target(5))(_sensitivity(0)))))
			(to_do_pcs(_architecture 2 0 105 (_process (_simple)(_target(1)(6))(_sensitivity(0))(_read(5)(6)))))
			(verify_pcs(_architecture 3 0 119 (_process (_simple)(_target(7)(8)(9))(_sensitivity(0))(_read(2)(4)(8)(10)(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 8 -1
	)
)
I 000047 55 13875         1405449868014 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 61 ))
	(_version va7)
	(_time 1405449868015 2014.07.15 14:44:28)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 7d727c7d2b2a206b292b3b272f7b757b7c7b28782b)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 218 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 231 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 6193          1405449868274 behave
(_unit VHDL (trig_chan_calc_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1405449868275 2014.07.15 14:44:28)
	(_source (\./../../source/trig_chan_calc_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 8689848982d1db9086d7c0dcd4808e808780d383d0)
	(_entity
		(_time 1405449717879)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 30 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 37 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 71 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 3)))
		)
		(_port
			((clk)(clk))
			((we)(to_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 3)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_object
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 45 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 46 (_architecture (_code 7))))
		(_constant (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 15)))))
		(_constant (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 4)))))
		(_constant (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 4)))))
		(_constant (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 8)))))
		(_constant (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal to_we ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal trg_valid ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 57 (_architecture (_uni ))))
		(_signal (_internal to_ce ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal to_dout ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal axis_bit_v ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{CHANOW-1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch_v ~UNSIGNED{CHANOW-1~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~4}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 4))))))
		(_signal (_alias to_ln ~STD_LOGIC_VECTOR{7~downto~4}~13 0 66 (_architecture (6(d_7_4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_alias to_ch ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67 (_architecture (6(d_3_0)))))
		(_process
			(line__89(_architecture 0 0 89 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(to_we_pcs(_architecture 1 0 94 (_process (_wait_for)(_target(5))(_sensitivity(0)))))
			(to_do_pcs(_architecture 2 0 105 (_process (_simple)(_target(1)(6))(_sensitivity(0))(_read(5)(6)))))
			(verify_pcs(_architecture 3 0 119 (_process (_simple)(_target(7)(8)(9))(_sensitivity(0))(_read(2)(4)(8)(10)(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 8 -1
	)
)
I 000047 55 13875         1405450904666 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 61 ))
	(_version va7)
	(_time 1405450904667 2014.07.15 15:01:44)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 2d2f2e287b7a703b797b6b777f2b252b2c2b78287b)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 218 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 231 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 5995          1405450904929 behave
(_unit VHDL (trig_chan_calc_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1405450904930 2014.07.15 15:01:44)
	(_source (\./../../source/trig_chan_calc_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 36343a3232616b20393b706c64303e303730633360)
	(_entity
		(_time 1405449717879)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 30 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 37 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 73 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 3)))
		)
		(_port
			((clk)(clk))
			((we)(to_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 3)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_object
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 45 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 46 (_architecture (_code 7))))
		(_constant (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 15)))))
		(_constant (_internal NUM_LANE ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 10)))))
		(_constant (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 4)))))
		(_constant (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 4)))))
		(_constant (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 8)))))
		(_constant (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal to_we ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal trg_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 58 (_architecture (_uni ))))
		(_signal (_internal to_ce ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal to_ln ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal to_ch ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62 (_architecture (_uni ))))
		(_signal (_internal axis_bit_v ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{CHANOW-1~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch_v ~UNSIGNED{CHANOW-1~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_process
			(line__91(_architecture 0 0 91 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(to_we_pcs(_architecture 1 0 96 (_process (_wait_for)(_target(5))(_sensitivity(0)))))
			(to_do_pcs(_architecture 2 0 107 (_process (_simple)(_target(1)(6)(7))(_sensitivity(0))(_read(5)(6)(7)))))
			(verify_pcs(_architecture 3 0 130 (_process (_simple)(_target(8)(9)(10))(_sensitivity(0))(_read(2)(4)(6)(7)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 8 -1
	)
)
I 000047 55 13875         1405450980316 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 61 ))
	(_version va7)
	(_time 1405450980317 2014.07.15 15:03:00)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code aaaafbfcf9fdf7bcfefcecf0f8aca2acabacffaffc)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 218 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 231 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 6027          1405450980585 behave
(_unit VHDL (trig_chan_calc_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1405450980586 2014.07.15 15:03:00)
	(_source (\./../../source/trig_chan_calc_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code b3b3e1e6b2e4eea5bcbef5e9e1b5bbb5b2b5e6b6e5)
	(_entity
		(_time 1405449717879)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 30 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 37 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 73 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 3)))
		)
		(_port
			((clk)(clk))
			((we)(to_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 3)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_object
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 45 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 46 (_architecture (_code 7))))
		(_constant (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 15)))))
		(_constant (_internal NUM_LANE ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 10)))))
		(_constant (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 4)))))
		(_constant (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 4)))))
		(_constant (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 8)))))
		(_constant (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal to_we ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal trg_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 58 (_architecture (_uni ))))
		(_signal (_internal to_ce ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal to_ln ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal to_ch ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal axis_bit_v ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{CHANOW-1~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch_v ~UNSIGNED{CHANOW-1~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_process
			(line__91(_architecture 0 0 91 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(to_we_pcs(_architecture 1 0 96 (_process (_wait_for)(_target(5))(_sensitivity(0)))))
			(to_do_pcs(_architecture 2 0 107 (_process (_simple)(_target(1)(6)(7))(_sensitivity(0))(_read(5)(6)(7)))))
			(verify_pcs(_architecture 3 0 130 (_process (_simple)(_target(8)(9)(10))(_sensitivity(0))(_read(2)(4)(6)(7)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 8 -1
	)
)
I 000047 55 13875         1405451584013 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 61 ))
	(_version va7)
	(_time 1405451584014 2014.07.15 15:13:04)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 05500402025258135153435f57030d030403500053)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 218 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 231 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 6027          1405451584275 behave
(_unit VHDL (trig_chan_calc_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1405451584276 2014.07.15 15:13:04)
	(_source (\./../../source/trig_chan_calc_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0e5b0c0959595318010348545c0806080f085b0b58)
	(_entity
		(_time 1405449717879)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 30 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 37 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 73 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 3)))
		)
		(_port
			((clk)(clk))
			((we)(to_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 3)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_object
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 45 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 46 (_architecture (_code 7))))
		(_constant (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 15)))))
		(_constant (_internal NUM_LANE ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 10)))))
		(_constant (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 4)))))
		(_constant (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 4)))))
		(_constant (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 8)))))
		(_constant (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal to_we ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal trg_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 58 (_architecture (_uni ))))
		(_signal (_internal to_ce ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal to_ln ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal to_ch ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal axis_bit_v ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{CHANOW-1~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch_v ~UNSIGNED{CHANOW-1~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_process
			(line__91(_architecture 0 0 91 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(to_we_pcs(_architecture 1 0 96 (_process (_wait_for)(_target(5))(_sensitivity(0)))))
			(to_do_pcs(_architecture 2 0 107 (_process (_simple)(_target(1)(6)(7))(_sensitivity(0))(_read(5)(6)(7)))))
			(verify_pcs(_architecture 3 0 130 (_process (_simple)(_target(8)(9)(10))(_sensitivity(0))(_read(2)(4)(6)(7)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 8 -1
	)
)
I 000047 55 13875         1405451736273 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 61 ))
	(_version va7)
	(_time 1405451736274 2014.07.15 15:15:36)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code d6d1d585d2818bc08280908c84d0ded0d7d083d380)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 218 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 231 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 6033          1405451736539 behave
(_unit VHDL (trig_chan_calc_tb 0 21 (behave 0 24 ))
	(_version va7)
	(_time 1405451736540 2014.07.15 15:15:36)
	(_source (\./../../source/trig_chan_calc_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code dfd8d38c8b8882c9d0d299858dd9d7d9ded98ada89)
	(_entity
		(_time 1405449717879)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 28 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 30 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 37 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 38 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 41 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 73 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 3)))
		)
		(_port
			((clk)(clk))
			((we)(to_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 3)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_object
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 45 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 46 (_architecture (_code 7))))
		(_constant (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 47 (_architecture ((i 15)))))
		(_constant (_internal NUM_LANE ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 10)))))
		(_constant (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 4)))))
		(_constant (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 4)))))
		(_constant (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 8)))))
		(_constant (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal to_we ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal trg_valid ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 58 (_architecture (_uni ))))
		(_signal (_internal to_ce ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal to_ln ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal to_ch ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal axis_bit_v ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{CHANOW-1~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch_v ~UNSIGNED{CHANOW-1~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_process
			(line__91(_architecture 0 0 91 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(to_we_pcs(_architecture 1 0 96 (_process (_wait_for)(_target(5))(_sensitivity(0)))))
			(to_do_pcs(_architecture 2 0 107 (_process (_simple)(_target(1)(6)(7))(_sensitivity(0))(_read(5)(6)(7)))))
			(verify_pcs(_architecture 3 0 130 (_process (_simple)(_target(8)(9)(10))(_sensitivity(0))(_read(2)(3)(4)(6)(7)(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 8 -1
	)
)
I 000047 55 13875         1405543246363 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 61 ))
	(_version va7)
	(_time 1405543246364 2014.07.16 16:40:46)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 0355050402545e155005455951050b050205560655)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 222 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 239 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
I 000047 55 6033          1405543246632 behave
(_unit VHDL (trig_chan_calc_tb 0 21 (behave 0 25 ))
	(_version va7)
	(_time 1405543246633 2014.07.16 16:40:46)
	(_source (\./../../source/trig_chan_calc_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 0c5a0b0b5d5b511a03004a565e0a040a0d0a59095a)
	(_entity
		(_time 1405449717879)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 30 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 38 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 39 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 3)))
		)
		(_port
			((clk)(clk))
			((we)(to_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 3)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_object
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 46 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 47 (_architecture (_code 7))))
		(_constant (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 15)))))
		(_constant (_internal NUM_LANE ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 10)))))
		(_constant (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 4)))))
		(_constant (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 4)))))
		(_constant (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 8)))))
		(_constant (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal to_we ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal trg_valid ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_signal (_internal to_ce ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal to_ln ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal to_ch ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal axis_bit_v ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{CHANOW-1~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch_v ~UNSIGNED{CHANOW-1~downto~0}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_process
			(line__93(_architecture 0 0 93 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(to_we_pcs(_architecture 1 0 98 (_process (_wait_for)(_target(5))(_sensitivity(0)))))
			(to_do_pcs(_architecture 2 0 109 (_process (_simple)(_target(1)(6)(7))(_sensitivity(0))(_read(5)(6)(7)))))
			(verify_pcs(_architecture 3 0 132 (_process (_simple)(_target(8)(9)(10))(_sensitivity(0))(_read(2)(3)(4)(6)(7)(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 8 -1
	)
)
V 000047 55 13875         1405543331387 behave
(_unit VHDL (trig_chan_calc 0 40 (behave 0 61 ))
	(_version va7)
	(_time 1405543331388 2014.07.16 16:42:11)
	(_source (\./../../../source/trig_chan_calc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_parameters dbg)
	(_code 2f7d7e2a7b7872397c2969757d2927292e297a2a79)
	(_entity
		(_time 1405437782775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	)
	(_component
		(DSP48A1
			(_object
				(_generic (_internal A0REG ~extSTD.STANDARD.INTEGER 0 65 (_entity -1 ((i 0)))))
				(_generic (_internal A1REG ~extSTD.STANDARD.INTEGER 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal B0REG ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal B1REG ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINREG ~extSTD.STANDARD.INTEGER 0 69 (_entity -1 ((i 1)))))
				(_generic (_internal CARRYINSEL ~STRING~13 0 70 (_entity -1 (_string \"OPMODE5"\))))
				(_generic (_internal CARRYOUTREG ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 1)))))
				(_generic (_internal CREG ~extSTD.STANDARD.INTEGER 0 72 (_entity -1 ((i 1)))))
				(_generic (_internal DREG ~extSTD.STANDARD.INTEGER 0 73 (_entity -1 ((i 1)))))
				(_generic (_internal MREG ~extSTD.STANDARD.INTEGER 0 74 (_entity -1 ((i 1)))))
				(_generic (_internal OPMODEREG ~extSTD.STANDARD.INTEGER 0 75 (_entity -1 ((i 1)))))
				(_generic (_internal PREG ~extSTD.STANDARD.INTEGER 0 76 (_entity -1 ((i 1)))))
				(_generic (_internal RSTTYPE ~STRING~131 0 77 (_entity -1 (_string \"SYNC"\))))
				(_port (_internal BCOUT ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal CARRYOUT ~extieee.std_logic_1164.STD_ULOGIC 0 80 (_entity (_out ))))
				(_port (_internal CARRYOUTF ~extieee.std_logic_1164.STD_ULOGIC 0 81 (_entity (_out ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal P ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal PCOUT ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_entity (_out ))))
				(_port (_internal A ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_entity (_in ))))
				(_port (_internal CARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 88 (_entity (_in ((i 6))))))
				(_port (_internal CEA ~extieee.std_logic_1164.STD_ULOGIC 0 89 (_entity (_in ))))
				(_port (_internal CEB ~extieee.std_logic_1164.STD_ULOGIC 0 90 (_entity (_in ))))
				(_port (_internal CEC ~extieee.std_logic_1164.STD_ULOGIC 0 91 (_entity (_in ))))
				(_port (_internal CECARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 92 (_entity (_in ))))
				(_port (_internal CED ~extieee.std_logic_1164.STD_ULOGIC 0 93 (_entity (_in ))))
				(_port (_internal CEM ~extieee.std_logic_1164.STD_ULOGIC 0 94 (_entity (_in ))))
				(_port (_internal CEOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 95 (_entity (_in ))))
				(_port (_internal CEP ~extieee.std_logic_1164.STD_ULOGIC 0 96 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_ULOGIC 0 97 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_entity (_in ))))
				(_port (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_entity (_in ))))
				(_port (_internal PCIN ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_entity (_in ((_others(i 6)))))))
				(_port (_internal RSTA ~extieee.std_logic_1164.STD_ULOGIC 0 101 (_entity (_in ))))
				(_port (_internal RSTB ~extieee.std_logic_1164.STD_ULOGIC 0 102 (_entity (_in ))))
				(_port (_internal RSTC ~extieee.std_logic_1164.STD_ULOGIC 0 103 (_entity (_in ))))
				(_port (_internal RSTCARRYIN ~extieee.std_logic_1164.STD_ULOGIC 0 104 (_entity (_in ))))
				(_port (_internal RSTD ~extieee.std_logic_1164.STD_ULOGIC 0 105 (_entity (_in ))))
				(_port (_internal RSTM ~extieee.std_logic_1164.STD_ULOGIC 0 106 (_entity (_in ))))
				(_port (_internal RSTOPMODE ~extieee.std_logic_1164.STD_ULOGIC 0 107 (_entity (_in ))))
				(_port (_internal RSTP ~extieee.std_logic_1164.STD_ULOGIC 0 108 (_entity (_in ))))
			)
		)
	)
	(_instantiation DSP48A1_inst 0 133 (_component DSP48A1 )
		(_generic
			((A0REG)((i 0)))
			((A1REG)((i 0)))
			((B0REG)((i 1)))
			((B1REG)((i 0)))
			((CARRYINREG)((i 0)))
			((CARRYINSEL)(_string \"OPMODE5"\))
			((CARRYOUTREG)((i 0)))
			((CREG)((i 1)))
			((DREG)((i 1)))
			((MREG)((i 1)))
			((OPMODEREG)((i 0)))
			((PREG)((i 1)))
			((RSTTYPE)(_string \"SYNC"\))
		)
		(_port
			((BCOUT)(_open))
			((CARRYOUT)(_open))
			((CARRYOUTF)(_open))
			((M)(_open))
			((P)(p))
			((PCOUT)(_open))
			((A)(a))
			((B)(b))
			((C)(c))
			((CARRYIN)((i 2)))
			((CEA)((i 3)))
			((CEB)((i 3)))
			((CEC)((i 3)))
			((CECARRYIN)((i 2)))
			((CED)((i 3)))
			((CEM)((i 3)))
			((CEOPMODE)((i 3)))
			((CEP)((i 3)))
			((CLK)(clk))
			((D)(d))
			((OPMODE)(((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))))
			((PCIN)(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))
			((RSTA)((i 2)))
			((RSTB)((i 2)))
			((RSTC)((i 2)))
			((RSTCARRYIN)((i 2)))
			((RSTD)((i 2)))
			((RSTM)((i 2)))
			((RSTOPMODE)((i 2)))
			((RSTP)((i 2)))
		)
		(_use (_entity unisim DSP48A1)
			(_generic
				((A0REG)((i 0)))
				((A1REG)((i 0)))
				((B0REG)((i 1)))
				((B1REG)((i 0)))
				((CARRYINREG)((i 0)))
				((CARRYINSEL)(_string \"OPMODE5"\))
				((CARRYOUTREG)((i 0)))
				((CREG)((i 1)))
				((DREG)((i 1)))
				((MREG)((i 1)))
				((OPMODEREG)((i 0)))
				((PREG)((i 1)))
				((RSTTYPE)(_string \"SYNC"\))
			)
			(_port
				((BCOUT)(BCOUT))
				((CARRYOUT)(CARRYOUT))
				((CARRYOUTF)(CARRYOUTF))
				((M)(M))
				((P)(P))
				((PCOUT)(PCOUT))
				((A)(A))
				((B)(B))
				((C)(C))
				((CARRYIN)(CARRYIN))
				((CEA)(CEA))
				((CEB)(CEB))
				((CEC)(CEC))
				((CECARRYIN)(CECARRYIN))
				((CED)(CED))
				((CEM)(CEM))
				((CEOPMODE)(CEOPMODE))
				((CEP)(CEP))
				((CLK)(CLK))
				((D)(D))
				((OPMODE)(OPMODE))
				((PCIN)(PCIN))
				((RSTA)(RSTA))
				((RSTB)(RSTB))
				((RSTC)(RSTC))
				((RSTCARRYIN)(RSTCARRYIN))
				((RSTD)(RSTD))
				((RSTM)(RSTM))
				((RSTOPMODE)(RSTOPMODE))
				((RSTP)(RSTP))
			)
		)
	)
	(_object
		(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 42 (_entity )))
		(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 43 (_entity )))
		(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 44 (_entity )))
		(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 45 (_entity )))
		(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity )))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in )(_event))))
		(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~12 0 51 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~12 0 52 (_entity (_in ))))
		(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~12 0 55 (_entity (_out ))))
		(_type (_internal ~STRING~13 0 70 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 77 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{35~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 35)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~133 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~135 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~137 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~139 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1311 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1313 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal OPMODE ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 112 (_architecture (_string \"01011101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal ONE18 ~STD_LOGIC_VECTOR{17~downto~0}~1317 0 113 (_architecture (_string \"000000000000000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_constant (_internal SIX18 ~STD_LOGIC_VECTOR{17~downto~0}~1319 0 114 (_architecture (_string \"000000000000000110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_constant (_internal ZERO48 ~STD_LOGIC_VECTOR{47~downto~0}~1321 0 115 (_architecture (_string \"000000000000000000000000000000000000000000000000"\))))
		(_constant (_internal PIPEDLY ~extSTD.STANDARD.INTEGER 0 116 (_architecture ((i 3)))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 118 (_architecture (_uni ))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 119 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 47)(i 0))))))
		(_signal (_internal c ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 120 (_architecture (_uni ))))
		(_signal (_internal d ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 121 (_architecture (_uni ))))
		(_signal (_internal p ~STD_LOGIC_VECTOR{47~downto~0}~1325 0 122 (_architecture (_uni ))))
		(_signal (_internal b_d0 ~STD_LOGIC_VECTOR{17~downto~0}~1323 0 124 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 13 )(i 0))))))
		(_signal (_internal lane_cval ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 125 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal valid_shift ~STD_LOGIC_VECTOR{PIPEDLY-1~downto~0}~13 0 126 (_architecture (_uni ))))
		(_process
			(line__194(_architecture 0 0 194 (_assignment (_simple)(_alias((valid)(valid_shift(0))))(_simpleassign BUF)(_target(4))(_sensitivity(14(0))))))
			(line__195(_architecture 1 0 195 (_assignment (_simple)(_target(6))(_sensitivity(11(_range 14)))(_read(11(_range 15))))))
			(line__200(_architecture 2 0 200 (_assignment (_simple)(_target(13)))))
			(line__201(_architecture 3 0 201 (_assignment (_simple)(_target(12))(_sensitivity(13)(2)))))
			(line__204(_architecture 4 0 204 (_assignment (_simple)(_target(7)))))
			(line__205(_architecture 5 0 205 (_assignment (_simple)(_alias((b)(b_d0)))(_target(8))(_sensitivity(12)))))
			(line__206(_architecture 6 0 206 (_assignment (_simple)(_target(9))(_sensitivity(3)))))
			(line__207(_architecture 7 0 207 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
			(mux_pcs(_architecture 8 0 222 (_process (_simple)(_target(5))(_sensitivity(0))(_read(13)(2)))))
			(valid_pcs(_architecture 9 0 239 (_process (_simple)(_target(14))(_sensitivity(0))(_read(14(d_2_1))(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 16 -1
	)
)
V 000047 55 6033          1405543331640 behave
(_unit VHDL (trig_chan_calc_tb 0 21 (behave 0 25 ))
	(_version va7)
	(_time 1405543331641 2014.07.16 16:42:11)
	(_source (\./../../source/trig_chan_calc_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_parameters dbg)
	(_code 297b7b2c227e743f267e6f737b2f212f282f7c2c7f)
	(_entity
		(_time 1405449717879)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(trig_chan_calc
			(_object
				(_generic (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 29 (_entity -1 )))
				(_generic (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 30 (_entity -1 )))
				(_generic (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 31 (_entity -1 )))
				(_generic (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 32 (_entity -1 )))
				(_generic (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity -1 )))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal lane ~STD_LOGIC_VECTOR{LANEIW-1~downto~0}~13 0 38 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal chan ~STD_LOGIC_VECTOR{CHANIW-1~downto~0}~13 0 39 (_entity (_in ))))
				(_port (_internal valid ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal trig_chan ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~13 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 75 (_component trig_chan_calc )
		(_generic
			((NUM_CHAN)((i 15)))
			((LANEIW)((i 4)))
			((CHANIW)((i 4)))
			((CHANOW)((i 8)))
			((AXIS_VAL)((i 3)))
		)
		(_port
			((clk)(clk))
			((we)(to_we))
			((lane)(to_ln))
			((chan)(to_ch))
			((valid)(trg_valid))
			((axis_bit)(axis_bit))
			((trig_chan)(trg_ch))
		)
		(_use (_entity . trig_chan_calc)
			(_generic
				((NUM_CHAN)((i 15)))
				((LANEIW)((i 4)))
				((CHANIW)((i 4)))
				((CHANOW)((i 8)))
				((AXIS_VAL)((i 3)))
			)
			(_port
				((clk)(clk))
				((we)(we))
				((lane)(lane))
				((chan)(chan))
				((valid)(valid))
				((axis_bit)(axis_bit))
				((trig_chan)(trig_chan))
			)
		)
	)
	(_object
		(_constant (_internal CKPER ~extSTD.STANDARD.TIME 0 46 (_architecture ((ns 4620693217682128896)))))
		(_constant (_internal CKHPER ~extSTD.STANDARD.TIME 0 47 (_architecture (_code 7))))
		(_constant (_internal NUM_CHAN ~extSTD.STANDARD.INTEGER 0 48 (_architecture ((i 15)))))
		(_constant (_internal NUM_LANE ~extSTD.STANDARD.INTEGER 0 49 (_architecture ((i 10)))))
		(_constant (_internal LANEIW ~extSTD.STANDARD.INTEGER 0 50 (_architecture ((i 4)))))
		(_constant (_internal CHANIW ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 4)))))
		(_constant (_internal CHANOW ~extSTD.STANDARD.INTEGER 0 52 (_architecture ((i 8)))))
		(_constant (_internal AXIS_VAL ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture ((i 3)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 2)))(_event))))
		(_signal (_internal to_we ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal trg_valid ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal axis_bit ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch ~STD_LOGIC_VECTOR{CHANOW-1~downto~0}~132 0 59 (_architecture (_uni ))))
		(_signal (_internal to_ce ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal to_ln ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal to_ch ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal axis_bit_v ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{CHANOW-1~downto~0}~13 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal trg_ch_v ~UNSIGNED{CHANOW-1~downto~0}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal invalid ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_process
			(line__93(_architecture 0 0 93 (_assignment (_simple)(_target(0))(_sensitivity(0)))))
			(to_we_pcs(_architecture 1 0 98 (_process (_wait_for)(_target(5))(_sensitivity(0)))))
			(to_do_pcs(_architecture 2 0 111 (_process (_simple)(_target(1)(6)(7))(_sensitivity(0))(_read(5)(6)(7)))))
			(verify_pcs(_architecture 3 0 134 (_process (_simple)(_target(8)(9)(10))(_sensitivity(0))(_read(2)(3)(4)(6)(7)(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behave 8 -1
	)
)
