Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Feb 17 17:07:05 2024
| Host         : ALEXIVENSKY1668 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.965        0.000                      0                 1904        0.054        0.000                      0                 1904        4.020        0.000                       0                   851  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.965        0.000                      0                 1395        0.054        0.000                      0                 1395        4.020        0.000                       0                   679  
clk_fpga_1          3.676        0.000                      0                  337        0.054        0.000                      0                  337        9.500        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0          5.310        0.000                      0                   32        0.345        0.000                      0                   32  
clk_fpga_0    clk_fpga_1          5.620        0.000                      0                   64        0.054        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_1               3.221        0.000                      0                  172        0.083        0.000                      0                  172  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.773ns  (logic 1.318ns (19.461%)  route 5.455ns (80.539%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y91         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDSE (Prop_fdse_C_Q)         0.419     3.411 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.038     4.449    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X29Y90         LUT5 (Prop_lut5_I2_O)        0.325     4.774 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.586     5.360    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y87         LUT6 (Prop_lut6_I4_O)        0.326     5.686 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.626     6.312    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X30Y89         LUT5 (Prop_lut5_I1_O)        0.124     6.436 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[1]_i_1/O
                         net (fo=31, routed)          1.152     7.587    design_1_i/axi_regmap_0/U0/sel0[1]
    SLICE_X36Y93         LUT4 (Prop_lut4_I1_O)        0.124     7.711 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[10]_INST_0/O
                         net (fo=1, routed)           2.053     9.765    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.520    12.699    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X26Y91         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.730    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         12.730    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             3.111ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 1.514ns (22.713%)  route 5.152ns (77.287%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y91         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDSE (Prop_fdse_C_Q)         0.419     3.411 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.038     4.449    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X29Y90         LUT5 (Prop_lut5_I2_O)        0.325     4.774 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.586     5.360    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y87         LUT6 (Prop_lut6_I4_O)        0.326     5.686 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.626     6.312    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X30Y89         LUT5 (Prop_lut5_I1_O)        0.116     6.428 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          1.119     7.546    design_1_i/axi_regmap_0/U0/sel0[0]
    SLICE_X39Y95         LUT4 (Prop_lut4_I3_O)        0.328     7.874 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[15]_INST_0/O
                         net (fo=1, routed)           1.784     9.658    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.524    12.703    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X30Y92         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.769    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                  3.111    

Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 1.514ns (22.965%)  route 5.079ns (77.035%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y91         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDSE (Prop_fdse_C_Q)         0.419     3.411 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.038     4.449    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X29Y90         LUT5 (Prop_lut5_I2_O)        0.325     4.774 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.586     5.360    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y87         LUT6 (Prop_lut6_I4_O)        0.326     5.686 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.626     6.312    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X30Y89         LUT5 (Prop_lut5_I1_O)        0.116     6.428 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          1.150     7.578    design_1_i/axi_regmap_0/U0/sel0[0]
    SLICE_X37Y96         LUT4 (Prop_lut4_I3_O)        0.328     7.906 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[17]_INST_0/O
                         net (fo=1, routed)           1.679     9.585    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X34Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X34Y93         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    12.715    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 1.318ns (20.035%)  route 5.260ns (79.965%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y91         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDSE (Prop_fdse_C_Q)         0.419     3.411 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.038     4.449    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X29Y90         LUT5 (Prop_lut5_I2_O)        0.325     4.774 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.586     5.360    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y87         LUT6 (Prop_lut6_I4_O)        0.326     5.686 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.626     6.312    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X30Y89         LUT5 (Prop_lut5_I1_O)        0.124     6.436 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[1]_i_1/O
                         net (fo=31, routed)          1.281     7.717    design_1_i/axi_regmap_0/U0/sel0[1]
    SLICE_X39Y94         LUT4 (Prop_lut4_I1_O)        0.124     7.841 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[14]_INST_0/O
                         net (fo=1, routed)           1.730     9.570    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X34Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X34Y93         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         12.704    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 1.514ns (23.080%)  route 5.046ns (76.920%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y91         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDSE (Prop_fdse_C_Q)         0.419     3.411 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.038     4.449    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X29Y90         LUT5 (Prop_lut5_I2_O)        0.325     4.774 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.586     5.360    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y87         LUT6 (Prop_lut6_I4_O)        0.326     5.686 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.626     6.312    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X30Y89         LUT5 (Prop_lut5_I1_O)        0.116     6.428 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          0.927     7.355    design_1_i/axi_regmap_0/U0/sel0[0]
    SLICE_X33Y91         LUT4 (Prop_lut4_I3_O)        0.328     7.683 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[2]_INST_0/O
                         net (fo=1, routed)           1.869     9.552    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.520    12.699    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X26Y91         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.744    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                          -9.552    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 1.318ns (20.278%)  route 5.182ns (79.722%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y91         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDSE (Prop_fdse_C_Q)         0.419     3.411 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.038     4.449    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X29Y90         LUT5 (Prop_lut5_I2_O)        0.325     4.774 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.586     5.360    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y87         LUT6 (Prop_lut6_I4_O)        0.326     5.686 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.626     6.312    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X30Y89         LUT5 (Prop_lut5_I1_O)        0.124     6.436 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[1]_i_1/O
                         net (fo=31, routed)          1.295     7.731    design_1_i/axi_regmap_0/U0/sel0[1]
    SLICE_X39Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.855 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[16]_INST_0/O
                         net (fo=1, routed)           1.637     9.492    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X34Y95         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.690    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.203ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 1.514ns (22.980%)  route 5.074ns (77.020%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y91         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDSE (Prop_fdse_C_Q)         0.419     3.411 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.038     4.449    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X29Y90         LUT5 (Prop_lut5_I2_O)        0.325     4.774 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.586     5.360    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y87         LUT6 (Prop_lut6_I4_O)        0.326     5.686 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.626     6.312    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X30Y89         LUT5 (Prop_lut5_I1_O)        0.116     6.428 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          0.773     7.201    design_1_i/axi_regmap_0/U0/sel0[0]
    SLICE_X32Y92         LUT4 (Prop_lut4_I3_O)        0.328     7.529 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[1]_INST_0/O
                         net (fo=1, routed)           2.051     9.580    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.524    12.703    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X30Y92         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.783    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                  3.203    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 1.318ns (20.023%)  route 5.264ns (79.977%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y91         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDSE (Prop_fdse_C_Q)         0.419     3.411 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.038     4.449    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X29Y90         LUT5 (Prop_lut5_I2_O)        0.325     4.774 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.586     5.360    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y87         LUT6 (Prop_lut6_I4_O)        0.326     5.686 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.626     6.312    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X30Y89         LUT5 (Prop_lut5_I1_O)        0.124     6.436 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[1]_i_1/O
                         net (fo=31, routed)          1.133     7.568    design_1_i/axi_regmap_0/U0/sel0[1]
    SLICE_X37Y93         LUT4 (Prop_lut4_I1_O)        0.124     7.692 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[11]_INST_0/O
                         net (fo=1, routed)           1.882     9.574    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.523    12.702    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X30Y90         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.782    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.488ns  (logic 1.514ns (23.335%)  route 4.974ns (76.665%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y91         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDSE (Prop_fdse_C_Q)         0.419     3.411 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.038     4.449    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X29Y90         LUT5 (Prop_lut5_I2_O)        0.325     4.774 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.586     5.360    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y87         LUT6 (Prop_lut6_I4_O)        0.326     5.686 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.626     6.312    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X30Y89         LUT5 (Prop_lut5_I1_O)        0.116     6.428 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          1.257     7.685    design_1_i/axi_regmap_0/U0/sel0[0]
    SLICE_X40Y95         LUT4 (Prop_lut4_I3_O)        0.328     8.013 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[13]_INST_0/O
                         net (fo=1, routed)           1.467     9.480    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X34Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X34Y93         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.690    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  3.210    

Slack (MET) :             3.286ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 1.514ns (23.272%)  route 4.992ns (76.728%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698     2.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X29Y91         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDSE (Prop_fdse_C_Q)         0.419     3.411 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.038     4.449    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X29Y90         LUT5 (Prop_lut5_I2_O)        0.325     4.774 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.586     5.360    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y87         LUT6 (Prop_lut6_I4_O)        0.326     5.686 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.626     6.312    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X30Y89         LUT5 (Prop_lut5_I1_O)        0.116     6.428 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          0.997     7.425    design_1_i/axi_regmap_0/U0/sel0[0]
    SLICE_X37Y95         LUT4 (Prop_lut4_I3_O)        0.328     7.753 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[20]_INST_0/O
                         net (fo=1, routed)           1.745     9.498    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.525    12.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X30Y95         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.784    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  3.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y94         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.112     1.162    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y95         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y95         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.284     0.925    
    SLICE_X26Y95         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.108    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.549%)  route 0.337ns (64.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/Q
                         net (fo=5, routed)           0.337     1.391    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]_1[0]
    SLICE_X31Y101        LUT5 (Prop_lut5_I4_O)        0.045     1.436 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.436    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1__0_n_0
    SLICE_X31Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y101        FDRE (Hold_fdre_C_D)         0.091     1.353    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.226ns (39.836%)  route 0.341ns (60.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.128     1.041 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/Q
                         net (fo=9, routed)           0.341     1.382    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[40]
    SLICE_X30Y100        LUT5 (Prop_lut5_I4_O)        0.098     1.480 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.480    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[1]
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.120     1.382    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.226ns (40.513%)  route 0.332ns (59.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.128     1.041 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/Q
                         net (fo=8, routed)           0.332     1.372    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[42]
    SLICE_X32Y102        LUT6 (Prop_lut6_I4_O)        0.098     1.470 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.470    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[4]
    SLICE_X32Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y102        FDRE (Hold_fdre_C_D)         0.120     1.363    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.300%)  route 0.199ns (51.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.199     1.335    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.380 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.380    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1_n_0
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.091     1.266    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.617%)  route 0.266ns (65.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.266     1.399    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.644%)  route 0.117ns (45.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.658     0.994    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.117     1.252    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X26Y106        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.929     1.295    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y106        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism             -0.268     1.027    
    SLICE_X26Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.135    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_regmap_0/U0/axi_awaddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.226ns (40.153%)  route 0.337ns (59.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y95         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/Q
                         net (fo=6, routed)           0.337     1.373    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]_1[6]
    SLICE_X28Y103        LUT6 (Prop_lut6_I5_O)        0.098     1.471 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[6]_INST_0/O
                         net (fo=1, routed)           0.000     1.471    design_1_i/axi_regmap_0/U0/S_AXI_AWADDR[4]
    SLICE_X28Y103        FDRE                                         r  design_1_i/axi_regmap_0/U0/axi_awaddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.930     1.296    design_1_i/axi_regmap_0/U0/S_AXI_ACLK
    SLICE_X28Y103        FDRE                                         r  design_1_i/axi_regmap_0/U0/axi_awaddr_reg[6]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X28Y103        FDRE (Hold_fdre_C_D)         0.091     1.352    design_1_i/axi_regmap_0/U0/axi_awaddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.283%)  route 0.357ns (65.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=9, routed)           0.357     1.410    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r_reg[3]_0[2]
    SLICE_X33Y101        LUT6 (Prop_lut6_I2_O)        0.045     1.455 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[2]_i_1/O
                         net (fo=7, routed)           0.000     1.455    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/D[2]
    SLICE_X33Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[2]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.092     1.335    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.565     0.901    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y80         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.112     1.154    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X26Y81         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.834     1.200    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y81         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.284     0.916    
    SLICE_X26Y81         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.033    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y99    design_1_i/axi_regmap_0/U0/FSM_onehot_axi_wr_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y99    design_1_i/axi_regmap_0/U0/FSM_onehot_axi_wr_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y99    design_1_i/axi_regmap_0/U0/FSM_onehot_axi_wr_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y106   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        16.686ns  (logic 4.079ns (24.446%)  route 12.607ns (75.554%))
  Logic Levels:           26  (LUT3=1 LUT5=4 LUT6=21)
  Clock Path Skew:        0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 22.241 - 20.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         1.639     1.639    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X31Y92         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDCE (Prop_fdce_C_Q)         0.456     2.095 r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[0]/Q
                         net (fo=5, routed)           1.052     3.147    design_1_i/multiplier_0/U0/MULT/PROD/Q[0]
    SLICE_X33Y92         LUT6 (Prop_lut6_I1_O)        0.124     3.271 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[4]_i_2/O
                         net (fo=4, routed)           0.445     3.716    design_1_i/multiplier_0/U0/MULT/MCND/C_3
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.124     3.840 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[13]_i_6/O
                         net (fo=1, routed)           0.433     4.274    design_1_i/multiplier_0/U0/MULT/PROD/x3__3
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.124     4.398 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[13]_i_4/O
                         net (fo=2, routed)           0.464     4.862    design_1_i/multiplier_0/U0/MULT/MCND/C_8
    SLICE_X36Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.986 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[18]_i_6/O
                         net (fo=1, routed)           0.573     5.559    design_1_i/multiplier_0/U0/MULT/PROD/x3__8
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.683 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[18]_i_4/O
                         net (fo=2, routed)           0.574     6.256    design_1_i/multiplier_0/U0/MULT/MCND/C_13
    SLICE_X39Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.380 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[23]_i_6/O
                         net (fo=1, routed)           0.291     6.671    design_1_i/multiplier_0/U0/MULT/PROD/x3__13
    SLICE_X39Y96         LUT6 (Prop_lut6_I1_O)        0.124     6.795 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[23]_i_4/O
                         net (fo=2, routed)           0.431     7.227    design_1_i/multiplier_0/U0/MULT/MCND/C_18
    SLICE_X37Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.351 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[28]_i_6/O
                         net (fo=1, routed)           0.430     7.781    design_1_i/multiplier_0/U0/MULT/PROD/x3__18
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.905 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[28]_i_4/O
                         net (fo=2, routed)           0.362     8.267    design_1_i/multiplier_0/U0/MULT/MCND/C_23
    SLICE_X34Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.391 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[33]_i_6/O
                         net (fo=1, routed)           0.302     8.693    design_1_i/multiplier_0/U0/MULT/PROD/x3__23
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.817 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[33]_i_4/O
                         net (fo=2, routed)           0.460     9.277    design_1_i/multiplier_0/U0/MULT/MCND/C_28
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.401 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[38]_i_6/O
                         net (fo=1, routed)           0.501     9.903    design_1_i/multiplier_0/U0/MULT/PROD/x3__28
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.027 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[38]_i_4/O
                         net (fo=2, routed)           0.303    10.330    design_1_i/multiplier_0/U0/MULT/MCND/C_33
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.454 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[43]_i_6/O
                         net (fo=1, routed)           0.433    10.887    design_1_i/multiplier_0/U0/MULT/PROD/x3__33
    SLICE_X33Y93         LUT6 (Prop_lut6_I1_O)        0.124    11.011 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[43]_i_4/O
                         net (fo=2, routed)           0.584    11.595    design_1_i/multiplier_0/U0/MULT/MCND/C_38
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.719 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[48]_i_6/O
                         net (fo=1, routed)           0.456    12.175    design_1_i/multiplier_0/U0/MULT/PROD/x3__38
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124    12.299 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[48]_i_4/O
                         net (fo=2, routed)           0.451    12.750    design_1_i/multiplier_0/U0/MULT/MCND/C_43
    SLICE_X40Y95         LUT6 (Prop_lut6_I5_O)        0.124    12.874 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[53]_i_6/O
                         net (fo=1, routed)           0.416    13.290    design_1_i/multiplier_0/U0/MULT/PROD/x3__43
    SLICE_X40Y96         LUT6 (Prop_lut6_I1_O)        0.124    13.414 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[53]_i_4/O
                         net (fo=2, routed)           0.454    13.869    design_1_i/multiplier_0/U0/MULT/MCND/C_48
    SLICE_X38Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.993 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[58]_i_6/O
                         net (fo=1, routed)           0.432    14.424    design_1_i/multiplier_0/U0/MULT/PROD/x3__48
    SLICE_X38Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.548 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[58]_i_4/O
                         net (fo=2, routed)           0.467    15.015    design_1_i/multiplier_0/U0/MULT/PROD/C_53
    SLICE_X35Y95         LUT5 (Prop_lut5_I0_O)        0.124    15.139 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[58]_i_3/O
                         net (fo=1, routed)           0.407    15.546    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_55
    SLICE_X35Y95         LUT5 (Prop_lut5_I0_O)        0.124    15.670 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[58]_i_2/O
                         net (fo=2, routed)           0.542    16.212    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_57
    SLICE_X35Y94         LUT5 (Prop_lut5_I0_O)        0.118    16.330 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[60]_i_2/O
                         net (fo=3, routed)           0.793    17.124    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_59
    SLICE_X31Y94         LUT5 (Prop_lut5_I0_O)        0.321    17.445 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[62]_i_2/O
                         net (fo=2, routed)           0.548    17.992    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_61
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.332    18.324 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[61]_i_1__0/O
                         net (fo=1, routed)           0.000    18.324    design_1_i/multiplier_0/U0/MULT/PROD/ADDER_out[61]
    SLICE_X31Y93         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.241    22.241    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X31Y93         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[61]/C
                         clock pessimism              0.032    22.273    
                         clock uncertainty           -0.302    21.971    
    SLICE_X31Y93         FDCE (Setup_fdce_C_D)        0.029    22.000    design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[61]
  -------------------------------------------------------------------
                         required time                         22.000    
                         arrival time                         -18.324    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        16.680ns  (logic 4.073ns (24.419%)  route 12.607ns (75.581%))
  Logic Levels:           26  (LUT5=5 LUT6=21)
  Clock Path Skew:        0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 22.241 - 20.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         1.639     1.639    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X31Y92         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDCE (Prop_fdce_C_Q)         0.456     2.095 r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[0]/Q
                         net (fo=5, routed)           1.052     3.147    design_1_i/multiplier_0/U0/MULT/PROD/Q[0]
    SLICE_X33Y92         LUT6 (Prop_lut6_I1_O)        0.124     3.271 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[4]_i_2/O
                         net (fo=4, routed)           0.445     3.716    design_1_i/multiplier_0/U0/MULT/MCND/C_3
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.124     3.840 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[13]_i_6/O
                         net (fo=1, routed)           0.433     4.274    design_1_i/multiplier_0/U0/MULT/PROD/x3__3
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.124     4.398 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[13]_i_4/O
                         net (fo=2, routed)           0.464     4.862    design_1_i/multiplier_0/U0/MULT/MCND/C_8
    SLICE_X36Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.986 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[18]_i_6/O
                         net (fo=1, routed)           0.573     5.559    design_1_i/multiplier_0/U0/MULT/PROD/x3__8
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.683 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[18]_i_4/O
                         net (fo=2, routed)           0.574     6.256    design_1_i/multiplier_0/U0/MULT/MCND/C_13
    SLICE_X39Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.380 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[23]_i_6/O
                         net (fo=1, routed)           0.291     6.671    design_1_i/multiplier_0/U0/MULT/PROD/x3__13
    SLICE_X39Y96         LUT6 (Prop_lut6_I1_O)        0.124     6.795 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[23]_i_4/O
                         net (fo=2, routed)           0.431     7.227    design_1_i/multiplier_0/U0/MULT/MCND/C_18
    SLICE_X37Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.351 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[28]_i_6/O
                         net (fo=1, routed)           0.430     7.781    design_1_i/multiplier_0/U0/MULT/PROD/x3__18
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.905 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[28]_i_4/O
                         net (fo=2, routed)           0.362     8.267    design_1_i/multiplier_0/U0/MULT/MCND/C_23
    SLICE_X34Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.391 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[33]_i_6/O
                         net (fo=1, routed)           0.302     8.693    design_1_i/multiplier_0/U0/MULT/PROD/x3__23
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.817 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[33]_i_4/O
                         net (fo=2, routed)           0.460     9.277    design_1_i/multiplier_0/U0/MULT/MCND/C_28
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.401 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[38]_i_6/O
                         net (fo=1, routed)           0.501     9.903    design_1_i/multiplier_0/U0/MULT/PROD/x3__28
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.027 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[38]_i_4/O
                         net (fo=2, routed)           0.303    10.330    design_1_i/multiplier_0/U0/MULT/MCND/C_33
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.454 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[43]_i_6/O
                         net (fo=1, routed)           0.433    10.887    design_1_i/multiplier_0/U0/MULT/PROD/x3__33
    SLICE_X33Y93         LUT6 (Prop_lut6_I1_O)        0.124    11.011 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[43]_i_4/O
                         net (fo=2, routed)           0.584    11.595    design_1_i/multiplier_0/U0/MULT/MCND/C_38
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.719 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[48]_i_6/O
                         net (fo=1, routed)           0.456    12.175    design_1_i/multiplier_0/U0/MULT/PROD/x3__38
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124    12.299 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[48]_i_4/O
                         net (fo=2, routed)           0.451    12.750    design_1_i/multiplier_0/U0/MULT/MCND/C_43
    SLICE_X40Y95         LUT6 (Prop_lut6_I5_O)        0.124    12.874 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[53]_i_6/O
                         net (fo=1, routed)           0.416    13.290    design_1_i/multiplier_0/U0/MULT/PROD/x3__43
    SLICE_X40Y96         LUT6 (Prop_lut6_I1_O)        0.124    13.414 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[53]_i_4/O
                         net (fo=2, routed)           0.454    13.869    design_1_i/multiplier_0/U0/MULT/MCND/C_48
    SLICE_X38Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.993 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[58]_i_6/O
                         net (fo=1, routed)           0.432    14.424    design_1_i/multiplier_0/U0/MULT/PROD/x3__48
    SLICE_X38Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.548 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[58]_i_4/O
                         net (fo=2, routed)           0.467    15.015    design_1_i/multiplier_0/U0/MULT/PROD/C_53
    SLICE_X35Y95         LUT5 (Prop_lut5_I0_O)        0.124    15.139 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[58]_i_3/O
                         net (fo=1, routed)           0.407    15.546    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_55
    SLICE_X35Y95         LUT5 (Prop_lut5_I0_O)        0.124    15.670 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[58]_i_2/O
                         net (fo=2, routed)           0.542    16.212    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_57
    SLICE_X35Y94         LUT5 (Prop_lut5_I0_O)        0.118    16.330 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[60]_i_2/O
                         net (fo=3, routed)           0.793    17.124    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_59
    SLICE_X31Y94         LUT5 (Prop_lut5_I0_O)        0.321    17.445 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[62]_i_2/O
                         net (fo=2, routed)           0.548    17.992    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_61
    SLICE_X31Y93         LUT5 (Prop_lut5_I2_O)        0.326    18.318 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[62]_i_1__0/O
                         net (fo=1, routed)           0.000    18.318    design_1_i/multiplier_0/U0/MULT/PROD/ADDER_out[62]
    SLICE_X31Y93         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.241    22.241    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X31Y93         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[62]/C
                         clock pessimism              0.032    22.273    
                         clock uncertainty           -0.302    21.971    
    SLICE_X31Y93         FDCE (Setup_fdce_C_D)        0.075    22.046    design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[62]
  -------------------------------------------------------------------
                         required time                         22.046    
                         arrival time                         -18.318    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        16.142ns  (logic 3.752ns (23.244%)  route 12.390ns (76.756%))
  Logic Levels:           25  (LUT5=4 LUT6=21)
  Clock Path Skew:        0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 22.241 - 20.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         1.639     1.639    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X31Y92         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDCE (Prop_fdce_C_Q)         0.456     2.095 r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[0]/Q
                         net (fo=5, routed)           1.052     3.147    design_1_i/multiplier_0/U0/MULT/PROD/Q[0]
    SLICE_X33Y92         LUT6 (Prop_lut6_I1_O)        0.124     3.271 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[4]_i_2/O
                         net (fo=4, routed)           0.445     3.716    design_1_i/multiplier_0/U0/MULT/MCND/C_3
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.124     3.840 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[13]_i_6/O
                         net (fo=1, routed)           0.433     4.274    design_1_i/multiplier_0/U0/MULT/PROD/x3__3
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.124     4.398 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[13]_i_4/O
                         net (fo=2, routed)           0.464     4.862    design_1_i/multiplier_0/U0/MULT/MCND/C_8
    SLICE_X36Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.986 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[18]_i_6/O
                         net (fo=1, routed)           0.573     5.559    design_1_i/multiplier_0/U0/MULT/PROD/x3__8
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.683 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[18]_i_4/O
                         net (fo=2, routed)           0.574     6.256    design_1_i/multiplier_0/U0/MULT/MCND/C_13
    SLICE_X39Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.380 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[23]_i_6/O
                         net (fo=1, routed)           0.291     6.671    design_1_i/multiplier_0/U0/MULT/PROD/x3__13
    SLICE_X39Y96         LUT6 (Prop_lut6_I1_O)        0.124     6.795 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[23]_i_4/O
                         net (fo=2, routed)           0.431     7.227    design_1_i/multiplier_0/U0/MULT/MCND/C_18
    SLICE_X37Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.351 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[28]_i_6/O
                         net (fo=1, routed)           0.430     7.781    design_1_i/multiplier_0/U0/MULT/PROD/x3__18
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.905 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[28]_i_4/O
                         net (fo=2, routed)           0.362     8.267    design_1_i/multiplier_0/U0/MULT/MCND/C_23
    SLICE_X34Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.391 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[33]_i_6/O
                         net (fo=1, routed)           0.302     8.693    design_1_i/multiplier_0/U0/MULT/PROD/x3__23
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.817 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[33]_i_4/O
                         net (fo=2, routed)           0.460     9.277    design_1_i/multiplier_0/U0/MULT/MCND/C_28
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.401 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[38]_i_6/O
                         net (fo=1, routed)           0.501     9.903    design_1_i/multiplier_0/U0/MULT/PROD/x3__28
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.027 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[38]_i_4/O
                         net (fo=2, routed)           0.303    10.330    design_1_i/multiplier_0/U0/MULT/MCND/C_33
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.454 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[43]_i_6/O
                         net (fo=1, routed)           0.433    10.887    design_1_i/multiplier_0/U0/MULT/PROD/x3__33
    SLICE_X33Y93         LUT6 (Prop_lut6_I1_O)        0.124    11.011 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[43]_i_4/O
                         net (fo=2, routed)           0.584    11.595    design_1_i/multiplier_0/U0/MULT/MCND/C_38
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.719 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[48]_i_6/O
                         net (fo=1, routed)           0.456    12.175    design_1_i/multiplier_0/U0/MULT/PROD/x3__38
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124    12.299 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[48]_i_4/O
                         net (fo=2, routed)           0.451    12.750    design_1_i/multiplier_0/U0/MULT/MCND/C_43
    SLICE_X40Y95         LUT6 (Prop_lut6_I5_O)        0.124    12.874 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[53]_i_6/O
                         net (fo=1, routed)           0.416    13.290    design_1_i/multiplier_0/U0/MULT/PROD/x3__43
    SLICE_X40Y96         LUT6 (Prop_lut6_I1_O)        0.124    13.414 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[53]_i_4/O
                         net (fo=2, routed)           0.454    13.869    design_1_i/multiplier_0/U0/MULT/MCND/C_48
    SLICE_X38Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.993 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[58]_i_6/O
                         net (fo=1, routed)           0.432    14.424    design_1_i/multiplier_0/U0/MULT/PROD/x3__48
    SLICE_X38Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.548 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[58]_i_4/O
                         net (fo=2, routed)           0.467    15.015    design_1_i/multiplier_0/U0/MULT/PROD/C_53
    SLICE_X35Y95         LUT5 (Prop_lut5_I0_O)        0.124    15.139 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[58]_i_3/O
                         net (fo=1, routed)           0.407    15.546    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_55
    SLICE_X35Y95         LUT5 (Prop_lut5_I0_O)        0.124    15.670 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[58]_i_2/O
                         net (fo=2, routed)           0.542    16.212    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_57
    SLICE_X35Y94         LUT5 (Prop_lut5_I0_O)        0.118    16.330 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[60]_i_2/O
                         net (fo=3, routed)           0.793    17.124    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_59
    SLICE_X31Y94         LUT5 (Prop_lut5_I2_O)        0.326    17.450 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[60]_i_1__0/O
                         net (fo=1, routed)           0.331    17.780    design_1_i/multiplier_0/U0/MULT/PROD/ADDER_out[60]
    SLICE_X31Y93         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.241    22.241    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X31Y93         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[60]/C
                         clock pessimism              0.032    22.273    
                         clock uncertainty           -0.302    21.971    
    SLICE_X31Y93         FDCE (Setup_fdce_C_D)       -0.062    21.909    design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[60]
  -------------------------------------------------------------------
                         required time                         21.909    
                         arrival time                         -17.780    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.367ns  (required time - arrival time)
  Source:                 design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        15.063ns  (logic 4.046ns (26.861%)  route 11.017ns (73.139%))
  Logic Levels:           24  (LUT2=1 LUT3=1 LUT5=4 LUT6=18)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.693ns = ( 21.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.022     2.022    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X34Y92         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.478     2.500 r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[5]/Q
                         net (fo=6, routed)           0.578     3.078    design_1_i/multiplier_0/U0/MULT/MCND/Q[5]
    SLICE_X35Y90         LUT2 (Prop_lut2_I0_O)        0.296     3.374 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[13]_i_7/O
                         net (fo=1, routed)           0.338     3.712    design_1_i/multiplier_0/U0/MULT/MCND/adder/F[5].adders/x1__0
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     3.836 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[13]_i_6/O
                         net (fo=1, routed)           0.433     4.269    design_1_i/multiplier_0/U0/MULT/PROD/x3__3
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.124     4.393 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[13]_i_4/O
                         net (fo=2, routed)           0.464     4.857    design_1_i/multiplier_0/U0/MULT/MCND/C_8
    SLICE_X36Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.981 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[18]_i_6/O
                         net (fo=1, routed)           0.573     5.554    design_1_i/multiplier_0/U0/MULT/PROD/x3__8
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.678 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[18]_i_4/O
                         net (fo=2, routed)           0.574     6.252    design_1_i/multiplier_0/U0/MULT/MCND/C_13
    SLICE_X39Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.376 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[23]_i_6/O
                         net (fo=1, routed)           0.291     6.667    design_1_i/multiplier_0/U0/MULT/PROD/x3__13
    SLICE_X39Y96         LUT6 (Prop_lut6_I1_O)        0.124     6.791 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[23]_i_4/O
                         net (fo=2, routed)           0.431     7.222    design_1_i/multiplier_0/U0/MULT/MCND/C_18
    SLICE_X37Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.346 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[28]_i_6/O
                         net (fo=1, routed)           0.430     7.777    design_1_i/multiplier_0/U0/MULT/PROD/x3__18
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.901 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[28]_i_4/O
                         net (fo=2, routed)           0.362     8.263    design_1_i/multiplier_0/U0/MULT/MCND/C_23
    SLICE_X34Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.387 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[33]_i_6/O
                         net (fo=1, routed)           0.302     8.689    design_1_i/multiplier_0/U0/MULT/PROD/x3__23
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.813 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[33]_i_4/O
                         net (fo=2, routed)           0.460     9.273    design_1_i/multiplier_0/U0/MULT/MCND/C_28
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.397 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[38]_i_6/O
                         net (fo=1, routed)           0.501     9.898    design_1_i/multiplier_0/U0/MULT/PROD/x3__28
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.022 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[38]_i_4/O
                         net (fo=2, routed)           0.303    10.325    design_1_i/multiplier_0/U0/MULT/MCND/C_33
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.449 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[43]_i_6/O
                         net (fo=1, routed)           0.433    10.883    design_1_i/multiplier_0/U0/MULT/PROD/x3__33
    SLICE_X33Y93         LUT6 (Prop_lut6_I1_O)        0.124    11.007 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[43]_i_4/O
                         net (fo=2, routed)           0.584    11.591    design_1_i/multiplier_0/U0/MULT/MCND/C_38
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.715 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[48]_i_6/O
                         net (fo=1, routed)           0.456    12.171    design_1_i/multiplier_0/U0/MULT/PROD/x3__38
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124    12.295 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[48]_i_4/O
                         net (fo=2, routed)           0.451    12.746    design_1_i/multiplier_0/U0/MULT/MCND/C_43
    SLICE_X40Y95         LUT6 (Prop_lut6_I5_O)        0.124    12.870 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[53]_i_6/O
                         net (fo=1, routed)           0.416    13.286    design_1_i/multiplier_0/U0/MULT/PROD/x3__43
    SLICE_X40Y96         LUT6 (Prop_lut6_I1_O)        0.124    13.410 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[53]_i_4/O
                         net (fo=2, routed)           0.458    13.868    design_1_i/multiplier_0/U0/MULT/PROD/C_48
    SLICE_X38Y96         LUT5 (Prop_lut5_I0_O)        0.124    13.992 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[53]_i_3/O
                         net (fo=1, routed)           0.569    14.561    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_50
    SLICE_X38Y95         LUT5 (Prop_lut5_I0_O)        0.124    14.685 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[53]_i_2/O
                         net (fo=2, routed)           0.398    15.083    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_52
    SLICE_X37Y95         LUT5 (Prop_lut5_I0_O)        0.119    15.202 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[55]_i_2/O
                         net (fo=3, routed)           0.634    15.836    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_54
    SLICE_X36Y95         LUT5 (Prop_lut5_I0_O)        0.325    16.161 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[57]_i_2/O
                         net (fo=2, routed)           0.576    16.737    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_56
    SLICE_X35Y95         LUT3 (Prop_lut3_I0_O)        0.348    17.085 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[56]_i_1__0/O
                         net (fo=1, routed)           0.000    17.085    design_1_i/multiplier_0/U0/MULT/PROD/ADDER_out[56]
    SLICE_X35Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         1.693    21.693    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X35Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[56]/C
                         clock pessimism              0.032    21.725    
                         clock uncertainty           -0.302    21.423    
    SLICE_X35Y95         FDCE (Setup_fdce_C_D)        0.029    21.452    design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[56]
  -------------------------------------------------------------------
                         required time                         21.452    
                         arrival time                         -17.085    
  -------------------------------------------------------------------
                         slack                                  4.367    

Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        15.057ns  (logic 4.040ns (26.832%)  route 11.017ns (73.168%))
  Logic Levels:           24  (LUT2=1 LUT5=5 LUT6=18)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.693ns = ( 21.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.022     2.022    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X34Y92         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.478     2.500 r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[5]/Q
                         net (fo=6, routed)           0.578     3.078    design_1_i/multiplier_0/U0/MULT/MCND/Q[5]
    SLICE_X35Y90         LUT2 (Prop_lut2_I0_O)        0.296     3.374 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[13]_i_7/O
                         net (fo=1, routed)           0.338     3.712    design_1_i/multiplier_0/U0/MULT/MCND/adder/F[5].adders/x1__0
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     3.836 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[13]_i_6/O
                         net (fo=1, routed)           0.433     4.269    design_1_i/multiplier_0/U0/MULT/PROD/x3__3
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.124     4.393 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[13]_i_4/O
                         net (fo=2, routed)           0.464     4.857    design_1_i/multiplier_0/U0/MULT/MCND/C_8
    SLICE_X36Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.981 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[18]_i_6/O
                         net (fo=1, routed)           0.573     5.554    design_1_i/multiplier_0/U0/MULT/PROD/x3__8
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.678 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[18]_i_4/O
                         net (fo=2, routed)           0.574     6.252    design_1_i/multiplier_0/U0/MULT/MCND/C_13
    SLICE_X39Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.376 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[23]_i_6/O
                         net (fo=1, routed)           0.291     6.667    design_1_i/multiplier_0/U0/MULT/PROD/x3__13
    SLICE_X39Y96         LUT6 (Prop_lut6_I1_O)        0.124     6.791 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[23]_i_4/O
                         net (fo=2, routed)           0.431     7.222    design_1_i/multiplier_0/U0/MULT/MCND/C_18
    SLICE_X37Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.346 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[28]_i_6/O
                         net (fo=1, routed)           0.430     7.777    design_1_i/multiplier_0/U0/MULT/PROD/x3__18
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.901 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[28]_i_4/O
                         net (fo=2, routed)           0.362     8.263    design_1_i/multiplier_0/U0/MULT/MCND/C_23
    SLICE_X34Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.387 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[33]_i_6/O
                         net (fo=1, routed)           0.302     8.689    design_1_i/multiplier_0/U0/MULT/PROD/x3__23
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.813 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[33]_i_4/O
                         net (fo=2, routed)           0.460     9.273    design_1_i/multiplier_0/U0/MULT/MCND/C_28
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.397 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[38]_i_6/O
                         net (fo=1, routed)           0.501     9.898    design_1_i/multiplier_0/U0/MULT/PROD/x3__28
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.022 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[38]_i_4/O
                         net (fo=2, routed)           0.303    10.325    design_1_i/multiplier_0/U0/MULT/MCND/C_33
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.449 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[43]_i_6/O
                         net (fo=1, routed)           0.433    10.883    design_1_i/multiplier_0/U0/MULT/PROD/x3__33
    SLICE_X33Y93         LUT6 (Prop_lut6_I1_O)        0.124    11.007 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[43]_i_4/O
                         net (fo=2, routed)           0.584    11.591    design_1_i/multiplier_0/U0/MULT/MCND/C_38
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.715 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[48]_i_6/O
                         net (fo=1, routed)           0.456    12.171    design_1_i/multiplier_0/U0/MULT/PROD/x3__38
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124    12.295 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[48]_i_4/O
                         net (fo=2, routed)           0.451    12.746    design_1_i/multiplier_0/U0/MULT/MCND/C_43
    SLICE_X40Y95         LUT6 (Prop_lut6_I5_O)        0.124    12.870 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[53]_i_6/O
                         net (fo=1, routed)           0.416    13.286    design_1_i/multiplier_0/U0/MULT/PROD/x3__43
    SLICE_X40Y96         LUT6 (Prop_lut6_I1_O)        0.124    13.410 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[53]_i_4/O
                         net (fo=2, routed)           0.458    13.868    design_1_i/multiplier_0/U0/MULT/PROD/C_48
    SLICE_X38Y96         LUT5 (Prop_lut5_I0_O)        0.124    13.992 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[53]_i_3/O
                         net (fo=1, routed)           0.569    14.561    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_50
    SLICE_X38Y95         LUT5 (Prop_lut5_I0_O)        0.124    14.685 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[53]_i_2/O
                         net (fo=2, routed)           0.398    15.083    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_52
    SLICE_X37Y95         LUT5 (Prop_lut5_I0_O)        0.119    15.202 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[55]_i_2/O
                         net (fo=3, routed)           0.634    15.836    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_54
    SLICE_X36Y95         LUT5 (Prop_lut5_I0_O)        0.325    16.161 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[57]_i_2/O
                         net (fo=2, routed)           0.576    16.737    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_56
    SLICE_X35Y95         LUT5 (Prop_lut5_I2_O)        0.342    17.079 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[57]_i_1__0/O
                         net (fo=1, routed)           0.000    17.079    design_1_i/multiplier_0/U0/MULT/PROD/ADDER_out[57]
    SLICE_X35Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         1.693    21.693    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X35Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[57]/C
                         clock pessimism              0.032    21.725    
                         clock uncertainty           -0.302    21.423    
    SLICE_X35Y95         FDCE (Setup_fdce_C_D)        0.075    21.498    design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[57]
  -------------------------------------------------------------------
                         required time                         21.498    
                         arrival time                         -17.079    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             4.854ns  (required time - arrival time)
  Source:                 design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        15.510ns  (logic 3.680ns (23.727%)  route 11.830ns (76.273%))
  Logic Levels:           26  (LUT5=3 LUT6=23)
  Clock Path Skew:        0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 22.241 - 20.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         1.639     1.639    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X31Y92         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDCE (Prop_fdce_C_Q)         0.456     2.095 r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[0]/Q
                         net (fo=5, routed)           1.052     3.147    design_1_i/multiplier_0/U0/MULT/PROD/Q[0]
    SLICE_X33Y92         LUT6 (Prop_lut6_I1_O)        0.124     3.271 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[4]_i_2/O
                         net (fo=4, routed)           0.445     3.716    design_1_i/multiplier_0/U0/MULT/MCND/C_3
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.124     3.840 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[13]_i_6/O
                         net (fo=1, routed)           0.433     4.274    design_1_i/multiplier_0/U0/MULT/PROD/x3__3
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.124     4.398 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[13]_i_4/O
                         net (fo=2, routed)           0.464     4.862    design_1_i/multiplier_0/U0/MULT/MCND/C_8
    SLICE_X36Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.986 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[18]_i_6/O
                         net (fo=1, routed)           0.573     5.559    design_1_i/multiplier_0/U0/MULT/PROD/x3__8
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.683 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[18]_i_4/O
                         net (fo=2, routed)           0.574     6.256    design_1_i/multiplier_0/U0/MULT/MCND/C_13
    SLICE_X39Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.380 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[23]_i_6/O
                         net (fo=1, routed)           0.291     6.671    design_1_i/multiplier_0/U0/MULT/PROD/x3__13
    SLICE_X39Y96         LUT6 (Prop_lut6_I1_O)        0.124     6.795 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[23]_i_4/O
                         net (fo=2, routed)           0.431     7.227    design_1_i/multiplier_0/U0/MULT/MCND/C_18
    SLICE_X37Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.351 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[28]_i_6/O
                         net (fo=1, routed)           0.430     7.781    design_1_i/multiplier_0/U0/MULT/PROD/x3__18
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.905 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[28]_i_4/O
                         net (fo=2, routed)           0.362     8.267    design_1_i/multiplier_0/U0/MULT/MCND/C_23
    SLICE_X34Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.391 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[33]_i_6/O
                         net (fo=1, routed)           0.302     8.693    design_1_i/multiplier_0/U0/MULT/PROD/x3__23
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.817 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[33]_i_4/O
                         net (fo=2, routed)           0.460     9.277    design_1_i/multiplier_0/U0/MULT/MCND/C_28
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.401 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[38]_i_6/O
                         net (fo=1, routed)           0.501     9.903    design_1_i/multiplier_0/U0/MULT/PROD/x3__28
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.027 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[38]_i_4/O
                         net (fo=2, routed)           0.303    10.330    design_1_i/multiplier_0/U0/MULT/MCND/C_33
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.454 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[43]_i_6/O
                         net (fo=1, routed)           0.433    10.887    design_1_i/multiplier_0/U0/MULT/PROD/x3__33
    SLICE_X33Y93         LUT6 (Prop_lut6_I1_O)        0.124    11.011 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[43]_i_4/O
                         net (fo=2, routed)           0.584    11.595    design_1_i/multiplier_0/U0/MULT/MCND/C_38
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.719 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[48]_i_6/O
                         net (fo=1, routed)           0.456    12.175    design_1_i/multiplier_0/U0/MULT/PROD/x3__38
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124    12.299 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[48]_i_4/O
                         net (fo=2, routed)           0.451    12.750    design_1_i/multiplier_0/U0/MULT/MCND/C_43
    SLICE_X40Y95         LUT6 (Prop_lut6_I5_O)        0.124    12.874 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[53]_i_6/O
                         net (fo=1, routed)           0.416    13.290    design_1_i/multiplier_0/U0/MULT/PROD/x3__43
    SLICE_X40Y96         LUT6 (Prop_lut6_I1_O)        0.124    13.414 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[53]_i_4/O
                         net (fo=2, routed)           0.454    13.869    design_1_i/multiplier_0/U0/MULT/MCND/C_48
    SLICE_X38Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.993 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[58]_i_6/O
                         net (fo=1, routed)           0.432    14.424    design_1_i/multiplier_0/U0/MULT/PROD/x3__48
    SLICE_X38Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.548 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[58]_i_4/O
                         net (fo=2, routed)           0.306    14.854    design_1_i/multiplier_0/U0/MULT/MCND/C_53
    SLICE_X36Y95         LUT6 (Prop_lut6_I5_O)        0.124    14.978 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[63]_i_6/O
                         net (fo=1, routed)           0.431    15.409    design_1_i/multiplier_0/U0/MULT/PROD/x3__53
    SLICE_X35Y95         LUT6 (Prop_lut6_I1_O)        0.124    15.533 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[63]_i_4/O
                         net (fo=1, routed)           0.431    15.964    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_58
    SLICE_X35Y94         LUT5 (Prop_lut5_I0_O)        0.124    16.088 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[63]_i_3/O
                         net (fo=1, routed)           0.662    16.749    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_60
    SLICE_X31Y93         LUT5 (Prop_lut5_I0_O)        0.124    16.873 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[63]_i_2__0/O
                         net (fo=1, routed)           0.151    17.025    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_62
    SLICE_X31Y93         LUT5 (Prop_lut5_I2_O)        0.124    17.149 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[63]_i_1__0/O
                         net (fo=1, routed)           0.000    17.149    design_1_i/multiplier_0/U0/MULT/PROD/ADDER_out[63]
    SLICE_X31Y93         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.241    22.241    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X31Y93         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[63]/C
                         clock pessimism              0.032    22.273    
                         clock uncertainty           -0.302    21.971    
    SLICE_X31Y93         FDCE (Setup_fdce_C_D)        0.031    22.002    design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[63]
  -------------------------------------------------------------------
                         required time                         22.002    
                         arrival time                         -17.149    
  -------------------------------------------------------------------
                         slack                                  4.854    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        15.217ns  (logic 3.432ns (22.554%)  route 11.785ns (77.446%))
  Logic Levels:           24  (LUT5=3 LUT6=21)
  Clock Path Skew:        0.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 22.353 - 20.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         1.639     1.639    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X31Y92         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDCE (Prop_fdce_C_Q)         0.456     2.095 r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[0]/Q
                         net (fo=5, routed)           1.052     3.147    design_1_i/multiplier_0/U0/MULT/PROD/Q[0]
    SLICE_X33Y92         LUT6 (Prop_lut6_I1_O)        0.124     3.271 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[4]_i_2/O
                         net (fo=4, routed)           0.445     3.716    design_1_i/multiplier_0/U0/MULT/MCND/C_3
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.124     3.840 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[13]_i_6/O
                         net (fo=1, routed)           0.433     4.274    design_1_i/multiplier_0/U0/MULT/PROD/x3__3
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.124     4.398 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[13]_i_4/O
                         net (fo=2, routed)           0.464     4.862    design_1_i/multiplier_0/U0/MULT/MCND/C_8
    SLICE_X36Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.986 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[18]_i_6/O
                         net (fo=1, routed)           0.573     5.559    design_1_i/multiplier_0/U0/MULT/PROD/x3__8
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.683 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[18]_i_4/O
                         net (fo=2, routed)           0.574     6.256    design_1_i/multiplier_0/U0/MULT/MCND/C_13
    SLICE_X39Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.380 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[23]_i_6/O
                         net (fo=1, routed)           0.291     6.671    design_1_i/multiplier_0/U0/MULT/PROD/x3__13
    SLICE_X39Y96         LUT6 (Prop_lut6_I1_O)        0.124     6.795 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[23]_i_4/O
                         net (fo=2, routed)           0.431     7.227    design_1_i/multiplier_0/U0/MULT/MCND/C_18
    SLICE_X37Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.351 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[28]_i_6/O
                         net (fo=1, routed)           0.430     7.781    design_1_i/multiplier_0/U0/MULT/PROD/x3__18
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.905 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[28]_i_4/O
                         net (fo=2, routed)           0.362     8.267    design_1_i/multiplier_0/U0/MULT/MCND/C_23
    SLICE_X34Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.391 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[33]_i_6/O
                         net (fo=1, routed)           0.302     8.693    design_1_i/multiplier_0/U0/MULT/PROD/x3__23
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.817 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[33]_i_4/O
                         net (fo=2, routed)           0.460     9.277    design_1_i/multiplier_0/U0/MULT/MCND/C_28
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.401 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[38]_i_6/O
                         net (fo=1, routed)           0.501     9.903    design_1_i/multiplier_0/U0/MULT/PROD/x3__28
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.027 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[38]_i_4/O
                         net (fo=2, routed)           0.303    10.330    design_1_i/multiplier_0/U0/MULT/MCND/C_33
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.454 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[43]_i_6/O
                         net (fo=1, routed)           0.433    10.887    design_1_i/multiplier_0/U0/MULT/PROD/x3__33
    SLICE_X33Y93         LUT6 (Prop_lut6_I1_O)        0.124    11.011 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[43]_i_4/O
                         net (fo=2, routed)           0.584    11.595    design_1_i/multiplier_0/U0/MULT/MCND/C_38
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.719 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[48]_i_6/O
                         net (fo=1, routed)           0.456    12.175    design_1_i/multiplier_0/U0/MULT/PROD/x3__38
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124    12.299 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[48]_i_4/O
                         net (fo=2, routed)           0.451    12.750    design_1_i/multiplier_0/U0/MULT/MCND/C_43
    SLICE_X40Y95         LUT6 (Prop_lut6_I5_O)        0.124    12.874 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[53]_i_6/O
                         net (fo=1, routed)           0.416    13.290    design_1_i/multiplier_0/U0/MULT/PROD/x3__43
    SLICE_X40Y96         LUT6 (Prop_lut6_I1_O)        0.124    13.414 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[53]_i_4/O
                         net (fo=2, routed)           0.454    13.869    design_1_i/multiplier_0/U0/MULT/MCND/C_48
    SLICE_X38Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.993 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[58]_i_6/O
                         net (fo=1, routed)           0.432    14.424    design_1_i/multiplier_0/U0/MULT/PROD/x3__48
    SLICE_X38Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.548 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[58]_i_4/O
                         net (fo=2, routed)           0.467    15.015    design_1_i/multiplier_0/U0/MULT/PROD/C_53
    SLICE_X35Y95         LUT5 (Prop_lut5_I0_O)        0.124    15.139 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[58]_i_3/O
                         net (fo=1, routed)           0.407    15.546    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_55
    SLICE_X35Y95         LUT5 (Prop_lut5_I0_O)        0.124    15.670 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[58]_i_2/O
                         net (fo=2, routed)           0.542    16.212    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_57
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124    16.336 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[58]_i_1__0/O
                         net (fo=1, routed)           0.519    16.856    design_1_i/multiplier_0/U0/MULT/PROD/ADDER_out[58]
    SLICE_X35Y94         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.353    22.353    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X35Y94         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[58]/C
                         clock pessimism              0.032    22.385    
                         clock uncertainty           -0.302    22.082    
    SLICE_X35Y94         FDCE (Setup_fdce_C_D)       -0.062    22.020    design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[58]
  -------------------------------------------------------------------
                         required time                         22.020    
                         arrival time                         -16.856    
  -------------------------------------------------------------------
                         slack                                  5.165    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        15.188ns  (logic 3.752ns (24.704%)  route 11.436ns (75.296%))
  Logic Levels:           25  (LUT3=1 LUT5=3 LUT6=21)
  Clock Path Skew:        0.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 22.353 - 20.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         1.639     1.639    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X31Y92         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDCE (Prop_fdce_C_Q)         0.456     2.095 r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[0]/Q
                         net (fo=5, routed)           1.052     3.147    design_1_i/multiplier_0/U0/MULT/PROD/Q[0]
    SLICE_X33Y92         LUT6 (Prop_lut6_I1_O)        0.124     3.271 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[4]_i_2/O
                         net (fo=4, routed)           0.445     3.716    design_1_i/multiplier_0/U0/MULT/MCND/C_3
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.124     3.840 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[13]_i_6/O
                         net (fo=1, routed)           0.433     4.274    design_1_i/multiplier_0/U0/MULT/PROD/x3__3
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.124     4.398 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[13]_i_4/O
                         net (fo=2, routed)           0.464     4.862    design_1_i/multiplier_0/U0/MULT/MCND/C_8
    SLICE_X36Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.986 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[18]_i_6/O
                         net (fo=1, routed)           0.573     5.559    design_1_i/multiplier_0/U0/MULT/PROD/x3__8
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.683 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[18]_i_4/O
                         net (fo=2, routed)           0.574     6.256    design_1_i/multiplier_0/U0/MULT/MCND/C_13
    SLICE_X39Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.380 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[23]_i_6/O
                         net (fo=1, routed)           0.291     6.671    design_1_i/multiplier_0/U0/MULT/PROD/x3__13
    SLICE_X39Y96         LUT6 (Prop_lut6_I1_O)        0.124     6.795 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[23]_i_4/O
                         net (fo=2, routed)           0.431     7.227    design_1_i/multiplier_0/U0/MULT/MCND/C_18
    SLICE_X37Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.351 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[28]_i_6/O
                         net (fo=1, routed)           0.430     7.781    design_1_i/multiplier_0/U0/MULT/PROD/x3__18
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.905 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[28]_i_4/O
                         net (fo=2, routed)           0.362     8.267    design_1_i/multiplier_0/U0/MULT/MCND/C_23
    SLICE_X34Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.391 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[33]_i_6/O
                         net (fo=1, routed)           0.302     8.693    design_1_i/multiplier_0/U0/MULT/PROD/x3__23
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.817 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[33]_i_4/O
                         net (fo=2, routed)           0.460     9.277    design_1_i/multiplier_0/U0/MULT/MCND/C_28
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.401 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[38]_i_6/O
                         net (fo=1, routed)           0.501     9.903    design_1_i/multiplier_0/U0/MULT/PROD/x3__28
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.027 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[38]_i_4/O
                         net (fo=2, routed)           0.303    10.330    design_1_i/multiplier_0/U0/MULT/MCND/C_33
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.454 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[43]_i_6/O
                         net (fo=1, routed)           0.433    10.887    design_1_i/multiplier_0/U0/MULT/PROD/x3__33
    SLICE_X33Y93         LUT6 (Prop_lut6_I1_O)        0.124    11.011 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[43]_i_4/O
                         net (fo=2, routed)           0.584    11.595    design_1_i/multiplier_0/U0/MULT/MCND/C_38
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.719 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[48]_i_6/O
                         net (fo=1, routed)           0.456    12.175    design_1_i/multiplier_0/U0/MULT/PROD/x3__38
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124    12.299 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[48]_i_4/O
                         net (fo=2, routed)           0.451    12.750    design_1_i/multiplier_0/U0/MULT/MCND/C_43
    SLICE_X40Y95         LUT6 (Prop_lut6_I5_O)        0.124    12.874 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[53]_i_6/O
                         net (fo=1, routed)           0.416    13.290    design_1_i/multiplier_0/U0/MULT/PROD/x3__43
    SLICE_X40Y96         LUT6 (Prop_lut6_I1_O)        0.124    13.414 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[53]_i_4/O
                         net (fo=2, routed)           0.454    13.869    design_1_i/multiplier_0/U0/MULT/MCND/C_48
    SLICE_X38Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.993 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[58]_i_6/O
                         net (fo=1, routed)           0.432    14.424    design_1_i/multiplier_0/U0/MULT/PROD/x3__48
    SLICE_X38Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.548 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[58]_i_4/O
                         net (fo=2, routed)           0.467    15.015    design_1_i/multiplier_0/U0/MULT/PROD/C_53
    SLICE_X35Y95         LUT5 (Prop_lut5_I0_O)        0.124    15.139 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[58]_i_3/O
                         net (fo=1, routed)           0.407    15.546    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_55
    SLICE_X35Y95         LUT5 (Prop_lut5_I0_O)        0.124    15.670 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[58]_i_2/O
                         net (fo=2, routed)           0.542    16.212    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_57
    SLICE_X35Y94         LUT5 (Prop_lut5_I0_O)        0.118    16.330 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[60]_i_2/O
                         net (fo=3, routed)           0.170    16.500    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_59
    SLICE_X35Y94         LUT3 (Prop_lut3_I0_O)        0.326    16.826 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[59]_i_1__0/O
                         net (fo=1, routed)           0.000    16.826    design_1_i/multiplier_0/U0/MULT/PROD/ADDER_out[59]
    SLICE_X35Y94         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.353    22.353    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X35Y94         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[59]/C
                         clock pessimism              0.032    22.385    
                         clock uncertainty           -0.302    22.082    
    SLICE_X35Y94         FDCE (Setup_fdce_C_D)        0.031    22.113    design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[59]
  -------------------------------------------------------------------
                         required time                         22.113    
                         arrival time                         -16.826    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        14.534ns  (logic 3.511ns (24.158%)  route 11.023ns (75.842%))
  Logic Levels:           23  (LUT5=4 LUT6=19)
  Clock Path Skew:        0.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 22.504 - 20.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         1.639     1.639    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X31Y92         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDCE (Prop_fdce_C_Q)         0.456     2.095 r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[0]/Q
                         net (fo=5, routed)           1.052     3.147    design_1_i/multiplier_0/U0/MULT/PROD/Q[0]
    SLICE_X33Y92         LUT6 (Prop_lut6_I1_O)        0.124     3.271 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[4]_i_2/O
                         net (fo=4, routed)           0.445     3.716    design_1_i/multiplier_0/U0/MULT/MCND/C_3
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.124     3.840 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[13]_i_6/O
                         net (fo=1, routed)           0.433     4.274    design_1_i/multiplier_0/U0/MULT/PROD/x3__3
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.124     4.398 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[13]_i_4/O
                         net (fo=2, routed)           0.464     4.862    design_1_i/multiplier_0/U0/MULT/MCND/C_8
    SLICE_X36Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.986 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[18]_i_6/O
                         net (fo=1, routed)           0.573     5.559    design_1_i/multiplier_0/U0/MULT/PROD/x3__8
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.683 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[18]_i_4/O
                         net (fo=2, routed)           0.574     6.256    design_1_i/multiplier_0/U0/MULT/MCND/C_13
    SLICE_X39Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.380 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[23]_i_6/O
                         net (fo=1, routed)           0.291     6.671    design_1_i/multiplier_0/U0/MULT/PROD/x3__13
    SLICE_X39Y96         LUT6 (Prop_lut6_I1_O)        0.124     6.795 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[23]_i_4/O
                         net (fo=2, routed)           0.431     7.227    design_1_i/multiplier_0/U0/MULT/MCND/C_18
    SLICE_X37Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.351 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[28]_i_6/O
                         net (fo=1, routed)           0.430     7.781    design_1_i/multiplier_0/U0/MULT/PROD/x3__18
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.905 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[28]_i_4/O
                         net (fo=2, routed)           0.362     8.267    design_1_i/multiplier_0/U0/MULT/MCND/C_23
    SLICE_X34Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.391 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[33]_i_6/O
                         net (fo=1, routed)           0.302     8.693    design_1_i/multiplier_0/U0/MULT/PROD/x3__23
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.817 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[33]_i_4/O
                         net (fo=2, routed)           0.460     9.277    design_1_i/multiplier_0/U0/MULT/MCND/C_28
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.401 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[38]_i_6/O
                         net (fo=1, routed)           0.501     9.903    design_1_i/multiplier_0/U0/MULT/PROD/x3__28
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.027 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[38]_i_4/O
                         net (fo=2, routed)           0.303    10.330    design_1_i/multiplier_0/U0/MULT/MCND/C_33
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.454 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[43]_i_6/O
                         net (fo=1, routed)           0.433    10.887    design_1_i/multiplier_0/U0/MULT/PROD/x3__33
    SLICE_X33Y93         LUT6 (Prop_lut6_I1_O)        0.124    11.011 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[43]_i_4/O
                         net (fo=2, routed)           0.584    11.595    design_1_i/multiplier_0/U0/MULT/MCND/C_38
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.719 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[48]_i_6/O
                         net (fo=1, routed)           0.456    12.175    design_1_i/multiplier_0/U0/MULT/PROD/x3__38
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124    12.299 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[48]_i_4/O
                         net (fo=2, routed)           0.451    12.750    design_1_i/multiplier_0/U0/MULT/MCND/C_43
    SLICE_X40Y95         LUT6 (Prop_lut6_I5_O)        0.124    12.874 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[53]_i_6/O
                         net (fo=1, routed)           0.416    13.290    design_1_i/multiplier_0/U0/MULT/PROD/x3__43
    SLICE_X40Y96         LUT6 (Prop_lut6_I1_O)        0.124    13.414 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[53]_i_4/O
                         net (fo=2, routed)           0.458    13.873    design_1_i/multiplier_0/U0/MULT/PROD/C_48
    SLICE_X38Y96         LUT5 (Prop_lut5_I0_O)        0.124    13.997 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[53]_i_3/O
                         net (fo=1, routed)           0.569    14.565    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_50
    SLICE_X38Y95         LUT5 (Prop_lut5_I0_O)        0.124    14.689 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[53]_i_2/O
                         net (fo=2, routed)           0.398    15.087    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_52
    SLICE_X37Y95         LUT5 (Prop_lut5_I0_O)        0.119    15.206 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[55]_i_2/O
                         net (fo=3, routed)           0.634    15.840    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_54
    SLICE_X36Y95         LUT5 (Prop_lut5_I2_O)        0.332    16.172 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[55]_i_1__0/O
                         net (fo=1, routed)           0.000    16.172    design_1_i/multiplier_0/U0/MULT/PROD/ADDER_out[55]
    SLICE_X36Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.504    22.504    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X36Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[55]/C
                         clock pessimism              0.032    22.536    
                         clock uncertainty           -0.302    22.233    
    SLICE_X36Y95         FDCE (Setup_fdce_C_D)        0.081    22.314    design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[55]
  -------------------------------------------------------------------
                         required time                         22.314    
                         arrival time                         -16.172    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        14.155ns  (logic 3.612ns (25.518%)  route 10.543ns (74.482%))
  Logic Levels:           22  (LUT3=1 LUT5=4 LUT6=17)
  Clock Path Skew:        0.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.319ns = ( 22.319 - 20.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         1.639     1.639    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X31Y92         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDCE (Prop_fdce_C_Q)         0.456     2.095 r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[0]/Q
                         net (fo=5, routed)           1.052     3.147    design_1_i/multiplier_0/U0/MULT/PROD/Q[0]
    SLICE_X33Y92         LUT6 (Prop_lut6_I1_O)        0.124     3.271 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[4]_i_2/O
                         net (fo=4, routed)           0.445     3.716    design_1_i/multiplier_0/U0/MULT/MCND/C_3
    SLICE_X35Y91         LUT6 (Prop_lut6_I5_O)        0.124     3.840 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[13]_i_6/O
                         net (fo=1, routed)           0.433     4.274    design_1_i/multiplier_0/U0/MULT/PROD/x3__3
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.124     4.398 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[13]_i_4/O
                         net (fo=2, routed)           0.464     4.862    design_1_i/multiplier_0/U0/MULT/MCND/C_8
    SLICE_X36Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.986 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[18]_i_6/O
                         net (fo=1, routed)           0.573     5.559    design_1_i/multiplier_0/U0/MULT/PROD/x3__8
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.683 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[18]_i_4/O
                         net (fo=2, routed)           0.574     6.256    design_1_i/multiplier_0/U0/MULT/MCND/C_13
    SLICE_X39Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.380 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[23]_i_6/O
                         net (fo=1, routed)           0.291     6.671    design_1_i/multiplier_0/U0/MULT/PROD/x3__13
    SLICE_X39Y96         LUT6 (Prop_lut6_I1_O)        0.124     6.795 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[23]_i_4/O
                         net (fo=2, routed)           0.431     7.227    design_1_i/multiplier_0/U0/MULT/MCND/C_18
    SLICE_X37Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.351 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[28]_i_6/O
                         net (fo=1, routed)           0.430     7.781    design_1_i/multiplier_0/U0/MULT/PROD/x3__18
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.905 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[28]_i_4/O
                         net (fo=2, routed)           0.362     8.267    design_1_i/multiplier_0/U0/MULT/MCND/C_23
    SLICE_X34Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.391 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[33]_i_6/O
                         net (fo=1, routed)           0.302     8.693    design_1_i/multiplier_0/U0/MULT/PROD/x3__23
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.817 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[33]_i_4/O
                         net (fo=2, routed)           0.460     9.277    design_1_i/multiplier_0/U0/MULT/MCND/C_28
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.401 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[38]_i_6/O
                         net (fo=1, routed)           0.501     9.903    design_1_i/multiplier_0/U0/MULT/PROD/x3__28
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.027 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[38]_i_4/O
                         net (fo=2, routed)           0.303    10.330    design_1_i/multiplier_0/U0/MULT/MCND/C_33
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.454 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[43]_i_6/O
                         net (fo=1, routed)           0.433    10.887    design_1_i/multiplier_0/U0/MULT/PROD/x3__33
    SLICE_X33Y93         LUT6 (Prop_lut6_I1_O)        0.124    11.011 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[43]_i_4/O
                         net (fo=2, routed)           0.584    11.595    design_1_i/multiplier_0/U0/MULT/MCND/C_38
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.719 r  design_1_i/multiplier_0/U0/MULT/MCND/Q[48]_i_6/O
                         net (fo=1, routed)           0.456    12.175    design_1_i/multiplier_0/U0/MULT/PROD/x3__38
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124    12.299 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[48]_i_4/O
                         net (fo=2, routed)           0.451    12.750    design_1_i/multiplier_0/U0/MULT/PROD/C_43
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.124    12.874 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[48]_i_3/O
                         net (fo=1, routed)           0.426    13.300    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_45
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.124    13.424 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[48]_i_2/O
                         net (fo=2, routed)           0.552    13.976    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_47
    SLICE_X39Y97         LUT5 (Prop_lut5_I0_O)        0.118    14.094 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[50]_i_2/O
                         net (fo=3, routed)           0.590    14.684    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_49
    SLICE_X37Y96         LUT5 (Prop_lut5_I0_O)        0.355    15.039 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[52]_i_2/O
                         net (fo=2, routed)           0.427    15.466    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_51
    SLICE_X38Y95         LUT3 (Prop_lut3_I0_O)        0.327    15.793 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[51]_i_1__0/O
                         net (fo=1, routed)           0.000    15.793    design_1_i/multiplier_0/U0/MULT/PROD/ADDER_out[51]
    SLICE_X38Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.319    22.319    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X38Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[51]/C
                         clock pessimism              0.032    22.351    
                         clock uncertainty           -0.302    22.049    
    SLICE_X38Y95         FDCE (Setup_fdce_C_D)        0.077    22.126    design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[51]
  -------------------------------------------------------------------
                         required time                         22.126    
                         arrival time                         -15.793    
  -------------------------------------------------------------------
                         slack                                  6.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.462ns (31.343%)  route 1.012ns (68.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         1.568     1.568    design_1_i/multiplier_0/U0/CONT/clk
    SLICE_X33Y97         FDPE                                         r  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDPE (Prop_fdpe_C_Q)         0.367     1.935 f  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[0]/Q
                         net (fo=99, routed)          1.012     2.947    design_1_i/multiplier_0/U0/CONT/MPLR_load
    SLICE_X33Y94         LUT3 (Prop_lut3_I2_O)        0.095     3.042 r  design_1_i/multiplier_0/U0/CONT/Q[34]_i_1/O
                         net (fo=1, routed)           0.000     3.042    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[63]_0[34]
    SLICE_X33Y94         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.730     2.730    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X33Y94         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[34]/C
                         clock pessimism             -0.032     2.698    
    SLICE_X33Y94         FDCE (Hold_fdce_C_D)         0.289     2.987    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.987    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.467ns (31.575%)  route 1.012ns (68.425%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         1.568     1.568    design_1_i/multiplier_0/U0/CONT/clk
    SLICE_X33Y97         FDPE                                         r  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDPE (Prop_fdpe_C_Q)         0.367     1.935 r  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[0]/Q
                         net (fo=99, routed)          1.012     2.947    design_1_i/multiplier_0/U0/CONT/MPLR_load
    SLICE_X33Y94         LUT4 (Prop_lut4_I1_O)        0.100     3.047 r  design_1_i/multiplier_0/U0/CONT/Q[12]_i_1/O
                         net (fo=1, routed)           0.000     3.047    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[63]_0[12]
    SLICE_X33Y94         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.730     2.730    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X33Y94         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[12]/C
                         clock pessimism             -0.032     2.698    
    SLICE_X33Y94         FDCE (Hold_fdce_C_D)         0.269     2.967    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.187ns (24.253%)  route 0.584ns (75.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.370ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.370     0.370    design_1_i/multiplier_0/U0/CONT/clk
    SLICE_X31Y94         FDCE                                         r  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDCE (Prop_fdce_C_Q)         0.141     0.511 r  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[1]/Q
                         net (fo=2, routed)           0.584     1.095    design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg_n_0_[1]
    SLICE_X30Y97         LUT3 (Prop_lut3_I2_O)        0.046     1.141 r  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.141    design_1_i/multiplier_0/U0/CONT/FSM_onehot_state[3]_i_1_n_0
    SLICE_X30Y97         FDCE                                         r  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.949     0.949    design_1_i/multiplier_0/U0/CONT/clk
    SLICE_X30Y97         FDCE                                         r  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.027     0.922    
    SLICE_X30Y97         FDCE (Hold_fdce_C_D)         0.131     1.053    design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.154%)  route 0.584ns (75.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.370ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.370     0.370    design_1_i/multiplier_0/U0/CONT/clk
    SLICE_X31Y94         FDCE                                         r  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDCE (Prop_fdce_C_Q)         0.141     0.511 r  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[1]/Q
                         net (fo=2, routed)           0.584     1.095    design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg_n_0_[1]
    SLICE_X30Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.140 r  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.140    design_1_i/multiplier_0/U0/CONT/FSM_onehot_state[2]_i_1_n_0
    SLICE_X30Y97         FDCE                                         r  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.949     0.949    design_1_i/multiplier_0/U0/CONT/clk
    SLICE_X30Y97         FDCE                                         r  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.027     0.922    
    SLICE_X30Y97         FDCE (Hold_fdce_C_D)         0.120     1.042    design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.299ns (28.779%)  route 0.740ns (71.221%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.638     0.638    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X34Y98         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.164     0.802 r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[23]/Q
                         net (fo=5, routed)           0.314     1.116    design_1_i/multiplier_0/U0/MULT/PROD/Q[23]
    SLICE_X34Y97         LUT5 (Prop_lut5_I1_O)        0.045     1.161 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[28]_i_3/O
                         net (fo=1, routed)           0.227     1.388    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_25
    SLICE_X34Y96         LUT5 (Prop_lut5_I0_O)        0.045     1.433 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[28]_i_2/O
                         net (fo=2, routed)           0.199     1.632    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_27
    SLICE_X32Y95         LUT5 (Prop_lut5_I2_O)        0.045     1.677 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[28]_i_1__1/O
                         net (fo=1, routed)           0.000     1.677    design_1_i/multiplier_0/U0/MULT/PROD/ADDER_out[28]
    SLICE_X32Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         1.469     1.469    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X32Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[28]/C
                         clock pessimism             -0.013     1.456    
    SLICE_X32Y95         FDCE (Hold_fdce_C_D)         0.120     1.576    design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.369%)  route 0.547ns (74.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.806ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.806     0.806    design_1_i/multiplier_0/U0/CONT/clk
    SLICE_X33Y97         FDCE                                         r  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDCE (Prop_fdce_C_Q)         0.141     0.947 r  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[4]/Q
                         net (fo=41, routed)          0.547     1.494    design_1_i/multiplier_0/U0/CONT/MPLR_S
    SLICE_X30Y93         LUT4 (Prop_lut4_I2_O)        0.045     1.539 r  design_1_i/multiplier_0/U0/CONT/Q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.539    design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[31]_1[9]
    SLICE_X30Y93         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         1.319     1.319    design_1_i/multiplier_0/U0/MULT/MULT/clk
    SLICE_X30Y93         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[9]/C
                         clock pessimism             -0.013     1.306    
    SLICE_X30Y93         FDCE (Hold_fdce_C_D)         0.121     1.427    design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.370%)  route 0.447ns (70.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.806ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.806     0.806    design_1_i/multiplier_0/U0/CONT/clk
    SLICE_X33Y97         FDPE                                         r  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDPE (Prop_fdpe_C_Q)         0.141     0.947 r  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[0]/Q
                         net (fo=99, routed)          0.447     1.394    design_1_i/multiplier_0/U0/CONT/MPLR_load
    SLICE_X31Y95         LUT4 (Prop_lut4_I1_O)        0.045     1.439 r  design_1_i/multiplier_0/U0/CONT/Q[14]_i_1__0/O
                         net (fo=1, routed)           0.000     1.439    design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[31]_1[14]
    SLICE_X31Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         1.242     1.242    design_1_i/multiplier_0/U0/MULT/MULT/clk
    SLICE_X31Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[14]/C
                         clock pessimism             -0.013     1.229    
    SLICE_X31Y95         FDCE (Hold_fdce_C_D)         0.091     1.320    design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.185ns (20.905%)  route 0.700ns (79.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    0.806ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.806     0.806    design_1_i/multiplier_0/U0/CONT/clk
    SLICE_X33Y97         FDPE                                         r  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDPE (Prop_fdpe_C_Q)         0.141     0.947 f  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[0]/Q
                         net (fo=99, routed)          0.700     1.647    design_1_i/multiplier_0/U0/CONT/MPLR_load
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.044     1.691 r  design_1_i/multiplier_0/U0/CONT/Q[37]_i_1/O
                         net (fo=1, routed)           0.000     1.691    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[63]_0[37]
    SLICE_X33Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         1.469     1.469    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X33Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[37]/C
                         clock pessimism             -0.013     1.456    
    SLICE_X33Y95         FDCE (Hold_fdce_C_D)         0.107     1.563    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[57]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.335ns (48.608%)  route 0.354ns (51.392%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    0.863ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.863     0.863    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X35Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.128     0.991 r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[57]/Q
                         net (fo=5, routed)           0.285     1.276    design_1_i/multiplier_0/U0/MULT/PROD/R[57]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.100     1.376 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[60]_i_2/O
                         net (fo=3, routed)           0.069     1.446    design_1_i/multiplier_0/U0/MULT/PROD/adder/C_59
    SLICE_X35Y94         LUT3 (Prop_lut3_I0_O)        0.107     1.553 r  design_1_i/multiplier_0/U0/MULT/PROD/Q[59]_i_1__0/O
                         net (fo=1, routed)           0.000     1.553    design_1_i/multiplier_0/U0/MULT/PROD/ADDER_out[59]
    SLICE_X35Y94         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         1.343     1.343    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X35Y94         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[59]/C
                         clock pessimism             -0.013     1.330    
    SLICE_X35Y94         FDCE (Hold_fdce_C_D)         0.092     1.422    design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.467ns (31.962%)  route 0.994ns (68.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.588ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         1.568     1.568    design_1_i/multiplier_0/U0/CONT/clk
    SLICE_X33Y97         FDPE                                         r  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDPE (Prop_fdpe_C_Q)         0.367     1.935 r  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[0]/Q
                         net (fo=99, routed)          0.994     2.929    design_1_i/multiplier_0/U0/CONT/MPLR_load
    SLICE_X30Y93         LUT4 (Prop_lut4_I1_O)        0.100     3.029 r  design_1_i/multiplier_0/U0/CONT/Q[7]_i_1__0/O
                         net (fo=1, routed)           0.000     3.029    design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[31]_1[7]
    SLICE_X30Y93         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.588     2.588    design_1_i/multiplier_0/U0/MULT/MULT/clk
    SLICE_X30Y93         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[7]/C
                         clock pessimism             -0.032     2.556    
    SLICE_X30Y93         FDCE (Hold_fdce_C_D)         0.330     2.886    design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X33Y97  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X31Y94  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X30Y97  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X30Y97  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X33Y97  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X30Y91  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y96  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[49]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X33Y93  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y96  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[50]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X36Y94  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[51]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X31Y94  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y96  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[49]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X33Y93  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y96  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[50]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X33Y93  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[53]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X32Y92  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[54]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y93  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[56]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y93  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[56]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y92  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[57]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X34Y92  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[58]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X30Y97  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X30Y97  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y94  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[51]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y94  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[52]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y94  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[55]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y94  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X31Y97  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X31Y97  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X31Y97  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y94  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.718ns (17.354%)  route 3.419ns (82.646%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.889ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.889     2.889    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X37Y97         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.419     3.308 r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[20]/Q
                         net (fo=6, routed)           1.675     4.983    design_1_i/axi_regmap_0/U0/REG1_IN[20]
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.299     5.282 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[20]_INST_0/O
                         net (fo=1, routed)           1.745     7.027    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.525    12.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism              0.000    12.704    
                         clock uncertainty           -0.337    12.367    
    SLICE_X30Y95         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.337    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         12.337    
                         arrival time                          -7.027    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.773ns (19.094%)  route 3.275ns (80.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.896     2.896    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X36Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.478     3.374 r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[53]/Q
                         net (fo=5, routed)           2.165     5.539    design_1_i/axi_regmap_0/U0/REG0_IN[21]
    SLICE_X35Y96         LUT4 (Prop_lut4_I2_O)        0.295     5.834 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[21]_INST_0/O
                         net (fo=1, routed)           1.110     6.944    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism              0.000    12.659    
                         clock uncertainty           -0.337    12.322    
    SLICE_X34Y95         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.292    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.642ns (15.586%)  route 3.477ns (84.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.825     2.825    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X32Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDCE (Prop_fdce_C_Q)         0.518     3.343 r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[28]/Q
                         net (fo=5, routed)           2.002     5.345    design_1_i/axi_regmap_0/U0/REG1_IN[28]
    SLICE_X31Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.469 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[28]_INST_0/O
                         net (fo=1, routed)           1.475     6.944    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.524    12.703    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism              0.000    12.703    
                         clock uncertainty           -0.337    12.366    
    SLICE_X30Y92         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    12.347    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         12.347    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 0.642ns (15.882%)  route 3.400ns (84.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.825     2.825    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X32Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDCE (Prop_fdce_C_Q)         0.518     3.343 r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[29]/Q
                         net (fo=6, routed)           1.911     5.254    design_1_i/axi_regmap_0/U0/REG1_IN[29]
    SLICE_X31Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.378 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[29]_INST_0/O
                         net (fo=1, routed)           1.490     6.867    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.521    12.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism              0.000    12.700    
                         clock uncertainty           -0.337    12.363    
    SLICE_X26Y96         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    12.344    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         12.344    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.580ns (13.418%)  route 3.743ns (86.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.697     2.697    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X37Y94         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDCE (Prop_fdce_C_Q)         0.456     3.153 r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[41]/Q
                         net (fo=5, routed)           1.867     5.019    design_1_i/axi_regmap_0/U0/REG0_IN[9]
    SLICE_X37Y92         LUT4 (Prop_lut4_I2_O)        0.124     5.143 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[9]_INST_0/O
                         net (fo=1, routed)           1.876     7.019    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.524    12.703    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism              0.000    12.703    
                         clock uncertainty           -0.337    12.366    
    SLICE_X30Y92         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    12.525    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                          -7.019    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 0.580ns (14.417%)  route 3.443ns (85.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.889ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.889     2.889    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X37Y97         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.456     3.345 r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[19]/Q
                         net (fo=6, routed)           1.676     5.021    design_1_i/axi_regmap_0/U0/REG1_IN[19]
    SLICE_X38Y95         LUT4 (Prop_lut4_I0_O)        0.124     5.145 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[19]_INST_0/O
                         net (fo=1, routed)           1.768     6.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X34Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism              0.000    12.659    
                         clock uncertainty           -0.337    12.322    
    SLICE_X34Y93         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    12.481    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         12.481    
                         arrival time                          -6.912    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.580ns (15.139%)  route 3.251ns (84.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.896     2.896    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X37Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDCE (Prop_fdce_C_Q)         0.456     3.352 r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[43]/Q
                         net (fo=5, routed)           1.369     4.721    design_1_i/axi_regmap_0/U0/REG0_IN[11]
    SLICE_X37Y93         LUT4 (Prop_lut4_I2_O)        0.124     4.845 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[11]_INST_0/O
                         net (fo=1, routed)           1.882     6.727    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.523    12.702    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism              0.000    12.702    
                         clock uncertainty           -0.337    12.365    
    SLICE_X30Y90         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.335    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -6.727    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 0.580ns (13.648%)  route 3.670ns (86.352%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.588     2.588    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X31Y93         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.456     3.044 r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[63]/Q
                         net (fo=2, routed)           1.633     4.677    design_1_i/axi_regmap_0/U0/REG0_IN[31]
    SLICE_X30Y93         LUT4 (Prop_lut4_I2_O)        0.124     4.801 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[31]_INST_0/O
                         net (fo=1, routed)           2.037     6.838    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.521    12.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism              0.000    12.700    
                         clock uncertainty           -0.337    12.363    
    SLICE_X26Y96         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    12.522    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                          -6.838    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.715ns (18.173%)  route 3.219ns (81.827%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.697     2.697    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X37Y94         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDCE (Prop_fdce_C_Q)         0.419     3.116 r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[42]/Q
                         net (fo=5, routed)           1.166     4.282    design_1_i/axi_regmap_0/U0/REG0_IN[10]
    SLICE_X36Y93         LUT4 (Prop_lut4_I2_O)        0.296     4.578 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[10]_INST_0/O
                         net (fo=1, routed)           2.053     6.631    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.520    12.699    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism              0.000    12.699    
                         clock uncertainty           -0.337    12.362    
    SLICE_X26Y91         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.318    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                  5.686    

Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.642ns (17.470%)  route 3.033ns (82.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.896     2.896    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X36Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.518     3.414 r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[55]/Q
                         net (fo=6, routed)           1.912     5.325    design_1_i/axi_regmap_0/U0/REG0_IN[23]
    SLICE_X35Y96         LUT4 (Prop_lut4_I2_O)        0.124     5.449 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[23]_INST_0/O
                         net (fo=1, routed)           1.121     6.571    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.480    12.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism              0.000    12.659    
                         clock uncertainty           -0.337    12.322    
    SLICE_X34Y95         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    12.303    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -6.571    
  -------------------------------------------------------------------
                         slack                                  5.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.209ns (12.876%)  route 1.414ns (87.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.385ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.385     0.385    design_1_i/multiplier_0/U0/CONT/clk
    SLICE_X30Y91         FDCE                                         r  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDCE (Prop_fdce_C_Q)         0.164     0.549 r  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[5]/Q
                         net (fo=2, routed)           0.671     1.221    design_1_i/axi_regmap_0/U0/REG2_IN[0]
    SLICE_X30Y91         LUT6 (Prop_lut6_I1_O)        0.045     1.266 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[0]_INST_0/O
                         net (fo=1, routed)           0.743     2.008    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.337     1.546    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.663    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.186ns (12.456%)  route 1.307ns (87.544%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.713     0.713    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X35Y97         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDCE (Prop_fdce_C_Q)         0.141     0.854 r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[21]/Q
                         net (fo=5, routed)           0.784     1.638    design_1_i/axi_regmap_0/U0/REG1_IN[21]
    SLICE_X35Y96         LUT4 (Prop_lut4_I0_O)        0.045     1.683 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[21]_INST_0/O
                         net (fo=1, routed)           0.523     2.206    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.337     1.528    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.643    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.186ns (11.437%)  route 1.440ns (88.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.603     0.603    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X33Y91         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDCE (Prop_fdce_C_Q)         0.141     0.744 r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[36]/Q
                         net (fo=5, routed)           0.649     1.393    design_1_i/axi_regmap_0/U0/REG0_IN[4]
    SLICE_X33Y91         LUT4 (Prop_lut4_I2_O)        0.045     1.438 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[4]_INST_0/O
                         net (fo=1, routed)           0.791     2.229    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.337     1.546    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.655    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.226ns (14.574%)  route 1.325ns (85.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.713     0.713    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X35Y97         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDCE (Prop_fdce_C_Q)         0.128     0.841 r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[25]/Q
                         net (fo=6, routed)           0.538     1.378    design_1_i/axi_regmap_0/U0/REG1_IN[25]
    SLICE_X33Y96         LUT4 (Prop_lut4_I0_O)        0.098     1.476 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[25]_INST_0/O
                         net (fo=1, routed)           0.787     2.263    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.337     1.546    
    SLICE_X26Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.663    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.186ns (11.802%)  route 1.390ns (88.198%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.671     0.671    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X35Y90         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDCE (Prop_fdce_C_Q)         0.141     0.812 r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[5]/Q
                         net (fo=6, routed)           0.760     1.572    design_1_i/axi_regmap_0/U0/REG1_IN[5]
    SLICE_X35Y90         LUT4 (Prop_lut4_I0_O)        0.045     1.617 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[5]_INST_0/O
                         net (fo=1, routed)           0.630     2.247    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.337     1.527    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.636    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.186ns (11.483%)  route 1.434ns (88.517%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.713     0.713    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X35Y97         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDCE (Prop_fdce_C_Q)         0.141     0.854 r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[24]/Q
                         net (fo=6, routed)           0.641     1.495    design_1_i/axi_regmap_0/U0/REG1_IN[24]
    SLICE_X35Y96         LUT4 (Prop_lut4_I0_O)        0.045     1.540 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[24]_INST_0/O
                         net (fo=1, routed)           0.793     2.333    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.337     1.528    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.711    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.186ns (10.851%)  route 1.528ns (89.149%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.671     0.671    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X35Y90         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDCE (Prop_fdce_C_Q)         0.141     0.812 r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[6]/Q
                         net (fo=4, routed)           0.786     1.598    design_1_i/axi_regmap_0/U0/REG1_IN[6]
    SLICE_X34Y90         LUT4 (Prop_lut4_I0_O)        0.045     1.643 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[6]_INST_0/O
                         net (fo=1, routed)           0.742     2.386    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.337     1.546    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.729    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.246ns (16.869%)  route 1.212ns (83.131%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.873     0.873    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X34Y96         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDCE (Prop_fdce_C_Q)         0.148     1.021 r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[27]/Q
                         net (fo=5, routed)           0.492     1.513    design_1_i/axi_regmap_0/U0/REG1_IN[27]
    SLICE_X32Y96         LUT4 (Prop_lut4_I0_O)        0.098     1.611 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[27]_INST_0/O
                         net (fo=1, routed)           0.720     2.331    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.337     1.546    
    SLICE_X26Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.661    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.227ns (13.839%)  route 1.413ns (86.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.713     0.713    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X35Y97         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDCE (Prop_fdce_C_Q)         0.128     0.841 r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[22]/Q
                         net (fo=5, routed)           0.688     1.529    design_1_i/axi_regmap_0/U0/REG1_IN[22]
    SLICE_X33Y95         LUT4 (Prop_lut4_I0_O)        0.099     1.628 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[22]_INST_0/O
                         net (fo=1, routed)           0.725     2.353    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism              0.000     1.210    
                         clock uncertainty            0.337     1.547    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.656    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.186ns (11.491%)  route 1.433ns (88.509%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.791     0.791    design_1_i/multiplier_0/U0/MULT/PROD/clk
    SLICE_X35Y93         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDCE (Prop_fdce_C_Q)         0.141     0.932 r  design_1_i/multiplier_0/U0/MULT/PROD/Q_reg[39]/Q
                         net (fo=6, routed)           0.811     1.743    design_1_i/axi_regmap_0/U0/REG0_IN[7]
    SLICE_X35Y92         LUT4 (Prop_lut4_I2_O)        0.045     1.788 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[7]_INST_0/O
                         net (fo=1, routed)           0.622     2.409    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.337     1.527    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.710    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.699    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        5.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.585ns  (logic 0.580ns (16.178%)  route 3.005ns (83.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.459ns = ( 22.459 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652    12.946    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y96         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.456    13.402 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][15]/Q
                         net (fo=1, routed)           3.005    16.407    design_1_i/multiplier_0/U0/CONT/A[15]
    SLICE_X33Y95         LUT4 (Prop_lut4_I0_O)        0.124    16.531 r  design_1_i/multiplier_0/U0/CONT/Q[15]_i_1/O
                         net (fo=1, routed)           0.000    16.531    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[63]_0[15]
    SLICE_X33Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.459    22.459    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X33Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[15]/C
                         clock pessimism              0.000    22.459    
                         clock uncertainty           -0.337    22.122    
    SLICE_X33Y95         FDCE (Setup_fdce_C_D)        0.029    22.151    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         22.151    
                         arrival time                         -16.531    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.129ns  (logic 0.747ns (23.876%)  route 2.382ns (76.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.113ns = ( 22.113 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    12.993    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y96         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.419    13.412 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][31]/Q
                         net (fo=1, routed)           2.382    15.794    design_1_i/multiplier_0/U0/CONT/B[31]
    SLICE_X31Y95         LUT3 (Prop_lut3_I2_O)        0.328    16.122 r  design_1_i/multiplier_0/U0/CONT/Q[31]_i_2/O
                         net (fo=1, routed)           0.000    16.122    design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[31]_1[31]
    SLICE_X31Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.113    22.113    design_1_i/multiplier_0/U0/MULT/MULT/clk
    SLICE_X31Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[31]/C
                         clock pessimism              0.000    22.113    
                         clock uncertainty           -0.337    21.775    
    SLICE_X31Y95         FDCE (Setup_fdce_C_D)        0.075    21.850    design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         21.850    
                         arrival time                         -16.122    
  -------------------------------------------------------------------
                         slack                                  5.729    

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.429ns  (logic 0.779ns (22.715%)  route 2.650ns (77.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.459ns = ( 22.459 - 20.000 ) 
    Source Clock Delay      (SCD):    2.947ns = ( 12.947 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.653    12.947    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y97         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.478    13.425 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][28]/Q
                         net (fo=1, routed)           2.650    16.075    design_1_i/multiplier_0/U0/CONT/A[28]
    SLICE_X33Y95         LUT4 (Prop_lut4_I0_O)        0.301    16.376 r  design_1_i/multiplier_0/U0/CONT/Q[28]_i_1/O
                         net (fo=1, routed)           0.000    16.376    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[63]_0[28]
    SLICE_X33Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.459    22.459    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X33Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[28]/C
                         clock pessimism              0.000    22.459    
                         clock uncertainty           -0.337    22.122    
    SLICE_X33Y95         FDCE (Setup_fdce_C_D)        0.031    22.153    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         22.153    
                         arrival time                         -16.376    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.368ns  (logic 0.580ns (17.221%)  route 2.788ns (82.779%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 22.372 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652    12.946    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y96         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.456    13.402 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][17]/Q
                         net (fo=1, routed)           2.788    16.190    design_1_i/multiplier_0/U0/CONT/A[17]
    SLICE_X38Y96         LUT4 (Prop_lut4_I0_O)        0.124    16.314 r  design_1_i/multiplier_0/U0/CONT/Q[17]_i_1/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[63]_0[17]
    SLICE_X38Y96         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.372    22.372    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X38Y96         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[17]/C
                         clock pessimism              0.000    22.372    
                         clock uncertainty           -0.337    22.035    
    SLICE_X38Y96         FDCE (Setup_fdce_C_D)        0.081    22.116    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         22.116    
                         arrival time                         -16.314    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.338ns  (logic 0.776ns (23.244%)  route 2.562ns (76.756%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 22.362 - 20.000 ) 
    Source Clock Delay      (SCD):    2.947ns = ( 12.947 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.653    12.947    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y97         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.478    13.425 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][30]/Q
                         net (fo=1, routed)           2.562    15.987    design_1_i/multiplier_0/U0/CONT/A[30]
    SLICE_X32Y94         LUT4 (Prop_lut4_I0_O)        0.298    16.285 r  design_1_i/multiplier_0/U0/CONT/Q[30]_i_1/O
                         net (fo=1, routed)           0.000    16.285    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[63]_0[30]
    SLICE_X32Y94         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.362    22.362    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X32Y94         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[30]/C
                         clock pessimism              0.000    22.362    
                         clock uncertainty           -0.337    22.025    
    SLICE_X32Y94         FDCE (Setup_fdce_C_D)        0.081    22.106    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[30]
  -------------------------------------------------------------------
                         required time                         22.106    
                         arrival time                         -16.285    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.073ns  (logic 0.642ns (20.891%)  route 2.431ns (79.109%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.228ns = ( 22.228 - 20.000 ) 
    Source Clock Delay      (SCD):    2.947ns = ( 12.947 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.653    12.947    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y97         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.518    13.465 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][19]/Q
                         net (fo=1, routed)           2.431    15.896    design_1_i/multiplier_0/U0/CONT/A[19]
    SLICE_X38Y97         LUT4 (Prop_lut4_I0_O)        0.124    16.020 r  design_1_i/multiplier_0/U0/CONT/Q[19]_i_1/O
                         net (fo=1, routed)           0.000    16.020    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[63]_0[19]
    SLICE_X38Y97         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.228    22.228    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X38Y97         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[19]/C
                         clock pessimism              0.000    22.228    
                         clock uncertainty           -0.337    21.890    
    SLICE_X38Y97         FDCE (Setup_fdce_C_D)        0.081    21.971    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         21.971    
                         arrival time                         -16.020    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.199ns  (logic 0.580ns (18.129%)  route 2.619ns (81.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 22.372 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652    12.946    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X33Y96         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.456    13.402 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][16]/Q
                         net (fo=1, routed)           2.619    16.021    design_1_i/multiplier_0/U0/CONT/A[16]
    SLICE_X38Y96         LUT4 (Prop_lut4_I0_O)        0.124    16.145 r  design_1_i/multiplier_0/U0/CONT/Q[16]_i_1/O
                         net (fo=1, routed)           0.000    16.145    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[63]_0[16]
    SLICE_X38Y96         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.372    22.372    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X38Y96         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[16]/C
                         clock pessimism              0.000    22.372    
                         clock uncertainty           -0.337    22.035    
    SLICE_X38Y96         FDCE (Setup_fdce_C_D)        0.077    22.112    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         22.112    
                         arrival time                         -16.145    
  -------------------------------------------------------------------
                         slack                                  5.967    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.116ns  (logic 0.642ns (20.605%)  route 2.474ns (79.395%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 22.362 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652    12.946    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X34Y94         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.518    13.464 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][12]/Q
                         net (fo=1, routed)           2.474    15.938    design_1_i/multiplier_0/U0/CONT/A[12]
    SLICE_X33Y94         LUT4 (Prop_lut4_I0_O)        0.124    16.062 r  design_1_i/multiplier_0/U0/CONT/Q[12]_i_1/O
                         net (fo=1, routed)           0.000    16.062    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[63]_0[12]
    SLICE_X33Y94         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.362    22.362    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X33Y94         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[12]/C
                         clock pessimism              0.000    22.362    
                         clock uncertainty           -0.337    22.025    
    SLICE_X33Y94         FDCE (Setup_fdce_C_D)        0.029    22.054    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         22.054    
                         arrival time                         -16.062    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.515ns  (logic 0.608ns (24.178%)  route 1.907ns (75.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.113ns = ( 22.113 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    12.993    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y94         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.456    13.449 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][2]/Q
                         net (fo=1, routed)           1.276    14.725    design_1_i/multiplier_0/U0/CONT/B[2]
    SLICE_X31Y94         LUT4 (Prop_lut4_I0_O)        0.152    14.877 r  design_1_i/multiplier_0/U0/CONT/Q[2]_i_1__0/O
                         net (fo=1, routed)           0.631    15.508    design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[31]_1[2]
    SLICE_X31Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.113    22.113    design_1_i/multiplier_0/U0/MULT/MULT/clk
    SLICE_X31Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[2]/C
                         clock pessimism              0.000    22.113    
                         clock uncertainty           -0.337    21.775    
    SLICE_X31Y95         FDCE (Setup_fdce_C_D)       -0.264    21.511    design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         21.511    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                  6.004    

Slack (MET) :             6.019ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.099ns  (logic 0.642ns (20.716%)  route 2.457ns (79.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.325ns = ( 22.325 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652    12.946    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X34Y94         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.518    13.464 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][10]/Q
                         net (fo=1, routed)           2.457    15.921    design_1_i/multiplier_0/U0/CONT/A[10]
    SLICE_X36Y94         LUT4 (Prop_lut4_I0_O)        0.124    16.045 r  design_1_i/multiplier_0/U0/CONT/Q[10]_i_1/O
                         net (fo=1, routed)           0.000    16.045    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[63]_0[10]
    SLICE_X36Y94         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         2.325    22.325    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X36Y94         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[10]/C
                         clock pessimism              0.000    22.325    
                         clock uncertainty           -0.337    21.987    
    SLICE_X36Y94         FDCE (Setup_fdce_C_D)        0.077    22.064    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         22.064    
                         arrival time                         -16.045    
  -------------------------------------------------------------------
                         slack                                  6.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.245ns (39.860%)  route 0.370ns (60.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X34Y94         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][7]/Q
                         net (fo=1, routed)           0.370     1.411    design_1_i/multiplier_0/U0/CONT/A[7]
    SLICE_X34Y92         LUT4 (Prop_lut4_I0_O)        0.097     1.508 r  design_1_i/multiplier_0/U0/CONT/Q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.508    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[63]_0[7]
    SLICE_X34Y92         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.986     0.986    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X34Y92         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[7]/C
                         clock pessimism              0.000     0.986    
                         clock uncertainty            0.337     1.323    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.131     1.454    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.885%)  route 0.194ns (51.115%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y98         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][30]/Q
                         net (fo=1, routed)           0.194     1.248    design_1_i/multiplier_0/U0/CONT/B[30]
    SLICE_X30Y98         LUT4 (Prop_lut4_I0_O)        0.045     1.293 r  design_1_i/multiplier_0/U0/CONT/Q[30]_i_1__0/O
                         net (fo=1, routed)           0.000     1.293    design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[31]_1[30]
    SLICE_X30Y98         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.779     0.779    design_1_i/multiplier_0/U0/MULT/MULT/clk
    SLICE_X30Y98         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[30]/C
                         clock pessimism              0.000     0.779    
                         clock uncertainty            0.337     1.116    
    SLICE_X30Y98         FDCE (Hold_fdce_C_D)         0.121     1.237    design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.226ns (24.412%)  route 0.700ns (75.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y94         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][9]/Q
                         net (fo=1, routed)           0.700     1.739    design_1_i/multiplier_0/U0/CONT/B[9]
    SLICE_X30Y93         LUT4 (Prop_lut4_I0_O)        0.098     1.837 r  design_1_i/multiplier_0/U0/CONT/Q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.837    design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[31]_1[9]
    SLICE_X30Y93         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         1.319     1.319    design_1_i/multiplier_0/U0/MULT/MULT/clk
    SLICE_X30Y93         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[9]/C
                         clock pessimism              0.000     1.319    
                         clock uncertainty            0.337     1.657    
    SLICE_X30Y93         FDCE (Hold_fdce_C_D)         0.121     1.778    design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.136%)  route 0.225ns (51.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.559     0.895    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y98         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][20]/Q
                         net (fo=1, routed)           0.225     1.284    design_1_i/multiplier_0/U0/CONT/B[20]
    SLICE_X33Y98         LUT4 (Prop_lut4_I0_O)        0.045     1.329 r  design_1_i/multiplier_0/U0/CONT/Q[20]_i_1__0/O
                         net (fo=1, routed)           0.000     1.329    design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[31]_1[20]
    SLICE_X33Y98         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.839     0.839    design_1_i/multiplier_0/U0/MULT/MULT/clk
    SLICE_X33Y98         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[20]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.337     1.176    
    SLICE_X33Y98         FDCE (Hold_fdce_C_D)         0.092     1.268    design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.862%)  route 0.203ns (52.138%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y98         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][28]/Q
                         net (fo=1, routed)           0.203     1.256    design_1_i/multiplier_0/U0/CONT/B[28]
    SLICE_X30Y98         LUT4 (Prop_lut4_I0_O)        0.045     1.301 r  design_1_i/multiplier_0/U0/CONT/Q[28]_i_1__0/O
                         net (fo=1, routed)           0.000     1.301    design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[31]_1[28]
    SLICE_X30Y98         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.779     0.779    design_1_i/multiplier_0/U0/MULT/MULT/clk
    SLICE_X30Y98         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[28]/C
                         clock pessimism              0.000     0.779    
                         clock uncertainty            0.337     1.116    
    SLICE_X30Y98         FDCE (Hold_fdce_C_D)         0.121     1.237    design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.549%)  route 0.639ns (77.451%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y96         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][14]/Q
                         net (fo=1, routed)           0.639     1.691    design_1_i/multiplier_0/U0/CONT/B[14]
    SLICE_X31Y95         LUT4 (Prop_lut4_I0_O)        0.045     1.736 r  design_1_i/multiplier_0/U0/CONT/Q[14]_i_1__0/O
                         net (fo=1, routed)           0.000     1.736    design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[31]_1[14]
    SLICE_X31Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         1.242     1.242    design_1_i/multiplier_0/U0/MULT/MULT/clk
    SLICE_X31Y95         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[14]/C
                         clock pessimism              0.000     1.242    
                         clock uncertainty            0.337     1.579    
    SLICE_X31Y95         FDCE (Hold_fdce_C_D)         0.091     1.670    design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.246ns (54.973%)  route 0.201ns (45.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.559     0.895    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y97         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][27]/Q
                         net (fo=1, routed)           0.201     1.244    design_1_i/multiplier_0/U0/CONT/A[27]
    SLICE_X32Y96         LUT4 (Prop_lut4_I0_O)        0.098     1.342 r  design_1_i/multiplier_0/U0/CONT/Q[27]_i_1/O
                         net (fo=1, routed)           0.000     1.342    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[63]_0[27]
    SLICE_X32Y96         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.816     0.816    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X32Y96         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[27]/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.337     1.154    
    SLICE_X32Y96         FDCE (Hold_fdce_C_D)         0.120     1.274    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.226ns (42.222%)  route 0.309ns (57.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y96         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][18]/Q
                         net (fo=1, routed)           0.309     1.349    design_1_i/multiplier_0/U0/CONT/B[18]
    SLICE_X31Y97         LUT4 (Prop_lut4_I0_O)        0.098     1.447 r  design_1_i/multiplier_0/U0/CONT/Q[18]_i_1__0/O
                         net (fo=1, routed)           0.000     1.447    design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[31]_1[18]
    SLICE_X31Y97         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.949     0.949    design_1_i/multiplier_0/U0/MULT/MULT/clk
    SLICE_X31Y97         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[18]/C
                         clock pessimism              0.000     0.949    
                         clock uncertainty            0.337     1.286    
    SLICE_X31Y97         FDCE (Hold_fdce_C_D)         0.092     1.378    design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.230ns (37.207%)  route 0.388ns (62.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y93         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][5]/Q
                         net (fo=1, routed)           0.388     1.428    design_1_i/multiplier_0/U0/CONT/A[5]
    SLICE_X34Y92         LUT4 (Prop_lut4_I0_O)        0.102     1.530 r  design_1_i/multiplier_0/U0/CONT/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.530    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[63]_0[5]
    SLICE_X34Y92         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.986     0.986    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X34Y92         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[5]/C
                         clock pessimism              0.000     0.986    
                         clock uncertainty            0.337     1.323    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.131     1.454    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.891%)  route 0.152ns (42.109%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.717ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.559     0.895    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y97         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][24]/Q
                         net (fo=1, routed)           0.152     1.211    design_1_i/multiplier_0/U0/CONT/A[24]
    SLICE_X34Y98         LUT4 (Prop_lut4_I0_O)        0.045     1.256 r  design_1_i/multiplier_0/U0/CONT/Q[24]_i_1/O
                         net (fo=1, routed)           0.000     1.256    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[63]_0[24]
    SLICE_X34Y98         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.717     0.717    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X34Y98         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[24]/C
                         clock pessimism              0.000     0.717    
                         clock uncertainty            0.337     1.054    
    SLICE_X34Y98         FDCE (Hold_fdce_C_D)         0.121     1.175    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.080    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.221ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/CONT/i_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.896ns  (logic 0.456ns (11.705%)  route 3.440ns (88.295%))
  Logic Levels:           0  
  Clock Path Skew:        -2.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 20.853 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 12.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.700    12.994    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.456    13.450 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         3.440    16.890    design_1_i/multiplier_0/U0/CONT/rst
    SLICE_X31Y91         FDCE                                         f  design_1_i/multiplier_0/U0/CONT/i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.853    20.853    design_1_i/multiplier_0/U0/CONT/clk
    SLICE_X31Y91         FDCE                                         r  design_1_i/multiplier_0/U0/CONT/i_reg[0]/C
                         clock pessimism              0.000    20.853    
                         clock uncertainty           -0.337    20.516    
    SLICE_X31Y91         FDCE (Recov_fdce_C_CLR)     -0.405    20.111    design_1_i/multiplier_0/U0/CONT/i_reg[0]
  -------------------------------------------------------------------
                         required time                         20.111    
                         arrival time                         -16.890    
  -------------------------------------------------------------------
                         slack                                  3.221    

Slack (MET) :             3.221ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/CONT/i_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.896ns  (logic 0.456ns (11.705%)  route 3.440ns (88.295%))
  Logic Levels:           0  
  Clock Path Skew:        -2.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 20.853 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 12.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.700    12.994    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.456    13.450 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         3.440    16.890    design_1_i/multiplier_0/U0/CONT/rst
    SLICE_X31Y91         FDCE                                         f  design_1_i/multiplier_0/U0/CONT/i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.853    20.853    design_1_i/multiplier_0/U0/CONT/clk
    SLICE_X31Y91         FDCE                                         r  design_1_i/multiplier_0/U0/CONT/i_reg[1]/C
                         clock pessimism              0.000    20.853    
                         clock uncertainty           -0.337    20.516    
    SLICE_X31Y91         FDCE (Recov_fdce_C_CLR)     -0.405    20.111    design_1_i/multiplier_0/U0/CONT/i_reg[1]
  -------------------------------------------------------------------
                         required time                         20.111    
                         arrival time                         -16.890    
  -------------------------------------------------------------------
                         slack                                  3.221    

Slack (MET) :             3.221ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/CONT/i_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.896ns  (logic 0.456ns (11.705%)  route 3.440ns (88.295%))
  Logic Levels:           0  
  Clock Path Skew:        -2.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 20.853 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 12.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.700    12.994    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.456    13.450 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         3.440    16.890    design_1_i/multiplier_0/U0/CONT/rst
    SLICE_X31Y91         FDCE                                         f  design_1_i/multiplier_0/U0/CONT/i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.853    20.853    design_1_i/multiplier_0/U0/CONT/clk
    SLICE_X31Y91         FDCE                                         r  design_1_i/multiplier_0/U0/CONT/i_reg[2]/C
                         clock pessimism              0.000    20.853    
                         clock uncertainty           -0.337    20.516    
    SLICE_X31Y91         FDCE (Recov_fdce_C_CLR)     -0.405    20.111    design_1_i/multiplier_0/U0/CONT/i_reg[2]
  -------------------------------------------------------------------
                         required time                         20.111    
                         arrival time                         -16.890    
  -------------------------------------------------------------------
                         slack                                  3.221    

Slack (MET) :             3.221ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/CONT/i_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.896ns  (logic 0.456ns (11.705%)  route 3.440ns (88.295%))
  Logic Levels:           0  
  Clock Path Skew:        -2.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 20.853 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 12.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.700    12.994    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.456    13.450 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         3.440    16.890    design_1_i/multiplier_0/U0/CONT/rst
    SLICE_X31Y91         FDCE                                         f  design_1_i/multiplier_0/U0/CONT/i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.853    20.853    design_1_i/multiplier_0/U0/CONT/clk
    SLICE_X31Y91         FDCE                                         r  design_1_i/multiplier_0/U0/CONT/i_reg[3]/C
                         clock pessimism              0.000    20.853    
                         clock uncertainty           -0.337    20.516    
    SLICE_X31Y91         FDCE (Recov_fdce_C_CLR)     -0.405    20.111    design_1_i/multiplier_0/U0/CONT/i_reg[3]
  -------------------------------------------------------------------
                         required time                         20.111    
                         arrival time                         -16.890    
  -------------------------------------------------------------------
                         slack                                  3.221    

Slack (MET) :             3.221ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/CONT/i_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.896ns  (logic 0.456ns (11.705%)  route 3.440ns (88.295%))
  Logic Levels:           0  
  Clock Path Skew:        -2.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 20.853 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 12.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.700    12.994    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.456    13.450 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         3.440    16.890    design_1_i/multiplier_0/U0/CONT/rst
    SLICE_X31Y91         FDCE                                         f  design_1_i/multiplier_0/U0/CONT/i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.853    20.853    design_1_i/multiplier_0/U0/CONT/clk
    SLICE_X31Y91         FDCE                                         r  design_1_i/multiplier_0/U0/CONT/i_reg[4]/C
                         clock pessimism              0.000    20.853    
                         clock uncertainty           -0.337    20.516    
    SLICE_X31Y91         FDCE (Recov_fdce_C_CLR)     -0.405    20.111    design_1_i/multiplier_0/U0/CONT/i_reg[4]
  -------------------------------------------------------------------
                         required time                         20.111    
                         arrival time                         -16.890    
  -------------------------------------------------------------------
                         slack                                  3.221    

Slack (MET) :             3.221ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/CONT/i_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.896ns  (logic 0.456ns (11.705%)  route 3.440ns (88.295%))
  Logic Levels:           0  
  Clock Path Skew:        -2.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 20.853 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 12.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.700    12.994    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.456    13.450 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         3.440    16.890    design_1_i/multiplier_0/U0/CONT/rst
    SLICE_X31Y91         FDCE                                         f  design_1_i/multiplier_0/U0/CONT/i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.853    20.853    design_1_i/multiplier_0/U0/CONT/clk
    SLICE_X31Y91         FDCE                                         r  design_1_i/multiplier_0/U0/CONT/i_reg[5]/C
                         clock pessimism              0.000    20.853    
                         clock uncertainty           -0.337    20.516    
    SLICE_X31Y91         FDCE (Recov_fdce_C_CLR)     -0.405    20.111    design_1_i/multiplier_0/U0/CONT/i_reg[5]
  -------------------------------------------------------------------
                         required time                         20.111    
                         arrival time                         -16.890    
  -------------------------------------------------------------------
                         slack                                  3.221    

Slack (MET) :             3.307ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.896ns  (logic 0.456ns (11.705%)  route 3.440ns (88.295%))
  Logic Levels:           0  
  Clock Path Skew:        -2.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 20.853 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 12.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.700    12.994    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.456    13.450 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         3.440    16.890    design_1_i/multiplier_0/U0/CONT/rst
    SLICE_X30Y91         FDCE                                         f  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.853    20.853    design_1_i/multiplier_0/U0/CONT/clk
    SLICE_X30Y91         FDCE                                         r  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.000    20.853    
                         clock uncertainty           -0.337    20.516    
    SLICE_X30Y91         FDCE (Recov_fdce_C_CLR)     -0.319    20.197    design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         20.197    
                         arrival time                         -16.890    
  -------------------------------------------------------------------
                         slack                                  3.307    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.463ns  (logic 0.456ns (13.170%)  route 3.007ns (86.830%))
  Logic Levels:           0  
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 20.823 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 12.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.700    12.994    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.456    13.450 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         3.007    16.457    design_1_i/multiplier_0/U0/CONT/rst
    SLICE_X31Y94         FDCE                                         f  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.823    20.823    design_1_i/multiplier_0/U0/CONT/clk
    SLICE_X31Y94         FDCE                                         r  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000    20.823    
                         clock uncertainty           -0.337    20.486    
    SLICE_X31Y94         FDCE (Recov_fdce_C_CLR)     -0.405    20.081    design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         20.081    
                         arrival time                         -16.457    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.463ns  (logic 0.456ns (13.170%)  route 3.007ns (86.830%))
  Logic Levels:           0  
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 20.823 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 12.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.700    12.994    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.456    13.450 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         3.007    16.457    design_1_i/multiplier_0/U0/MULT/MULT/rst
    SLICE_X30Y94         FDCE                                         f  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.823    20.823    design_1_i/multiplier_0/U0/MULT/MULT/clk
    SLICE_X30Y94         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[3]/C
                         clock pessimism              0.000    20.823    
                         clock uncertainty           -0.337    20.486    
    SLICE_X30Y94         FDCE (Recov_fdce_C_CLR)     -0.319    20.167    design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         20.167    
                         arrival time                         -16.457    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.463ns  (logic 0.456ns (13.170%)  route 3.007ns (86.830%))
  Logic Levels:           0  
  Clock Path Skew:        -2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 20.823 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 12.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.700    12.994    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.456    13.450 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         3.007    16.457    design_1_i/multiplier_0/U0/MULT/MULT/rst
    SLICE_X30Y94         FDCE                                         f  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.823    20.823    design_1_i/multiplier_0/U0/MULT/MULT/clk
    SLICE_X30Y94         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[4]/C
                         clock pessimism              0.000    20.823    
                         clock uncertainty           -0.337    20.486    
    SLICE_X30Y94         FDCE (Recov_fdce_C_CLR)     -0.319    20.167    design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         20.167    
                         arrival time                         -16.457    
  -------------------------------------------------------------------
                         slack                                  3.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.213%)  route 0.248ns (63.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         0.248     1.302    design_1_i/multiplier_0/U0/CONT/rst
    SLICE_X30Y97         FDCE                                         f  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.949     0.949    design_1_i/multiplier_0/U0/CONT/clk
    SLICE_X30Y97         FDCE                                         r  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.000     0.949    
                         clock uncertainty            0.337     1.286    
    SLICE_X30Y97         FDCE (Remov_fdce_C_CLR)     -0.067     1.219    design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.213%)  route 0.248ns (63.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         0.248     1.302    design_1_i/multiplier_0/U0/CONT/rst
    SLICE_X30Y97         FDCE                                         f  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.949     0.949    design_1_i/multiplier_0/U0/CONT/clk
    SLICE_X30Y97         FDCE                                         r  design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.000     0.949    
                         clock uncertainty            0.337     1.286    
    SLICE_X30Y97         FDCE (Remov_fdce_C_CLR)     -0.067     1.219    design_1_i/multiplier_0/U0/CONT/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.213%)  route 0.248ns (63.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         0.248     1.302    design_1_i/multiplier_0/U0/MULT/MULT/rst
    SLICE_X31Y97         FDCE                                         f  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.949     0.949    design_1_i/multiplier_0/U0/MULT/MULT/clk
    SLICE_X31Y97         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[16]/C
                         clock pessimism              0.000     0.949    
                         clock uncertainty            0.337     1.286    
    SLICE_X31Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.194    design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.213%)  route 0.248ns (63.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         0.248     1.302    design_1_i/multiplier_0/U0/MULT/MULT/rst
    SLICE_X31Y97         FDCE                                         f  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.949     0.949    design_1_i/multiplier_0/U0/MULT/MULT/clk
    SLICE_X31Y97         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[17]/C
                         clock pessimism              0.000     0.949    
                         clock uncertainty            0.337     1.286    
    SLICE_X31Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.194    design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.213%)  route 0.248ns (63.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         0.248     1.302    design_1_i/multiplier_0/U0/MULT/MULT/rst
    SLICE_X31Y97         FDCE                                         f  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.949     0.949    design_1_i/multiplier_0/U0/MULT/MULT/clk
    SLICE_X31Y97         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[18]/C
                         clock pessimism              0.000     0.949    
                         clock uncertainty            0.337     1.286    
    SLICE_X31Y97         FDCE (Remov_fdce_C_CLR)     -0.092     1.194    design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.141ns (14.047%)  route 0.863ns (85.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         0.863     1.916    design_1_i/multiplier_0/U0/MULT/MCND/rst
    SLICE_X36Y97         FDCE                                         f  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         1.438     1.438    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X36Y97         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[20]/C
                         clock pessimism              0.000     1.438    
                         clock uncertainty            0.337     1.775    
    SLICE_X36Y97         FDCE (Remov_fdce_C_CLR)     -0.067     1.708    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.141ns (14.047%)  route 0.863ns (85.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         0.863     1.916    design_1_i/multiplier_0/U0/MULT/MCND/rst
    SLICE_X36Y97         FDCE                                         f  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         1.438     1.438    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X36Y97         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[21]/C
                         clock pessimism              0.000     1.438    
                         clock uncertainty            0.337     1.775    
    SLICE_X36Y97         FDCE (Remov_fdce_C_CLR)     -0.067     1.708    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[45]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.141ns (14.047%)  route 0.863ns (85.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         0.863     1.916    design_1_i/multiplier_0/U0/MULT/MCND/rst
    SLICE_X36Y97         FDCE                                         f  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         1.438     1.438    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X36Y97         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[45]/C
                         clock pessimism              0.000     1.438    
                         clock uncertainty            0.337     1.775    
    SLICE_X36Y97         FDCE (Remov_fdce_C_CLR)     -0.067     1.708    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[46]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.141ns (14.047%)  route 0.863ns (85.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         0.863     1.916    design_1_i/multiplier_0/U0/MULT/MCND/rst
    SLICE_X36Y97         FDCE                                         f  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         1.438     1.438    design_1_i/multiplier_0/U0/MULT/MCND/clk
    SLICE_X36Y97         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[46]/C
                         clock pessimism              0.000     1.438    
                         clock uncertainty            0.337     1.775    
    SLICE_X36Y97         FDCE (Remov_fdce_C_CLR)     -0.067     1.708    design_1_i/multiplier_0/U0/MULT/MCND/Q_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.531%)  route 0.207ns (59.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X28Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=173, routed)         0.207     1.260    design_1_i/multiplier_0/U0/MULT/MULT/rst
    SLICE_X30Y98         FDCE                                         f  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=172, routed)         0.779     0.779    design_1_i/multiplier_0/U0/MULT/MULT/clk
    SLICE_X30Y98         FDCE                                         r  design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[27]/C
                         clock pessimism              0.000     0.779    
                         clock uncertainty            0.337     1.116    
    SLICE_X30Y98         FDCE (Remov_fdce_C_CLR)     -0.067     1.049    design_1_i/multiplier_0/U0/MULT/MULT/Q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.211    





