Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Mar 29 14:26:49 2024
| Host         : DESKTOP-AJ2V9VE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file digital_tube_hc595_control_sets_placed.rpt
| Design       : digital_tube_hc595
| Device       : xc7z015
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      4 |            1 |
|      5 |            1 |
|     11 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            2 |
| No           | No                    | Yes                    |              67 |           27 |
| No           | Yes                   | No                     |               5 |            2 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               5 |            2 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------+-----------------------------+------------------+----------------+
|   Clock Signal   |          Enable Signal          |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------+---------------------------------+-----------------------------+------------------+----------------+
|  clk_i_IBUF_BUFG | U_hc595_driver_0/dio_o_i_1_n_0  |                             |                1 |              1 |
|  clk_i_IBUF_BUFG | U_hc595_driver_0/rclk_o_i_1_n_0 | U_hc595_driver_0/reset_n_i  |                1 |              1 |
|  clk_i_IBUF_BUFG |                                 | U_digital_tube_0/sel_cnt[1] |                1 |              4 |
|  clk_i_IBUF_BUFG | U_hc595_driver_0/srclk_turn_cnt | U_hc595_driver_0/reset_n_i  |                2 |              5 |
|  clk_i_IBUF_BUFG |                                 |                             |                2 |             11 |
|  clk_i_IBUF_BUFG |                                 | U_hc595_driver_0/reset_n_i  |               28 |             68 |
+------------------+---------------------------------+-----------------------------+------------------+----------------+


