

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7'
================================================================
* Date:           Sat Jun  1 06:31:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doan
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   819216|   819216|  8.192 ms|  8.192 ms|  819216|  819216|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                           Loop Name                          |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7  |   819214|   819214|        19|          4|          1|  204800|       yes|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 4, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%s_130 = alloca i32 1" [Conv.cpp:198->CNN.cpp:47]   --->   Operation 22 'alloca' 's_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 23 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 24 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten196 = alloca i32 1"   --->   Operation 25 'alloca' 'indvar_flatten196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 26 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten211 = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 28 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten235 = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 0, i18 %indvar_flatten235"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln195 = store i6 0, i6 %n" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 32 'store' 'store_ln195' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten211"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln197 = store i6 0, i6 %y" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 34 'store' 'store_ln197' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten196"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln200 = store i6 0, i6 %k" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 36 'store' 'store_ln200' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln202 = store i3 0, i3 %j" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 37 'store' 'store_ln202' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln198 = store i32 0, i32 %s_130" [Conv.cpp:198->CNN.cpp:47]   --->   Operation 38 'store' 'store_ln198' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i342"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.89>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten196_load = load i9 %indvar_flatten196" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 40 'load' 'indvar_flatten196_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten211_load = load i14 %indvar_flatten211" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 41 'load' 'indvar_flatten211_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten235_load = load i18 %indvar_flatten235" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 42 'load' 'indvar_flatten235_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.87ns)   --->   "%icmp_ln195 = icmp_eq  i18 %indvar_flatten235_load, i18 204800" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 43 'icmp' 'icmp_ln195' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.87ns)   --->   "%add_ln195 = add i18 %indvar_flatten235_load, i18 1" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 44 'add' 'add_ln195' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln195 = br i1 %icmp_ln195, void %for.inc44.i358, void %VITIS_LOOP_77_1.i.preheader.exitStub" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 45 'br' 'br_ln195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [Conv.cpp:198->CNN.cpp:47]   --->   Operation 46 'load' 'j_load' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%k_load = load i6 %k" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 47 'load' 'k_load' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%y_load = load i6 %y" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 48 'load' 'y_load' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%n_load = load i6 %n" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 49 'load' 'n_load' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.83ns)   --->   "%icmp_ln197 = icmp_eq  i14 %indvar_flatten211_load, i14 6400" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 50 'icmp' 'icmp_ln197' <Predicate = (!icmp_ln195)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.38ns)   --->   "%select_ln195 = select i1 %icmp_ln197, i6 0, i6 %y_load" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 51 'select' 'select_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.28ns)   --->   "%xor_ln195 = xor i1 %icmp_ln197, i1 1" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 52 'xor' 'xor_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.67ns)   --->   "%icmp_ln202 = icmp_eq  i3 %j_load, i3 5" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 53 'icmp' 'icmp_ln202' <Predicate = (!icmp_ln195)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.77ns)   --->   "%icmp_ln200 = icmp_eq  i9 %indvar_flatten196_load, i9 160" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 54 'icmp' 'icmp_ln200' <Predicate = (!icmp_ln195)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.28ns)   --->   "%and_ln195_1 = and i1 %icmp_ln200, i1 %xor_ln195" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 55 'and' 'and_ln195_1' <Predicate = (!icmp_ln195)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.78ns)   --->   "%add_ln195_1 = add i6 %n_load, i6 1" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 56 'add' 'add_ln195_1' <Predicate = (!icmp_ln195)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.38ns)   --->   "%select_ln195_1 = select i1 %icmp_ln197, i6 %add_ln195_1, i6 %n_load" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 57 'select' 'select_ln195_1' <Predicate = (!icmp_ln195)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.78ns)   --->   "%add_ln197 = add i6 %select_ln195, i6 1" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 58 'add' 'add_ln197' <Predicate = (!icmp_ln195)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.28ns)   --->   "%or_ln197 = or i1 %and_ln195_1, i1 %icmp_ln197" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 59 'or' 'or_ln197' <Predicate = (!icmp_ln195)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.38ns)   --->   "%select_ln197 = select i1 %or_ln197, i6 0, i6 %k_load" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 60 'select' 'select_ln197' <Predicate = (!icmp_ln195)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln197)   --->   "%xor_ln197 = xor i1 %icmp_ln200, i1 1" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 61 'xor' 'xor_ln197' <Predicate = (!icmp_ln195)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln197)   --->   "%or_ln197_1 = or i1 %icmp_ln197, i1 %xor_ln197" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 62 'or' 'or_ln197_1' <Predicate = (!icmp_ln195)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln197)   --->   "%and_ln195 = and i1 %xor_ln195, i1 %icmp_ln202" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 63 'and' 'and_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln197 = and i1 %and_ln195, i1 %or_ln197_1" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 64 'and' 'and_ln197' <Predicate = (!icmp_ln195)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.38ns)   --->   "%select_ln197_2 = select i1 %and_ln195_1, i6 %add_ln197, i6 %select_ln195" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 65 'select' 'select_ln197_2' <Predicate = (!icmp_ln195)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.78ns)   --->   "%add_ln200 = add i6 %select_ln197, i6 1" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 66 'add' 'add_ln200' <Predicate = (!icmp_ln195)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln198)   --->   "%or_ln198 = or i1 %and_ln197, i1 %and_ln195_1" [Conv.cpp:198->CNN.cpp:47]   --->   Operation 67 'or' 'or_ln198' <Predicate = (!icmp_ln195)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln198)   --->   "%or_ln198_1 = or i1 %or_ln198, i1 %icmp_ln197" [Conv.cpp:198->CNN.cpp:47]   --->   Operation 68 'or' 'or_ln198_1' <Predicate = (!icmp_ln195)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln198 = select i1 %or_ln198_1, i3 0, i3 %j_load" [Conv.cpp:198->CNN.cpp:47]   --->   Operation 69 'select' 'select_ln198' <Predicate = (!icmp_ln195)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.38ns)   --->   "%select_ln200 = select i1 %and_ln197, i6 %add_ln200, i6 %select_ln197" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 70 'select' 'select_ln200' <Predicate = (!icmp_ln195)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%empty = trunc i6 %select_ln195_1" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 71 'trunc' 'empty' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %empty, i7 0" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 72 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%p_shl55_cast = zext i12 %p_shl" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 73 'zext' 'p_shl55_cast' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_shl15 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 74 'bitconcatenate' 'p_shl15' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_shl56_cast = zext i10 %p_shl15" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 75 'zext' 'p_shl56_cast' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_shl16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty, i3 0" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 76 'bitconcatenate' 'p_shl16' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i8 %p_shl16" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 77 'zext' 'zext_ln197' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln197_1 = zext i6 %select_ln197_2" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 78 'zext' 'zext_ln197_1' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i6 %select_ln200" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 79 'zext' 'zext_ln200' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i6 %select_ln200" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 80 'zext' 'zext_ln202' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%empty_148 = trunc i6 %select_ln200" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 81 'trunc' 'empty_148' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl17 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty_148, i2 0" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 82 'bitconcatenate' 'p_shl17' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl57_cast = zext i7 %p_shl17" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 83 'zext' 'p_shl57_cast' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 84 [3/3] (0.99ns) (grouped into DSP with root node add_ln203_3)   --->   "%mul_ln202 = mul i11 %zext_ln202, i11 44" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 84 'mul' 'mul_ln202' <Predicate = (!icmp_ln195)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln202_1 = zext i3 %select_ln198" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 85 'zext' 'zext_ln202_1' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln202_2 = zext i3 %select_ln198" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 86 'zext' 'zext_ln202_2' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.78ns)   --->   "%add_ln203 = add i10 %p_shl15, i10 %zext_ln200" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 87 'add' 'add_ln203' <Predicate = (!icmp_ln195)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i10 %add_ln203" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 88 'zext' 'zext_ln203' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.80ns)   --->   "%add_ln203_2 = add i13 %zext_ln203, i13 %p_shl55_cast" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 89 'add' 'add_ln203_2' <Predicate = (!icmp_ln195)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i13 %add_ln203_2" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 90 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_4 = add i13 %zext_ln202_2, i13 5148" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 91 'add' 'add_ln203_4' <Predicate = (!icmp_ln195)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 92 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln203_5 = add i13 %add_ln203_4, i13 %p_shl57_cast" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 92 'add' 'add_ln203_5' <Predicate = (!icmp_ln195)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i13 %add_ln203_5" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 93 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.82ns)   --->   "%add_ln203_1 = add i14 %zext_ln203_2, i14 %zext_ln203_1" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 94 'add' 'add_ln203_1' <Predicate = (!icmp_ln195)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i14 %add_ln203_1" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 95 'zext' 'zext_ln203_3' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%Weights_addr_88 = getelementptr i32 %Weights, i64 0, i64 %zext_ln203_3" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 96 'getelementptr' 'Weights_addr_88' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 97 [2/2] (1.23ns)   --->   "%Weights_load_88 = load i14 %Weights_addr_88" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 97 'load' 'Weights_load_88' <Predicate = (!icmp_ln195)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_2 : Operation 98 [1/1] (0.78ns)   --->   "%add_ln203_6 = add i6 %select_ln197_2, i6 %zext_ln202_1" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 98 'add' 'add_ln203_6' <Predicate = (!icmp_ln195)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.67ns)   --->   "%add_ln202 = add i3 %select_ln198, i3 1" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 99 'add' 'add_ln202' <Predicate = (!icmp_ln195)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.67ns)   --->   "%icmp_ln202_1 = icmp_eq  i3 %add_ln202, i3 5" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 100 'icmp' 'icmp_ln202_1' <Predicate = (!icmp_ln195)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.78ns)   --->   "%icmp_ln200_1 = icmp_eq  i6 %select_ln200, i6 31" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 101 'icmp' 'icmp_ln200_1' <Predicate = (!icmp_ln195)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.76ns)   --->   "%add_ln205_1 = add i9 %zext_ln197, i9 %zext_ln197_1" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 102 'add' 'add_ln205_1' <Predicate = (!icmp_ln195)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i9 %add_ln205_1" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 103 'zext' 'zext_ln205' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.78ns)   --->   "%add_ln205 = add i11 %zext_ln205, i11 %p_shl56_cast" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 104 'add' 'add_ln205' <Predicate = (!icmp_ln195)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %icmp_ln202_1, void %new.latch.for.inc.i342.split, void %last.iter.for.inc.i342.split" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 105 'br' 'br_ln202' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %icmp_ln200_1, void %new.latch.for.inc23.i345, void %last.iter.for.inc23.i345" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 106 'br' 'br_ln202' <Predicate = (!icmp_ln195 & icmp_ln202_1)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln202 = br void %new.latch.for.inc.i342.split" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 107 'br' 'br_ln202' <Predicate = (!icmp_ln195 & icmp_ln202_1)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln195 = store i18 %add_ln195, i18 %indvar_flatten235" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 108 'store' 'store_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.42>
ST_2 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln195 = store i6 %select_ln195_1, i6 %n" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 109 'store' 'store_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.42>
ST_2 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln197 = store i6 %select_ln197_2, i6 %y" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 110 'store' 'store_ln197' <Predicate = (!icmp_ln195)> <Delay = 0.42>
ST_2 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln200 = store i6 %select_ln200, i6 %k" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 111 'store' 'store_ln200' <Predicate = (!icmp_ln195)> <Delay = 0.42>
ST_2 : Operation 112 [1/1] (0.42ns)   --->   "%store_ln202 = store i3 %add_ln202, i3 %j" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 112 'store' 'store_ln202' <Predicate = (!icmp_ln195)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 113 [2/3] (0.99ns) (grouped into DSP with root node add_ln203_3)   --->   "%mul_ln202 = mul i11 %zext_ln202, i11 44" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 113 'mul' 'mul_ln202' <Predicate = (!icmp_ln195)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 114 [1/2] (1.23ns)   --->   "%Weights_load_88 = load i14 %Weights_addr_88" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 114 'load' 'Weights_load_88' <Predicate = (!icmp_ln195)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 115 [1/3] (0.00ns) (grouped into DSP with root node add_ln203_3)   --->   "%mul_ln202 = mul i11 %zext_ln202, i11 44" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 115 'mul' 'mul_ln202' <Predicate = (!icmp_ln195)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i6 %add_ln203_6" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 116 'zext' 'zext_ln203_4' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_4 : Operation 117 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln203_3 = add i11 %zext_ln203_4, i11 %mul_ln202" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 117 'add' 'add_ln203_3' <Predicate = (!icmp_ln195)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.88>
ST_5 : Operation 118 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln203_3 = add i11 %zext_ln203_4, i11 %mul_ln202" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 118 'add' 'add_ln203_3' <Predicate = (!icmp_ln195)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i11 %add_ln203_3" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 119 'zext' 'zext_ln203_5' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%OutPadConv7_addr = getelementptr i32 %OutPadConv7, i64 0, i64 %zext_ln203_5" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 120 'getelementptr' 'OutPadConv7_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_5 : Operation 121 [2/2] (1.23ns)   --->   "%OutPadConv7_load = load i11 %OutPadConv7_addr" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 121 'load' 'OutPadConv7_load' <Predicate = (!icmp_ln195)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1408> <RAM>
ST_5 : Operation 122 [1/1] (0.77ns)   --->   "%add_ln200_1 = add i9 %indvar_flatten196_load, i9 1" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 122 'add' 'add_ln200_1' <Predicate = (!icmp_ln195 & !or_ln197)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.39ns)   --->   "%select_ln200_1 = select i1 %or_ln197, i9 1, i9 %add_ln200_1" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 123 'select' 'select_ln200_1' <Predicate = (!icmp_ln195)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.83ns)   --->   "%add_ln197_1 = add i14 %indvar_flatten211_load, i14 1" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 124 'add' 'add_ln197_1' <Predicate = (!icmp_ln195 & !icmp_ln197)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.23ns)   --->   "%select_ln197_3 = select i1 %icmp_ln197, i14 1, i14 %add_ln197_1" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 125 'select' 'select_ln197_3' <Predicate = (!icmp_ln195)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.42ns)   --->   "%store_ln197 = store i14 %select_ln197_3, i14 %indvar_flatten211" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 126 'store' 'store_ln197' <Predicate = (!icmp_ln195)> <Delay = 0.42>
ST_5 : Operation 127 [1/1] (0.42ns)   --->   "%store_ln200 = store i9 %select_ln200_1, i9 %indvar_flatten196" [Conv.cpp:200->CNN.cpp:47]   --->   Operation 127 'store' 'store_ln200' <Predicate = (!icmp_ln195)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 128 [1/2] (1.23ns)   --->   "%OutPadConv7_load = load i11 %OutPadConv7_addr" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 128 'load' 'OutPadConv7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1408> <RAM>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln203 = bitcast i32 %Weights_load_88" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 129 'bitcast' 'bitcast_ln203' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [3/3] (7.01ns)   --->   "%mul21_i7 = fmul i32 %bitcast_ln203, i32 %OutPadConv7_load" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 130 'fmul' 'mul21_i7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 131 [2/3] (7.01ns)   --->   "%mul21_i7 = fmul i32 %bitcast_ln203, i32 %OutPadConv7_load" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 131 'fmul' 'mul21_i7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 132 [1/3] (7.01ns)   --->   "%mul21_i7 = fmul i32 %bitcast_ln203, i32 %OutPadConv7_load" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 132 'fmul' 'mul21_i7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.88>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%s_130_load = load i32 %s_130" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 133 'load' 's_130_load' <Predicate = (!or_ln197)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.44ns)   --->   "%select_ln197_1 = select i1 %or_ln197, i32 0, i32 %s_130_load" [Conv.cpp:197->CNN.cpp:47]   --->   Operation 134 'select' 'select_ln197_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln195 = zext i6 %select_ln195_1" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 135 'zext' 'zext_ln195' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.83ns)   --->   "%arrayidx51_sum = add i14 %zext_ln195, i14 10268" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 136 'add' 'arrayidx51_sum' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%arrayidx51_sum_cast = zext i14 %arrayidx51_sum" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 137 'zext' 'arrayidx51_sum_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%Weights_addr = getelementptr i32 %Weights, i64 0, i64 %arrayidx51_sum_cast" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 138 'getelementptr' 'Weights_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [2/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 139 'load' 'Weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_10 : Operation 140 [4/4] (6.43ns)   --->   "%s = fadd i32 %select_ln197_1, i32 %mul21_i7" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 140 'fadd' 's' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 141 [1/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 141 'load' 'Weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11065> <RAM>
ST_11 : Operation 142 [3/4] (6.43ns)   --->   "%s = fadd i32 %select_ln197_1, i32 %mul21_i7" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 142 'fadd' 's' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 143 [2/4] (6.43ns)   --->   "%s = fadd i32 %select_ln197_1, i32 %mul21_i7" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 143 'fadd' 's' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.86>
ST_13 : Operation 144 [1/4] (6.43ns)   --->   "%s = fadd i32 %select_ln197_1, i32 %mul21_i7" [Conv.cpp:203->CNN.cpp:47]   --->   Operation 144 'fadd' 's' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.42ns)   --->   "%store_ln198 = store i32 %s, i32 %s_130" [Conv.cpp:198->CNN.cpp:47]   --->   Operation 145 'store' 'store_ln198' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln202 = br void %for.inc.i342" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 146 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 0.00>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%empty_147 = bitcast i32 %Weights_load" [Conv.cpp:195->CNN.cpp:47]   --->   Operation 147 'bitcast' 'empty_147' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 148 [4/4] (6.43ns)   --->   "%add28_i7 = fadd i32 %s, i32 %empty_147" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 148 'fadd' 'add28_i7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 149 [3/4] (6.43ns)   --->   "%add28_i7 = fadd i32 %s, i32 %empty_147" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 149 'fadd' 'add28_i7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 169 'ret' 'ret_ln0' <Predicate = (icmp_ln195)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 150 [2/4] (6.43ns)   --->   "%add28_i7 = fadd i32 %s, i32 %empty_147" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 150 'fadd' 'add28_i7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 151 [1/4] (6.43ns)   --->   "%add28_i7 = fadd i32 %s, i32 %empty_147" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 151 'fadd' 'add28_i7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.78>
ST_19 : Operation 152 [2/2] (2.78ns)   --->   "%tmp_20 = fcmp_olt  i32 %add28_i7, i32 0" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 152 'fcmp' 'tmp_20' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.46>
ST_20 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_195_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_str"   --->   Operation 153 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 154 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 204800, i64 204800, i64 204800"   --->   Operation 154 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 155 [1/1] (0.00ns)   --->   "%specpipeline_ln198 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Conv.cpp:198->CNN.cpp:47]   --->   Operation 155 'specpipeline' 'specpipeline_ln198' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%bitcast_ln205 = bitcast i32 %add28_i7" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 156 'bitcast' 'bitcast_ln205' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln205, i32 23, i32 30" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 157 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln205 = trunc i32 %bitcast_ln205" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 158 'trunc' 'trunc_ln205' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (0.76ns)   --->   "%icmp_ln205 = icmp_ne  i8 %tmp_s, i8 255" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 159 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 160 [1/1] (0.92ns)   --->   "%icmp_ln205_1 = icmp_eq  i23 %trunc_ln205, i23 0" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 160 'icmp' 'icmp_ln205_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln205)   --->   "%or_ln205 = or i1 %icmp_ln205_1, i1 %icmp_ln205" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 161 'or' 'or_ln205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 162 [1/2] (2.78ns)   --->   "%tmp_20 = fcmp_olt  i32 %add28_i7, i32 0" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 162 'fcmp' 'tmp_20' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln205)   --->   "%and_ln205 = and i1 %or_ln205, i1 %tmp_20" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 163 'and' 'and_ln205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln205_1 = zext i11 %add_ln205" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 164 'zext' 'zext_ln205_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 165 [1/1] (0.00ns)   --->   "%OutConv7_addr = getelementptr i32 %OutConv7, i64 0, i64 %zext_ln205_1" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 165 'getelementptr' 'OutConv7_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 166 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln205 = select i1 %and_ln205, i32 0, i32 %add28_i7" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 166 'select' 'select_ln205' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 167 [1/1] (1.23ns)   --->   "%store_ln205 = store i32 %select_ln205, i11 %OutConv7_addr" [Conv.cpp:205->CNN.cpp:47]   --->   Operation 167 'store' 'store_ln205' <Predicate = (icmp_ln202_1 & icmp_ln200_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_20 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln202 = br void %new.latch.for.inc23.i345" [Conv.cpp:202->CNN.cpp:47]   --->   Operation 168 'br' 'br_ln202' <Predicate = (icmp_ln202_1 & icmp_ln200_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 18 bit ('indvar_flatten235') [11]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten235' [13]  (0.427 ns)

 <State 2>: 6.894ns
The critical path consists of the following:
	'load' operation 14 bit ('indvar_flatten211_load', Conv.cpp:197->CNN.cpp:47) on local variable 'indvar_flatten211' [24]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln197', Conv.cpp:197->CNN.cpp:47) [37]  (0.831 ns)
	'xor' operation 1 bit ('xor_ln195', Conv.cpp:195->CNN.cpp:47) [39]  (0.287 ns)
	'and' operation 1 bit ('and_ln195_1', Conv.cpp:195->CNN.cpp:47) [42]  (0.287 ns)
	'or' operation 1 bit ('or_ln197', Conv.cpp:197->CNN.cpp:47) [46]  (0.287 ns)
	'select' operation 6 bit ('select_ln197', Conv.cpp:197->CNN.cpp:47) [47]  (0.384 ns)
	'add' operation 6 bit ('add_ln200', Conv.cpp:200->CNN.cpp:47) [54]  (0.781 ns)
	'select' operation 6 bit ('select_ln200', Conv.cpp:200->CNN.cpp:47) [58]  (0.384 ns)
	'add' operation 10 bit ('add_ln203', Conv.cpp:203->CNN.cpp:47) [82]  (0.787 ns)
	'add' operation 13 bit ('add_ln203_2', Conv.cpp:203->CNN.cpp:47) [84]  (0.809 ns)
	'add' operation 14 bit ('add_ln203_1', Conv.cpp:203->CNN.cpp:47) [89]  (0.820 ns)
	'getelementptr' operation 14 bit ('Weights_addr_88', Conv.cpp:203->CNN.cpp:47) [91]  (0.000 ns)
	'load' operation 32 bit ('Weights_load_88', Conv.cpp:203->CNN.cpp:47) on array 'Weights' [92]  (1.237 ns)

 <State 3>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('Weights_load_88', Conv.cpp:203->CNN.cpp:47) on array 'Weights' [92]  (1.237 ns)

 <State 4>: 0.645ns
The critical path consists of the following:
	'mul' operation 11 bit of DSP[96] ('mul_ln202', Conv.cpp:202->CNN.cpp:47) [78]  (0.000 ns)
	'add' operation 11 bit of DSP[96] ('add_ln203_3', Conv.cpp:203->CNN.cpp:47) [96]  (0.645 ns)

 <State 5>: 1.882ns
The critical path consists of the following:
	'add' operation 11 bit of DSP[96] ('add_ln203_3', Conv.cpp:203->CNN.cpp:47) [96]  (0.645 ns)
	'getelementptr' operation 11 bit ('OutPadConv7_addr', Conv.cpp:203->CNN.cpp:47) [98]  (0.000 ns)
	'load' operation 32 bit ('OutPadConv7_load', Conv.cpp:203->CNN.cpp:47) on array 'OutPadConv7' [99]  (1.237 ns)

 <State 6>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('OutPadConv7_load', Conv.cpp:203->CNN.cpp:47) on array 'OutPadConv7' [99]  (1.237 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i7', Conv.cpp:203->CNN.cpp:47) [100]  (7.016 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i7', Conv.cpp:203->CNN.cpp:47) [100]  (7.016 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul21_i7', Conv.cpp:203->CNN.cpp:47) [100]  (7.016 ns)

 <State 10>: 6.886ns
The critical path consists of the following:
	'load' operation 32 bit ('s_130_load', Conv.cpp:197->CNN.cpp:47) on local variable 's', Conv.cpp:198->CNN.cpp:47 [30]  (0.000 ns)
	'select' operation 32 bit ('select_ln197_1', Conv.cpp:197->CNN.cpp:47) [48]  (0.449 ns)
	'fadd' operation 32 bit ('s', Conv.cpp:203->CNN.cpp:47) [101]  (6.437 ns)

 <State 11>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:203->CNN.cpp:47) [101]  (6.437 ns)

 <State 12>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:203->CNN.cpp:47) [101]  (6.437 ns)

 <State 13>: 6.864ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', Conv.cpp:203->CNN.cpp:47) [101]  (6.437 ns)
	'store' operation 0 bit ('store_ln198', Conv.cpp:198->CNN.cpp:47) of variable 's', Conv.cpp:203->CNN.cpp:47 on local variable 's', Conv.cpp:198->CNN.cpp:47 [140]  (0.427 ns)

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i7', Conv.cpp:205->CNN.cpp:47) [105]  (6.437 ns)

 <State 16>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i7', Conv.cpp:205->CNN.cpp:47) [105]  (6.437 ns)

 <State 17>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i7', Conv.cpp:205->CNN.cpp:47) [105]  (6.437 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add28_i7', Conv.cpp:205->CNN.cpp:47) [105]  (6.437 ns)

 <State 19>: 2.782ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_20', Conv.cpp:205->CNN.cpp:47) [112]  (2.782 ns)

 <State 20>: 4.468ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_20', Conv.cpp:205->CNN.cpp:47) [112]  (2.782 ns)
	'and' operation 1 bit ('and_ln205', Conv.cpp:205->CNN.cpp:47) [113]  (0.000 ns)
	'select' operation 32 bit ('select_ln205', Conv.cpp:205->CNN.cpp:47) [119]  (0.449 ns)
	'store' operation 0 bit ('store_ln205', Conv.cpp:205->CNN.cpp:47) of variable 'select_ln205', Conv.cpp:205->CNN.cpp:47 on array 'OutConv7' [124]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
