#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028bb8806cb0 .scope module, "halfAdder" "halfAdder" 2 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "carry";
    .port_info 4 /OUTPUT 1 "done";
o0000028bb8806ee8 .functor BUFZ 1, C4<z>; HiZ drive
v0000028bb8806e40_0 .net "a", 0 0, o0000028bb8806ee8;  0 drivers
o0000028bb8806f18 .functor BUFZ 1, C4<z>; HiZ drive
v0000028bb8946810_0 .net "b", 0 0, o0000028bb8806f18;  0 drivers
v0000028bb894df50_0 .var "carry", 0 0;
v0000028bb894dff0_0 .var "done", 0 0;
v0000028bb894e090_0 .var "s", 0 0;
E_0000028bb88047d0 .event anyedge, v0000028bb8806e40_0, v0000028bb8946810_0;
    .scope S_0000028bb8806cb0;
T_0 ;
    %wait E_0000028bb88047d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028bb894dff0_0, 0, 1;
    %load/vec4 v0000028bb8806e40_0;
    %load/vec4 v0000028bb8946810_0;
    %and;
    %store/vec4 v0000028bb894df50_0, 0, 1;
    %load/vec4 v0000028bb8806e40_0;
    %load/vec4 v0000028bb8946810_0;
    %xor;
    %store/vec4 v0000028bb894e090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028bb894dff0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "halfAdder.v";
