// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module MatrixMultiplicationKernel_ProcessingElement_1 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        aPipes_0_dout,
        aPipes_0_num_data_valid,
        aPipes_0_fifo_cap,
        aPipes_0_empty_n,
        aPipes_0_read,
        aPipes_1_din,
        aPipes_1_num_data_valid,
        aPipes_1_fifo_cap,
        aPipes_1_full_n,
        aPipes_1_write,
        bPipes_0_dout,
        bPipes_0_num_data_valid,
        bPipes_0_fifo_cap,
        bPipes_0_empty_n,
        bPipes_0_read,
        bPipes_1_din,
        bPipes_1_num_data_valid,
        bPipes_1_fifo_cap,
        bPipes_1_full_n,
        bPipes_1_write,
        cPipes_0_din,
        cPipes_0_num_data_valid,
        cPipes_0_fifo_cap,
        cPipes_0_full_n,
        cPipes_0_write,
        cPipes_1_dout,
        cPipes_1_num_data_valid,
        cPipes_1_fifo_cap,
        cPipes_1_empty_n,
        cPipes_1_read,
        size_n,
        size_k,
        size_m,
        size_n_c1_din,
        size_n_c1_num_data_valid,
        size_n_c1_fifo_cap,
        size_n_c1_full_n,
        size_n_c1_write,
        size_m_c9_din,
        size_m_c9_num_data_valid,
        size_m_c9_fifo_cap,
        size_m_c9_full_n,
        size_m_c9_write
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] aPipes_0_dout;
input  [2:0] aPipes_0_num_data_valid;
input  [2:0] aPipes_0_fifo_cap;
input   aPipes_0_empty_n;
output   aPipes_0_read;
output  [31:0] aPipes_1_din;
input  [2:0] aPipes_1_num_data_valid;
input  [2:0] aPipes_1_fifo_cap;
input   aPipes_1_full_n;
output   aPipes_1_write;
input  [255:0] bPipes_0_dout;
input  [2:0] bPipes_0_num_data_valid;
input  [2:0] bPipes_0_fifo_cap;
input   bPipes_0_empty_n;
output   bPipes_0_read;
output  [255:0] bPipes_1_din;
input  [2:0] bPipes_1_num_data_valid;
input  [2:0] bPipes_1_fifo_cap;
input   bPipes_1_full_n;
output   bPipes_1_write;
output  [255:0] cPipes_0_din;
input  [2:0] cPipes_0_num_data_valid;
input  [2:0] cPipes_0_fifo_cap;
input   cPipes_0_full_n;
output   cPipes_0_write;
input  [255:0] cPipes_1_dout;
input  [2:0] cPipes_1_num_data_valid;
input  [2:0] cPipes_1_fifo_cap;
input   cPipes_1_empty_n;
output   cPipes_1_read;
input  [31:0] size_n;
input  [31:0] size_k;
input  [31:0] size_m;
output  [31:0] size_n_c1_din;
input  [2:0] size_n_c1_num_data_valid;
input  [2:0] size_n_c1_fifo_cap;
input   size_n_c1_full_n;
output   size_n_c1_write;
output  [31:0] size_m_c9_din;
input  [2:0] size_m_c9_num_data_valid;
input  [2:0] size_m_c9_fifo_cap;
input   size_m_c9_full_n;
output   size_m_c9_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg aPipes_0_read;
reg[31:0] aPipes_1_din;
reg aPipes_1_write;
reg bPipes_0_read;
reg bPipes_1_write;
reg cPipes_0_write;
reg cPipes_1_read;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    size_n_c1_blk_n;
reg    size_m_c9_blk_n;
reg    ap_block_state1;
wire    ap_CS_fsm_state2;
wire    grp_ProcessingElement_1_Pipeline_1_fu_168_ap_done;
wire    grp_ProcessingElement_1_Pipeline_2_fu_174_ap_done;
reg    ap_block_state2_on_subcall_done;
wire   [23:0] div_i_cast1_fu_234_p4;
reg   [23:0] div_i_cast1_reg_416;
wire    ap_CS_fsm_state5;
wire   [23:0] div_i104_cast3_fu_253_p4;
reg   [23:0] div_i104_cast3_reg_421;
wire   [23:0] sub60_fu_263_p2;
reg   [23:0] sub60_reg_426;
wire   [23:0] sub63_fu_269_p2;
reg   [23:0] sub63_reg_431;
wire   [31:0] sub66_fu_275_p2;
reg   [31:0] sub66_reg_436;
wire   [23:0] add_ln54_fu_288_p2;
reg   [23:0] add_ln54_reg_444;
wire    ap_CS_fsm_state6;
wire   [0:0] cmp61_fu_294_p2;
reg   [0:0] cmp61_reg_449;
wire   [26:0] mul_fu_303_p3;
reg   [26:0] mul_reg_454;
wire   [23:0] add_ln56_fu_316_p2;
reg   [23:0] add_ln56_reg_462;
wire    ap_CS_fsm_state7;
wire   [22:0] trunc_ln56_fu_322_p1;
reg   [22:0] trunc_ln56_reg_467;
wire   [0:0] cmp64_fu_326_p2;
reg   [0:0] cmp64_reg_472;
wire   [31:0] k_31_fu_340_p2;
reg   [31:0] k_31_reg_480;
wire    ap_CS_fsm_state8;
wire   [4:0] cond90_fu_350_p3;
reg   [4:0] cond90_reg_485;
wire   [0:0] cmp111_fu_359_p2;
reg   [0:0] cmp111_reg_490;
wire   [4:0] cond_fu_371_p3;
reg   [4:0] cond_reg_495;
wire   [0:0] brmerge282_fu_385_p2;
reg   [0:0] brmerge282_reg_500;
reg   [4:0] aBuffer_address0;
reg    aBuffer_ce0;
reg    aBuffer_we0;
reg   [31:0] aBuffer_d0;
reg    aBuffer_ce1;
wire   [31:0] aBuffer_q1;
reg   [9:0] cBuffer_address0;
reg    cBuffer_ce0;
reg    cBuffer_we0;
reg   [255:0] cBuffer_d0;
wire   [255:0] cBuffer_q0;
reg    cBuffer_ce1;
wire   [255:0] cBuffer_q1;
wire    grp_ProcessingElement_1_Pipeline_1_fu_168_ap_start;
wire    grp_ProcessingElement_1_Pipeline_1_fu_168_ap_idle;
wire    grp_ProcessingElement_1_Pipeline_1_fu_168_ap_ready;
wire   [4:0] grp_ProcessingElement_1_Pipeline_1_fu_168_aBuffer_address0;
wire    grp_ProcessingElement_1_Pipeline_1_fu_168_aBuffer_ce0;
wire    grp_ProcessingElement_1_Pipeline_1_fu_168_aBuffer_we0;
wire   [31:0] grp_ProcessingElement_1_Pipeline_1_fu_168_aBuffer_d0;
wire    grp_ProcessingElement_1_Pipeline_2_fu_174_ap_start;
wire    grp_ProcessingElement_1_Pipeline_2_fu_174_ap_idle;
wire    grp_ProcessingElement_1_Pipeline_2_fu_174_ap_ready;
wire   [9:0] grp_ProcessingElement_1_Pipeline_2_fu_174_cBuffer_address0;
wire    grp_ProcessingElement_1_Pipeline_2_fu_174_cBuffer_ce0;
wire    grp_ProcessingElement_1_Pipeline_2_fu_174_cBuffer_we0;
wire   [255:0] grp_ProcessingElement_1_Pipeline_2_fu_174_cBuffer_d0;
wire    grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_ap_start;
wire    grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_ap_done;
wire    grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_ap_idle;
wire    grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_ap_ready;
wire    grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_aPipes_0_read;
wire   [31:0] grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_aPipes_1_din;
wire    grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_aPipes_1_write;
wire   [4:0] grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_aBuffer_address0;
wire    grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_aBuffer_ce0;
wire    grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_aBuffer_we0;
wire   [31:0] grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_aBuffer_d0;
wire    grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_ap_start;
wire    grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_ap_done;
wire    grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_ap_idle;
wire    grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_ap_ready;
wire    grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_aPipes_0_read;
wire   [31:0] grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_aPipes_1_din;
wire    grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_aPipes_1_write;
wire    grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_bPipes_0_read;
wire   [255:0] grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_bPipes_1_din;
wire    grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_bPipes_1_write;
wire   [9:0] grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_cBuffer_address0;
wire    grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_cBuffer_ce0;
wire    grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_cBuffer_we0;
wire   [255:0] grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_cBuffer_d0;
wire   [9:0] grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_cBuffer_address1;
wire    grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_cBuffer_ce1;
wire   [4:0] grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_aBuffer_address0;
wire    grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_aBuffer_ce0;
wire    grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_aBuffer_we0;
wire   [31:0] grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_aBuffer_d0;
wire   [4:0] grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_aBuffer_address1;
wire    grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_aBuffer_ce1;
wire    grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_ap_start;
wire    grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_ap_done;
wire    grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_ap_idle;
wire    grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_ap_ready;
wire    grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_cPipes_1_read;
wire   [255:0] grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_cPipes_0_din;
wire    grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_cPipes_0_write;
wire   [9:0] grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_cBuffer_address0;
wire    grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_cBuffer_ce0;
reg   [23:0] m0_reg_146;
wire   [0:0] icmp_ln54_fu_283_p2;
wire    ap_CS_fsm_state10;
reg   [31:0] k_reg_157;
wire   [0:0] icmp_ln56_fu_311_p2;
wire    ap_CS_fsm_state9;
reg    grp_ProcessingElement_1_Pipeline_1_fu_168_ap_start_reg;
reg    ap_block_state1_ignore_call16;
reg    grp_ProcessingElement_1_Pipeline_2_fu_174_ap_start_reg;
reg    ap_block_state1_ignore_call17;
reg    grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_ap_start_reg;
wire   [0:0] icmp_ln60_fu_335_p2;
reg    grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_ap_start_reg;
reg   [23:0] n0_fu_100;
reg    size_m_c9_write_local;
reg    size_n_c1_write_local;
wire   [32:0] size_n_cast_fu_225_p1;
wire   [32:0] sub_i_fu_228_p2;
wire   [32:0] size_m_cast_fu_244_p1;
wire   [32:0] sub_i103_fu_247_p2;
wire   [22:0] empty_312_fu_299_p1;
wire   [0:0] trunc_ln60_fu_346_p1;
wire   [0:0] cmp67_fu_366_p2;
wire   [0:0] tmp1_fu_380_p2;
reg   [9:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 10'd1;
#0 grp_ProcessingElement_1_Pipeline_1_fu_168_ap_start_reg = 1'b0;
#0 grp_ProcessingElement_1_Pipeline_2_fu_174_ap_start_reg = 1'b0;
#0 grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_ap_start_reg = 1'b0;
#0 grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_ap_start_reg = 1'b0;
#0 grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_ap_start_reg = 1'b0;
#0 n0_fu_100 = 24'd0;
end

MatrixMultiplicationKernel_ProcessingElement_1_aBuffer_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
aBuffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(aBuffer_address0),
    .ce0(aBuffer_ce0),
    .we0(aBuffer_we0),
    .d0(aBuffer_d0),
    .address1(grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_aBuffer_address1),
    .ce1(aBuffer_ce1),
    .q1(aBuffer_q1)
);

MatrixMultiplicationKernel_ProcessingElement_1_cBuffer_RAM_AUTO_1R1W #(
    .DataWidth( 256 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
cBuffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cBuffer_address0),
    .ce0(cBuffer_ce0),
    .we0(cBuffer_we0),
    .d0(cBuffer_d0),
    .q0(cBuffer_q0),
    .address1(grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_cBuffer_address1),
    .ce1(cBuffer_ce1),
    .q1(cBuffer_q1)
);

MatrixMultiplicationKernel_ProcessingElement_1_Pipeline_1 grp_ProcessingElement_1_Pipeline_1_fu_168(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ProcessingElement_1_Pipeline_1_fu_168_ap_start),
    .ap_done(grp_ProcessingElement_1_Pipeline_1_fu_168_ap_done),
    .ap_idle(grp_ProcessingElement_1_Pipeline_1_fu_168_ap_idle),
    .ap_ready(grp_ProcessingElement_1_Pipeline_1_fu_168_ap_ready),
    .aBuffer_address0(grp_ProcessingElement_1_Pipeline_1_fu_168_aBuffer_address0),
    .aBuffer_ce0(grp_ProcessingElement_1_Pipeline_1_fu_168_aBuffer_ce0),
    .aBuffer_we0(grp_ProcessingElement_1_Pipeline_1_fu_168_aBuffer_we0),
    .aBuffer_d0(grp_ProcessingElement_1_Pipeline_1_fu_168_aBuffer_d0)
);

MatrixMultiplicationKernel_ProcessingElement_1_Pipeline_2 grp_ProcessingElement_1_Pipeline_2_fu_174(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ProcessingElement_1_Pipeline_2_fu_174_ap_start),
    .ap_done(grp_ProcessingElement_1_Pipeline_2_fu_174_ap_done),
    .ap_idle(grp_ProcessingElement_1_Pipeline_2_fu_174_ap_idle),
    .ap_ready(grp_ProcessingElement_1_Pipeline_2_fu_174_ap_ready),
    .cBuffer_address0(grp_ProcessingElement_1_Pipeline_2_fu_174_cBuffer_address0),
    .cBuffer_ce0(grp_ProcessingElement_1_Pipeline_2_fu_174_cBuffer_ce0),
    .cBuffer_we0(grp_ProcessingElement_1_Pipeline_2_fu_174_cBuffer_we0),
    .cBuffer_d0(grp_ProcessingElement_1_Pipeline_2_fu_174_cBuffer_d0)
);

MatrixMultiplicationKernel_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_ap_start),
    .ap_done(grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_ap_done),
    .ap_idle(grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_ap_idle),
    .ap_ready(grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_ap_ready),
    .aPipes_0_dout(aPipes_0_dout),
    .aPipes_0_num_data_valid(3'd0),
    .aPipes_0_fifo_cap(3'd0),
    .aPipes_0_empty_n(aPipes_0_empty_n),
    .aPipes_0_read(grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_aPipes_0_read),
    .aPipes_1_din(grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_aPipes_1_din),
    .aPipes_1_num_data_valid(3'd0),
    .aPipes_1_fifo_cap(3'd0),
    .aPipes_1_full_n(aPipes_1_full_n),
    .aPipes_1_write(grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_aPipes_1_write),
    .aBuffer_address0(grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_aBuffer_address0),
    .aBuffer_ce0(grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_aBuffer_ce0),
    .aBuffer_we0(grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_aBuffer_we0),
    .aBuffer_d0(grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_aBuffer_d0)
);

MatrixMultiplicationKernel_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_ap_start),
    .ap_done(grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_ap_done),
    .ap_idle(grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_ap_idle),
    .ap_ready(grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_ap_ready),
    .aPipes_0_dout(aPipes_0_dout),
    .aPipes_0_num_data_valid(3'd0),
    .aPipes_0_fifo_cap(3'd0),
    .aPipes_0_empty_n(aPipes_0_empty_n),
    .aPipes_0_read(grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_aPipes_0_read),
    .aPipes_1_din(grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_aPipes_1_din),
    .aPipes_1_num_data_valid(3'd0),
    .aPipes_1_fifo_cap(3'd0),
    .aPipes_1_full_n(aPipes_1_full_n),
    .aPipes_1_write(grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_aPipes_1_write),
    .bPipes_0_dout(bPipes_0_dout),
    .bPipes_0_num_data_valid(3'd0),
    .bPipes_0_fifo_cap(3'd0),
    .bPipes_0_empty_n(bPipes_0_empty_n),
    .bPipes_0_read(grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_bPipes_0_read),
    .bPipes_1_din(grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_bPipes_1_din),
    .bPipes_1_num_data_valid(3'd0),
    .bPipes_1_fifo_cap(3'd0),
    .bPipes_1_full_n(bPipes_1_full_n),
    .bPipes_1_write(grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_bPipes_1_write),
    .m0(trunc_ln56_reg_467),
    .cBuffer_address0(grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_cBuffer_address0),
    .cBuffer_ce0(grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_cBuffer_ce0),
    .cBuffer_we0(grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_cBuffer_we0),
    .cBuffer_d0(grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_cBuffer_d0),
    .cBuffer_address1(grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_cBuffer_address1),
    .cBuffer_ce1(grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_cBuffer_ce1),
    .cBuffer_q1(cBuffer_q1),
    .cmp111(cmp111_reg_490),
    .size_m(size_m),
    .cond90(cond90_reg_485),
    .aBuffer_address0(grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_aBuffer_address0),
    .aBuffer_ce0(grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_aBuffer_ce0),
    .aBuffer_we0(grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_aBuffer_we0),
    .aBuffer_d0(grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_aBuffer_d0),
    .aBuffer_address1(grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_aBuffer_address1),
    .aBuffer_ce1(grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_aBuffer_ce1),
    .aBuffer_q1(aBuffer_q1),
    .mul(mul_reg_454),
    .cond(cond_reg_495),
    .size_n(size_n),
    .brmerge282(brmerge282_reg_500)
);

MatrixMultiplicationKernel_ProcessingElement_1_Pipeline_WriteC_Flattened grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_ap_start),
    .ap_done(grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_ap_done),
    .ap_idle(grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_ap_idle),
    .ap_ready(grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_ap_ready),
    .cPipes_1_dout(cPipes_1_dout),
    .cPipes_1_num_data_valid(3'd0),
    .cPipes_1_fifo_cap(3'd0),
    .cPipes_1_empty_n(cPipes_1_empty_n),
    .cPipes_1_read(grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_cPipes_1_read),
    .cPipes_0_din(grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_cPipes_0_din),
    .cPipes_0_num_data_valid(3'd0),
    .cPipes_0_fifo_cap(3'd0),
    .cPipes_0_full_n(cPipes_0_full_n),
    .cPipes_0_write(grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_cPipes_0_write),
    .cBuffer_address0(grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_cBuffer_address0),
    .cBuffer_ce0(grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_cBuffer_ce0),
    .cBuffer_q0(cBuffer_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln54_fu_283_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ProcessingElement_1_Pipeline_1_fu_168_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1_ignore_call16))) begin
            grp_ProcessingElement_1_Pipeline_1_fu_168_ap_start_reg <= 1'b1;
        end else if ((grp_ProcessingElement_1_Pipeline_1_fu_168_ap_ready == 1'b1)) begin
            grp_ProcessingElement_1_Pipeline_1_fu_168_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ProcessingElement_1_Pipeline_2_fu_174_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1_ignore_call17))) begin
            grp_ProcessingElement_1_Pipeline_2_fu_174_ap_start_reg <= 1'b1;
        end else if ((grp_ProcessingElement_1_Pipeline_2_fu_174_ap_ready == 1'b1)) begin
            grp_ProcessingElement_1_Pipeline_2_fu_174_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_ap_start_reg <= 1'b1;
        end else if ((grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_ap_ready == 1'b1)) begin
            grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln60_fu_335_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
            grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_ap_start_reg <= 1'b1;
        end else if ((grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_ap_ready == 1'b1)) begin
            grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln60_fu_335_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
            grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_ap_start_reg <= 1'b1;
        end else if ((grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_ap_ready == 1'b1)) begin
            grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        k_reg_157 <= k_31_reg_480;
    end else if (((icmp_ln56_fu_311_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        k_reg_157 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        m0_reg_146 <= add_ln56_reg_462;
    end else if (((icmp_ln54_fu_283_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        m0_reg_146 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        n0_fu_100 <= 24'd0;
    end else if (((icmp_ln56_fu_311_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        n0_fu_100 <= add_ln54_reg_444;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln54_reg_444 <= add_ln54_fu_288_p2;
        cmp61_reg_449 <= cmp61_fu_294_p2;
        mul_reg_454[26 : 4] <= mul_fu_303_p3[26 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln56_reg_462 <= add_ln56_fu_316_p2;
        cmp64_reg_472 <= cmp64_fu_326_p2;
        trunc_ln56_reg_467 <= trunc_ln56_fu_322_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        brmerge282_reg_500 <= brmerge282_fu_385_p2;
        cmp111_reg_490 <= cmp111_fu_359_p2;
        cond90_reg_485[4] <= cond90_fu_350_p3[4];
        cond_reg_495[4] <= cond_fu_371_p3[4];
        k_31_reg_480 <= k_31_fu_340_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        div_i104_cast3_reg_421 <= {{sub_i103_fu_247_p2[32:9]}};
        div_i_cast1_reg_416 <= {{sub_i_fu_228_p2[32:9]}};
        sub60_reg_426 <= sub60_fu_263_p2;
        sub63_reg_431 <= sub63_fu_269_p2;
        sub66_reg_436 <= sub66_fu_275_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        aBuffer_address0 = grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_aBuffer_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        aBuffer_address0 = grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_aBuffer_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        aBuffer_address0 = grp_ProcessingElement_1_Pipeline_1_fu_168_aBuffer_address0;
    end else begin
        aBuffer_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        aBuffer_ce0 = grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_aBuffer_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        aBuffer_ce0 = grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_aBuffer_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        aBuffer_ce0 = grp_ProcessingElement_1_Pipeline_1_fu_168_aBuffer_ce0;
    end else begin
        aBuffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        aBuffer_ce1 = grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_aBuffer_ce1;
    end else begin
        aBuffer_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        aBuffer_d0 = grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_aBuffer_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        aBuffer_d0 = grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_aBuffer_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        aBuffer_d0 = grp_ProcessingElement_1_Pipeline_1_fu_168_aBuffer_d0;
    end else begin
        aBuffer_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        aBuffer_we0 = grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_aBuffer_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        aBuffer_we0 = grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_aBuffer_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        aBuffer_we0 = grp_ProcessingElement_1_Pipeline_1_fu_168_aBuffer_we0;
    end else begin
        aBuffer_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        aPipes_0_read = grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_aPipes_0_read;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        aPipes_0_read = grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_aPipes_0_read;
    end else begin
        aPipes_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        aPipes_1_din = grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_aPipes_1_din;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        aPipes_1_din = grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_aPipes_1_din;
    end else begin
        aPipes_1_din = grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_aPipes_1_din;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        aPipes_1_write = grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_aPipes_1_write;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        aPipes_1_write = grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_aPipes_1_write;
    end else begin
        aPipes_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln54_fu_283_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        bPipes_0_read = grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_bPipes_0_read;
    end else begin
        bPipes_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        bPipes_1_write = grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_bPipes_1_write;
    end else begin
        bPipes_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        cBuffer_address0 = grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_cBuffer_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        cBuffer_address0 = grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_cBuffer_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        cBuffer_address0 = grp_ProcessingElement_1_Pipeline_2_fu_174_cBuffer_address0;
    end else begin
        cBuffer_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        cBuffer_ce0 = grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_cBuffer_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        cBuffer_ce0 = grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_cBuffer_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        cBuffer_ce0 = grp_ProcessingElement_1_Pipeline_2_fu_174_cBuffer_ce0;
    end else begin
        cBuffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        cBuffer_ce1 = grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_cBuffer_ce1;
    end else begin
        cBuffer_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        cBuffer_d0 = grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_cBuffer_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        cBuffer_d0 = grp_ProcessingElement_1_Pipeline_2_fu_174_cBuffer_d0;
    end else begin
        cBuffer_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        cBuffer_we0 = grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_cBuffer_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        cBuffer_we0 = grp_ProcessingElement_1_Pipeline_2_fu_174_cBuffer_we0;
    end else begin
        cBuffer_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        cPipes_0_write = grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_cPipes_0_write;
    end else begin
        cPipes_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        cPipes_1_read = grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_cPipes_1_read;
    end else begin
        cPipes_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln54_fu_283_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        size_m_c9_blk_n = size_m_c9_full_n;
    end else begin
        size_m_c9_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        size_m_c9_write_local = 1'b1;
    end else begin
        size_m_c9_write_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        size_n_c1_blk_n = size_n_c1_full_n;
    end else begin
        size_n_c1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
        size_n_c1_write_local = 1'b1;
    end else begin
        size_n_c1_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln54_fu_283_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln56_fu_311_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln60_fu_335_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln54_fu_288_p2 = (n0_fu_100 + 24'd1);

assign add_ln56_fu_316_p2 = (m0_reg_146 + 24'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((size_m_c9_full_n == 1'b0) | (size_n_c1_full_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call16 = ((size_m_c9_full_n == 1'b0) | (size_n_c1_full_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call17 = ((size_m_c9_full_n == 1'b0) | (size_n_c1_full_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_ProcessingElement_1_Pipeline_2_fu_174_ap_done == 1'b0) | (grp_ProcessingElement_1_Pipeline_1_fu_168_ap_done == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign bPipes_1_din = grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_bPipes_1_din;

assign brmerge282_fu_385_p2 = (tmp1_fu_380_p2 | cmp61_reg_449);

assign cPipes_0_din = grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_cPipes_0_din;

assign cmp111_fu_359_p2 = ((k_reg_157 == 32'd0) ? 1'b1 : 1'b0);

assign cmp61_fu_294_p2 = ((n0_fu_100 < sub60_reg_426) ? 1'b1 : 1'b0);

assign cmp64_fu_326_p2 = ((m0_reg_146 < sub63_reg_431) ? 1'b1 : 1'b0);

assign cmp67_fu_366_p2 = ((k_reg_157 < sub66_reg_436) ? 1'b1 : 1'b0);

assign cond90_fu_350_p3 = ((trunc_ln60_fu_346_p1[0:0] == 1'b1) ? 5'd16 : 5'd0);

assign cond_fu_371_p3 = ((trunc_ln60_fu_346_p1[0:0] == 1'b1) ? 5'd0 : 5'd16);

assign div_i104_cast3_fu_253_p4 = {{sub_i103_fu_247_p2[32:9]}};

assign div_i_cast1_fu_234_p4 = {{sub_i_fu_228_p2[32:9]}};

assign empty_312_fu_299_p1 = n0_fu_100[22:0];

assign grp_ProcessingElement_1_Pipeline_1_fu_168_ap_start = grp_ProcessingElement_1_Pipeline_1_fu_168_ap_start_reg;

assign grp_ProcessingElement_1_Pipeline_2_fu_174_ap_start = grp_ProcessingElement_1_Pipeline_2_fu_174_ap_start_reg;

assign grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_ap_start = grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180_ap_start_reg;

assign grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_ap_start = grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189_ap_start_reg;

assign grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_ap_start = grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211_ap_start_reg;

assign icmp_ln54_fu_283_p2 = ((n0_fu_100 == div_i_cast1_reg_416) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_311_p2 = ((m0_reg_146 == div_i104_cast3_reg_421) ? 1'b1 : 1'b0);

assign icmp_ln60_fu_335_p2 = ((k_reg_157 == size_k) ? 1'b1 : 1'b0);

assign k_31_fu_340_p2 = (k_reg_157 + 32'd1);

assign mul_fu_303_p3 = {{empty_312_fu_299_p1}, {4'd0}};

assign size_m_c9_din = size_m;

assign size_m_c9_write = size_m_c9_write_local;

assign size_m_cast_fu_244_p1 = size_m;

assign size_n_c1_din = size_n;

assign size_n_c1_write = size_n_c1_write_local;

assign size_n_cast_fu_225_p1 = size_n;

assign start_out = real_start;

assign sub60_fu_263_p2 = ($signed(div_i_cast1_fu_234_p4) + $signed(24'd16777215));

assign sub63_fu_269_p2 = ($signed(div_i104_cast3_fu_253_p4) + $signed(24'd16777215));

assign sub66_fu_275_p2 = ($signed(size_k) + $signed(32'd4294967295));

assign sub_i103_fu_247_p2 = (size_m_cast_fu_244_p1 + 33'd511);

assign sub_i_fu_228_p2 = (size_n_cast_fu_225_p1 + 33'd511);

assign tmp1_fu_380_p2 = (cmp67_fu_366_p2 | cmp64_reg_472);

assign trunc_ln56_fu_322_p1 = m0_reg_146[22:0];

assign trunc_ln60_fu_346_p1 = k_reg_157[0:0];

always @ (posedge ap_clk) begin
    mul_reg_454[3:0] <= 4'b0000;
    cond90_reg_485[3:0] <= 4'b0000;
    cond_reg_495[3:0] <= 4'b0000;
end

endmodule //MatrixMultiplicationKernel_ProcessingElement_1
