INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.srcs/sources_1/new/up_down_counter_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7seg
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-311] analyzing module up_down_counter_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab10/lab10_4_1/lab10_4_1.srcs/sim_1/new/up_down_counter_fsm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_down_counter_fsm_tb
