# vsim -c -do "run -all;exit;" tb 
# Start time: 14:34:39 on Jul 31,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.testbench_sv_unit(fast)
# Loading work.tb(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_if(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test reset_test...
# UVM_INFO reg_seq.sv(142) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] ====== REG1 RESET ======
# UVM_INFO reg_seq.sv(145) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] Reset Value is present: 1 
# UVM_INFO reg_seq.sv(147) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ]  RESET for REG1 -> reset value:a5a50000
# UVM_INFO reg_seq.sv(152) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] before reset REG1 -> Desired: 0, Mirrored: 0
# ------applying reset to reg1------------
# UVM_INFO reg_seq.sv(157) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] After reset REG1 -> Desired: a5a50000, Mirrored: a5a50000, Read: 0
# UVM_INFO reg_seq.sv(159) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] ====== REG2 RESET ======
# UVM_INFO reg_seq.sv(162) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] Reset Value is present: 1 
# UVM_INFO reg_seq.sv(164) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ]  RESET for REG2 -> reset value:12349876
# UVM_INFO reg_seq.sv(169) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] before reset REG2 -> Desired: 0, Mirrored: 0
# ------applying reset to reg2------------
# UVM_INFO reg_seq.sv(174) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] After reset REG2 -> Desired: 12349876, Mirrored: 12349876, Read: 0
# UVM_INFO reg_seq.sv(195) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] ====== REG3 RESET ======
# UVM_INFO reg_seq.sv(199) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] Reset Value defined in RAL: 1
# UVM_INFO reg_seq.sv(207) @ 0: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] Before RTL sync -> Desired: 5a5a5555, Mirrored: 5a5a5555
# ------ Applying mirror (frontdoor) to read RTL reset value for REG3 ------
# UVM_INFO driver.sv(55) @ 50: uvm_test_top.env.agent_inst.drv [DRV] Data READ -> read data : 0
# -----MONITOR BEGIN-----
# -----------DRIVER----------
# UVM_ERROR verilog_src/uvm-1.1d/src/reg/uvm_reg.svh(2890) @ 70: reporter [RegModel] Register "regmodel.reg3_inst" value read from DUT (0x0000000000000000) does not match mirrored value (0x000000005a5a5555)
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg.svh(2909) @ 70: reporter [RegModel] Field reg3 (regmodel.reg3_inst[31:0]) mismatch read=32'h0 mirrored=32'h5a5a5555 
# UVM_INFO reg_seq.sv(216) @ 70: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] After RTL reset sync -> Desired: 0, Mirrored: 0
# UVM_INFO reg_seq.sv(218) @ 70: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] ====== REG4 RESET ======
# UVM_INFO reg_seq.sv(221) @ 70: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] Reset Value is present: 1 
# UVM_INFO reg_seq.sv(223) @ 70: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ]  RESET for REG4 -> reset value:ffff
# UVM_INFO reg_seq.sv(228) @ 70: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] before reset REG4 -> Desired: 0, Mirrored: 0
# ------applying reset to reg4------------
# UVM_INFO reg_seq.sv(233) @ 70: uvm_test_top.env.agent_inst.seqr@@rseq [SEQ] After reset REG4 -> Desired: ffff, Mirrored: ffff, Read: 0
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 90: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO scoreboard.sv(200) @ 90: uvm_test_top.env.scb [SCOREBOARD] ------------------ FINAL SCOREBOARD REPORT ------------------
# UVM_INFO scoreboard.sv(201) @ 90: uvm_test_top.env.scb [SCOREBOARD] Total Matches   : 0
# UVM_INFO scoreboard.sv(202) @ 90: uvm_test_top.env.scb [SCOREBOARD] Total Mismatches: 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   28
# UVM_WARNING :    0
# UVM_ERROR :    1
# UVM_FATAL :    0
# ** Report counts by id
# [DRV]     1
# [Questa UVM]     2
# [RNTST]     1
# [RegModel]     2
# [SCOREBOARD]     3
# [SEQ]    19
# [TEST_DONE]     1
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 90 ns  Iteration: 53  Instance: /tb
# End time: 14:34:42 on Jul 31,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
