# Actel Physical design constraints file
# To be used only for physical synthesis, or to be used when creating another User Block
# Version: 8.5 8.5.0.34
# Design Name: versatile_fifo_dptam_dw
# Input Netlist Format: edif
# Family: ProASIC3, Die: A3P1000, Package: 208 PQFP, Speed grade: STD
# Date generated: Tue Apr 21 10:24:26 2009


