// Seed: 2893118659
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_1  = 32'd76,
    parameter id_12 = 32'd79,
    parameter id_3  = 32'd90
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    .id_16(id_6),
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  input wire id_14;
  output logic [7:0] id_13;
  inout wire _id_12;
  output wire id_11;
  output wire id_10;
  inout supply0 id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire _id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_5
  );
  input wire _id_1;
  logic [-1 : id_12  +  id_3] id_17;
  xnor primCall (id_5, id_2, id_4, id_15, id_14, id_6, id_8, id_16, id_9);
  assign id_13[-1'b0] = -1 * -1 - id_6;
  logic [7:0][id_1 : id_3] id_18;
  assign id_9 = 1 - id_12;
  assign id_18[-1 : id_12] = -1;
endmodule
