( ( net
( "CO" "co" )
( "alu_inv<5>" "alu_inv<5>" )
( "LOGIC_OUT<4>" "logic_out<4>" )
( "op1<13>" "op1<13>" )
( "LOGIC_OUT<15>" "logic_out<15>" )
( "ARITMETIC_OUT<13>" "aritmetic_out<13>" )
( "op0<8>" "op0<8>" )
( "ARITMETIC_OUT<10>" "aritmetic_out<10>" )
( "op0<4>" "op0<4>" )
( "op0<11>" "op0<11>" )
( "C0N" "c0n" )
( "LOGIC_OUT<8>" "logic_out<8>" )
( "alu_pre<6>" "alu_pre<6>" )
( "alu_inv<3>" "alu_inv<3>" )
( "alu_out<2>" "alu_out<2>" )
( "alu_out<15>" "alu_out<15>" )
( "A_temp" "a_temp" )
( "alu_pre<10>" "alu_pre<10>" )
( "alu_pre<13>" "alu_pre<13>" )
( "LOGIC_OUT<14>" "logic_out<14>" )
( "op1<11>" "op1<11>" )
( "op1<12>" "op1<12>" )
( "alu_out<5>" "alu_out<5>" )
( "ARITMETIC_OUT<4>" "aritmetic_out<4>" )
( "alu_out<3>" "alu_out<3>" )
( "alu_pre<7>" "alu_pre<7>" )
( "op0<13>" "op0<13>" )
( "LOGIC_OUT<11>" "logic_out<11>" )
( "op0<7>" "op0<7>" )
( "op0<12>" "op0<12>" )
( "op1<2>" "op1<2>" )
( "alu_pre<2>" "alu_pre<2>" )
( "op0<3>" "op0<3>" )
( "alu_out<11>" "alu_out<11>" )
( "alu_pre<0>" "alu_pre<0>" )
( "alu_pre<1>" "alu_pre<1>" )
( "ARITMETIC_OUT<7>" "aritmetic_out<7>" )
( "LOGIC_OUT<12>" "logic_out<12>" )
( "alu_pre<8>" "alu_pre<8>" )
( "alu_pre<11>" "alu_pre<11>" )
( "alu_inv<4>" "alu_inv<4>" )
( "ARITMETIC_OUT<11>" "aritmetic_out<11>" )
( "ARITMETIC_OUT<15>" "aritmetic_out<15>" )
( "alu_pre<3>" "alu_pre<3>" )
( "LOGIC_OUT<9>" "logic_out<9>" )
( "op1<8>" "op1<8>" )
( "op0<14>" "op0<14>" )
( "op1<15>" "op1<15>" )
( "ctrl<1>" "ctrl<1>" )
( "alu_inv<6>" "alu_inv<6>" )
( "alu_out<6>" "alu_out<6>" )
( "alu_out<10>" "alu_out<10>" )
( "op1<3>" "op1<3>" )
( "LOGIC_OUT<3>" "logic_out<3>" )
( "op1<4>" "op1<4>" )
( "alu_pre<9>" "alu_pre<9>" )
( "alu_inv<2>" "alu_inv<2>" )
( "op1<9>" "op1<9>" )
( "op0<2>" "op0<2>" )
( "op0<5>" "op0<5>" )
( "ctrl<2>" "ctrl<2>" )
( "alu_inv<14>" "alu_inv<14>" )
( "alu_pre<4>" "alu_pre<4>" )
( "op1<7>" "op1<7>" )
( "op0<6>" "op0<6>" )
( "alu_inv<1>" "alu_inv<1>" )
( "op0<15>" "op0<15>" )
( "alu_out<7>" "alu_out<7>" )
( "alu_out<9>" "alu_out<9>" )
( "A_temp_N" "a_temp_n" )
( "alu_inv<9>" "alu_inv<9>" )
( "ARITMETIC_OUT<8>" "aritmetic_out<8>" )
( "ARITMETIC_OUT<9>" "aritmetic_out<9>" )
( "LOGIC_OUT<1>" "logic_out<1>" )
( "ARITMETIC_OUT<0>" "aritmetic_out<0>" )
( "alu_pre<5>" "alu_pre<5>" )
( "alu_inv<13>" "alu_inv<13>" )
( "LOGIC_OUT<0>" "logic_out<0>" )
( "ARITMETIC_OUT<1>" "aritmetic_out<1>" )
( "op1<1>" "op1<1>" )
( "alu_pre<15>" "alu_pre<15>" )
( "LOGIC_OUT<10>" "logic_out<10>" )
( "alu_out<12>" "alu_out<12>" )
( "op1<14>" "op1<14>" )
( "op1_15_N" "op1_15_n" )
( "LOGIC_OUT<2>" "logic_out<2>" )
( "LOGIC_OUT<6>" "logic_out<6>" )
( "op1<5>" "op1<5>" )
( "ctrl<0>" "ctrl<0>" )
( "alu_out<1>" "alu_out<1>" )
( "alu_inv<11>" "alu_inv<11>" )
( "alu_pre<14>" "alu_pre<14>" )
( "ARITMETIC_OUT<2>" "aritmetic_out<2>" )
( "op0<1>" "op0<1>" )
( "op1<0>" "op1<0>" )
( "op1<10>" "op1<10>" )
( "alu_out<0>" "alu_out<0>" )
( "LOGIC_OUT<7>" "logic_out<7>" )
( "alu_inv<15>" "alu_inv<15>" )
( "op0<0>" "op0<0>" )
( "alu_out<8>" "alu_out<8>" )
( "alu_inv<0>" "alu_inv<0>" )
( "ARITMETIC_OUT<3>" "aritmetic_out<3>" )
( "op1<6>" "op1<6>" )
( "alu_pre<12>" "alu_pre<12>" )
( "alu_inv<7>" "alu_inv<7>" )
( "op0<9>" "op0<9>" )
( "alu_out<4>" "alu_out<4>" )
( "alu_inv<8>" "alu_inv<8>" )
( "alu_inv<10>" "alu_inv<10>" )
( "ARITMETIC_OUT<14>" "aritmetic_out<14>" )
( "alu_out<14>" "alu_out<14>" )
( "ARITMETIC_OUT<6>" "aritmetic_out<6>" )
( "ARITMETIC_OUT<12>" "aritmetic_out<12>" )
( "ARITMETIC_OUT_15_N" "aritmetic_out_15_n" )
( "ARITMETIC_OUT<5>" "aritmetic_out<5>" )
( "alu_out<13>" "alu_out<13>" )
( "LOGIC_OUT<5>" "logic_out<5>" )
( "alu_inv<12>" "alu_inv<12>" )
( "LOGIC_OUT<13>" "logic_out<13>" )
( "op0<10>" "op0<10>" )
 )
( inst
( "I19" "xi19" )
( "I4<14>" "xi4<14>" )
( "I3<12>" "xi3<12>" )
( "I5<12>" "xi5<12>" )
( "I4<7>" "xi4<7>" )
( "I4<12>" "xi4<12>" )
( "I21" "xi21" )
( "I4<13>" "xi4<13>" )
( "I10" "xi10" )
( "I4<2>" "xi4<2>" )
( "I4<4>" "xi4<4>" )
( "I4<5>" "xi4<5>" )
( "I5<4>" "xi5<4>" )
( "I5<15>" "xi5<15>" )
( "I5<5>" "xi5<5>" )
( "I5<9>" "xi5<9>" )
( "I4<8>" "xi4<8>" )
( "I4<9>" "xi4<9>" )
( "I5<7>" "xi5<7>" )
( "I12" "xi12" )
( "I5<13>" "xi5<13>" )
( "I8" "xi8" )
( "I3<7>" "xi3<7>" )
( "I3<0>" "xi3<0>" )
( "I3<11>" "xi3<11>" )
( "I1" "xi1" )
( "I4<3>" "xi4<3>" )
( "I3<2>" "xi3<2>" )
( "I3<10>" "xi3<10>" )
( "I9" "xi9" )
( "I4<6>" "xi4<6>" )
( "I5<6>" "xi5<6>" )
( "I4<10>" "xi4<10>" )
( "I3<5>" "xi3<5>" )
( "I16" "xi16" )
( "I18" "xi18" )
( "I5<8>" "xi5<8>" )
( "I5<14>" "xi5<14>" )
( "I4<11>" "xi4<11>" )
( "I0" "xi0" )
( "I11" "xi11" )
( "I13" "xi13" )
( "I3<13>" "xi3<13>" )
( "I3<14>" "xi3<14>" )
( "I15" "xi15" )
( "I3<8>" "xi3<8>" )
( "I3<1>" "xi3<1>" )
( "I3<6>" "xi3<6>" )
( "I6" "xi6" )
( "I5<0>" "xi5<0>" )
( "I3<3>" "xi3<3>" )
( "I4<15>" "xi4<15>" )
( "I5<2>" "xi5<2>" )
( "I5<3>" "xi5<3>" )
( "I4<0>" "xi4<0>" )
( "I7" "xi7" )
( "I3<4>" "xi3<4>" )
( "I3<15>" "xi3<15>" )
( "I17" "xi17" )
( "I5<1>" "xi5<1>" )
( "I20" "xi20" )
( "I3<9>" "xi3<9>" )
( "I5<11>" "xi5<11>" )
( "I14" "xi14" )
( "I4<1>" "xi4<1>" )
( "I5<10>" "xi5<10>" )
 )
 )
