
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.211204                       # Number of seconds simulated
sim_ticks                                1211203852500                       # Number of ticks simulated
final_tick                               1211203852500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 923570                       # Simulator instruction rate (inst/s)
host_op_rate                                  1346450                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2237262345                       # Simulator tick rate (ticks/s)
host_mem_usage                                 831728                       # Number of bytes of host memory used
host_seconds                                   541.38                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     728937820                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           60928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       168172736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          168233664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        60928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         60928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     91850816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        91850816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2627699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2628651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1435169                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1435169                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              50304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          138847590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             138897894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         50304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            50304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        75834316                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             75834316                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        75834316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             50304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         138847590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            214732210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2628651                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1435169                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2628651                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1435169                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              168183040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   50624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                91849280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               168233664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             91850816                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    791                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      1176210                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            166651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            164817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            163540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            162700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            162332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            162953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            164279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            163621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            161746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            161053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           163996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           165121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           166250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           165734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           166290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           166777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             91150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             89904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             89231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             88665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             88191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             88213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             88831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             89118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             88856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             88597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            89989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            90323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            90514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            90846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            91286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            91431                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1201503186500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2628651                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1435169                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2592716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   30921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  86916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  87609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  87811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  87891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  88011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  88025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  87968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  88073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  87886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  87908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  88030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  88153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  88292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  87874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  88078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  87858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       834748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    311.509965                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.817449                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.977478                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       421190     50.46%     50.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       121857     14.60%     65.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        34912      4.18%     69.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        20436      2.45%     71.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        74619      8.94%     80.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10791      1.29%     81.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12132      1.45%     83.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8721      1.04%     84.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       130090     15.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       834748                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        87856                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.866304                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.350103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    107.702107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        87803     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           41      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         87856                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        87856                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.335196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.318709                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.754655                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            72941     83.02%     83.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1033      1.18%     84.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            13260     15.09%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              600      0.68%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         87856                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  22579480500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             71851855500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                13139300000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8592.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27342.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       138.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    138.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     75.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.50                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2106289                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1121968                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.18                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     295658.56                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3120223680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1702503000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             10224965400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4622203440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          79109559360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         307711090260                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         456796881750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           863287426890                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            712.754908                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 757701187250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   40444560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  413052417750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               3190471200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1740832500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             10272342600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             4677536160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          79109559360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         308029361445                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         456517696500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           863537799765                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            712.961623                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 757224265500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   40444560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  413529339500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                38073397                       # Number of BP lookups
system.cpu.branchPred.condPredicted          38073397                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2262787                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             33565806                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                33520071                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.863745                       # BTB Hit Percentage
system.cpu.branchPred.BTBMissPct             0.136255                       # BTB Miss Percentage
system.cpu.branchPred.BranchMispredPercent     5.943223                       # Branch Mispredict Percentage
system.cpu.branchPred.usedRAS                  713434                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               7252                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   89                       # Number of system calls
system.cpu.numCycles                       2422407705                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     728937820                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             727310585                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    835                       # Number of float alu accesses
system.cpu.num_func_calls                     1427761                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     32105501                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    727310585                       # number of integer instructions
system.cpu.num_fp_insts                           835                       # number of float instructions
system.cpu.num_int_register_reads          1714991277                       # number of times the integer registers were read
system.cpu.num_int_register_writes          612733148                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1311                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 577                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            181720623                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           264518971                       # number of times the CC registers were written
system.cpu.num_mem_refs                     304821775                       # number of memory refs
system.cpu.num_load_insts                   228115225                       # Number of load instructions
system.cpu.num_store_insts                   76706550                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2422407705                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          38073397                       # Number of branches fetched
system.cpu.predictedBranches                 34233505                       # Number of branches predicted as taken
system.cpu.BranchMispred                      2262787                       # Number of branch mispredictions
system.cpu.BranchMispredPercent              5.943223                       # Percentage of Mispredicted Branches
system.cpu.op_class::No_OpClass                960306      0.13%      0.13% # Class of executed instruction
system.cpu.op_class::IntAlu                 423024118     58.03%     58.16% # Class of executed instruction
system.cpu.op_class::IntMult                   130951      0.02%     58.18% # Class of executed instruction
system.cpu.op_class::IntDiv                       140      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatAdd                     530      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::MemRead                228115225     31.29%     89.48% # Class of executed instruction
system.cpu.op_class::MemWrite                76706550     10.52%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  728937820                       # Class of executed instruction
system.cpu.dcache.tags.replacements           4025059                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2016.363270                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           300794680                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4027107                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.692498                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       21732800500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2016.363270                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.984552                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984552                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1468                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          300                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         613670681                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        613670681                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    225703686                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       225703686                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     75090994                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       75090994                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     300794680                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        300794680                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    300794680                       # number of overall hits
system.cpu.dcache.overall_hits::total       300794680                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2346014                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2346014                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1615557                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1615557                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        65536                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        65536                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      3961571                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3961571                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      4027107                       # number of overall misses
system.cpu.dcache.overall_misses::total       4027107                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 112842044000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 112842044000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 109050887500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 109050887500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 221892931500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 221892931500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 221892931500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 221892931500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    228049700                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    228049700                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     76706551                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     76706551                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    304756251                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    304756251                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    304821787                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    304821787                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.010287                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010287                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.021062                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021062                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.012999                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012999                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.013211                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013211                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 48099.475962                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48099.475962                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 67500.488995                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67500.488995                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 56011.347897                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56011.347897                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 55099.835068                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55099.835068                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1177776                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             21008                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    56.063214                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2009218                       # number of writebacks
system.cpu.dcache.writebacks::total           2009218                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2346014                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2346014                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1615557                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1615557                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3961571                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3961571                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      4027107                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4027107                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 110496030000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 110496030000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 107435330500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 107435330500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   5534033373                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5534033373                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 217931360500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 217931360500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 223465393873                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 223465393873                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.010287                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010287                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.021062                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021062                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.012999                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012999                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.013211                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013211                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 47099.475962                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47099.475962                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 66500.488995                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66500.488995                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 84442.647903                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84442.647903                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 55011.347897                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55011.347897                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 55490.304547                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55490.304547                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                41                       # number of replacements
system.cpu.icache.tags.tagsinuse           602.921583                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687817853                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               953                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          721739.614900                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   602.921583                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.294395                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.294395                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          912                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          912                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.445312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1375638565                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1375638565                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687817853                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687817853                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687817853                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687817853                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687817853                       # number of overall hits
system.cpu.icache.overall_hits::total       687817853                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          953                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           953                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          953                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            953                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          953                       # number of overall misses
system.cpu.icache.overall_misses::total           953                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     74715500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     74715500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     74715500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     74715500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     74715500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     74715500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687818806                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687818806                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687818806                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687818806                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687818806                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687818806                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78400.314795                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78400.314795                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 78400.314795                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78400.314795                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 78400.314795                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78400.314795                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           41                       # number of writebacks
system.cpu.icache.writebacks::total                41                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          953                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          953                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          953                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          953                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          953                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          953                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     73762500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73762500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     73762500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73762500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     73762500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     73762500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77400.314795                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77400.314795                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77400.314795                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77400.314795                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77400.314795                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77400.314795                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2612260                       # number of replacements
system.l2.tags.tagsinuse                 15489.717476                       # Cycle average of tags in use
system.l2.tags.total_refs                     3798830                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2628531                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.445229                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               22172174000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6026.565960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         29.302762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       9433.848753                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.367832                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.575796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.945417                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16271                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16249                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993103                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  36456724                       # Number of tag accesses
system.l2.tags.data_accesses                 36456724                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2009218                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2009218                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           41                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               41                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             270834                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                270834                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1128574                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1128574                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1399408                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1399409                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              1399408                       # number of overall hits
system.l2.overall_hits::total                 1399409                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          1344723                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1344723                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           952                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              952                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1282976                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1282976                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 952                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2627699                       # number of demand (read+write) misses
system.l2.demand_misses::total                2628651                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                952                       # number of overall misses
system.l2.overall_misses::cpu.data            2627699                       # number of overall misses
system.l2.overall_misses::total               2628651                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 102168234500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  102168234500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     72321000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     72321000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 100562424000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 100562424000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      72321000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  202730658500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     202802979500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     72321000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 202730658500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    202802979500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2009218                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2009218                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           41                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           41                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1615557                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1615557                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          953                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            953                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2411550                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2411550                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               953                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           4027107                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4028060                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              953                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          4027107                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4028060                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.832359                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.832359                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998951                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998951                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.532013                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.532013                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998951                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.652503                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.652585                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998951                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.652503                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.652585                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 75977.159980                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75977.159980                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 75967.436975                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75967.436975                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 78382.155239                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78382.155239                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75967.436975                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 77151.400712                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77150.971924                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75967.436975                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 77151.400712                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77150.971924                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1435169                       # number of writebacks
system.l2.writebacks::total                   1435169                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         9872                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          9872                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      1344723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1344723                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          952                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          952                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1282976                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1282976                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2627699                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2628651                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2627699                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2628651                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  88721004500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  88721004500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     62801000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     62801000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  87732664000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  87732664000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     62801000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 176453668500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 176516469500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     62801000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 176453668500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 176516469500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.832359                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.832359                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998951                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998951                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.532013                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.532013                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998951                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.652503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.652585                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998951                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.652503                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.652585                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 65977.159980                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65977.159980                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65967.436975                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65967.436975                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 68382.155239                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68382.155239                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 65967.436975                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 67151.400712                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67150.971924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 65967.436975                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 67151.400712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67150.971924                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            1283928                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1435169                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1176210                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1344723                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1344723                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1283928                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7868681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7868681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7868681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    260084480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    260084480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               260084480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           5240030                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5240030    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5240030                       # Request fanout histogram
system.membus.reqLayer2.occupancy         11012447000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13938484250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      8053160                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4025100                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          10753                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        10753                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           2412503                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3444387                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           41                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3192931                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1615557                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1615557                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           953                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2411550                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1947                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     12079272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12081219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        63616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    386324800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              386388416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2612260                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          6640320                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001620                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040210                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6629566     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10754      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6640320                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6035839000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1429500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6040660500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
