// Seed: 2777246675
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input wire id_2,
    input supply0 id_3,
    input wire id_4,
    input supply1 id_5,
    output supply1 id_6,
    input supply0 id_7,
    input wand id_8,
    output supply1 id_9,
    input wand id_10,
    input tri id_11,
    output uwire id_12,
    output supply1 id_13,
    input uwire id_14,
    input wand id_15,
    input tri1 id_16,
    input tri1 id_17,
    input wor id_18,
    input tri1 id_19,
    input supply0 id_20,
    input wand id_21,
    output wand id_22
);
  wire id_24;
  assign id_6 = id_3;
  wire id_25, id_26;
  wire id_27, id_28;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    output tri0 id_2,
    inout wire id_3,
    output tri0 id_4,
    input wor id_5,
    output tri0 id_6,
    input supply1 id_7,
    input wire id_8,
    input supply0 id_9,
    input tri1 id_10
);
  wire id_12;
  module_0(
      id_10,
      id_10,
      id_8,
      id_5,
      id_1,
      id_5,
      id_4,
      id_7,
      id_1,
      id_2,
      id_0,
      id_1,
      id_3,
      id_3,
      id_10,
      id_0,
      id_5,
      id_8,
      id_8,
      id_10,
      id_10,
      id_0,
      id_2
  );
  wire id_13;
endmodule
