

================================================================
== Vivado HLS Report for 'decision_function_81'
================================================================
* Date:           Mon Dec 11 23:06:28 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Final_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.408|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    4|    4|    3|    3| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    145|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    457|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        -|      -|      12|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      12|    677|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+-------+---+-----+-----+
    |           Instance          |          Module         | BRAM_18K| DSP48E| FF| LUT | URAM|
    +-----------------------------+-------------------------+---------+-------+---+-----+-----+
    |my_prj_acceleratobkb_x0_U38  |my_prj_acceleratobkb_x0  |        0|      0|  0|  457|    0|
    +-----------------------------+-------------------------+---------+-------+---+-----+-----+
    |Total                        |                         |        0|      0|  0|  457|    0|
    +-----------------------------+-------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |and_ln73_54_fu_166_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln73_55_fu_176_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln73_56_fu_181_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln73_57_fu_191_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln73_58_fu_196_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln73_59_fu_206_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln73_60_fu_211_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln73_fu_162_p2         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1497_12_fu_156_p2   |   icmp   |      0|  0|  13|          12|          12|
    |icmp_ln1497_1_fu_126_p2    |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln1497_2_fu_138_p2    |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln1497_5_fu_144_p2    |   icmp   |      0|  0|  13|          12|          10|
    |icmp_ln1497_8_fu_150_p2    |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln1497_9_fu_132_p2    |   icmp   |      0|  0|  13|          12|          10|
    |icmp_ln1497_fu_120_p2      |   icmp   |      0|  0|  13|          12|          11|
    |or_ln88_25_fu_223_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln88_26_fu_228_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln88_27_fu_233_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln88_fu_217_p2          |    or    |      0|  0|   2|           1|           1|
    |select_ln89_41_fu_257_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln89_42_fu_269_p3   |  select  |      0|  0|   4|           1|           3|
    |select_ln89_43_fu_276_p3   |  select  |      0|  0|   3|           1|           3|
    |select_ln89_44_fu_284_p3   |  select  |      0|  0|   3|           1|           3|
    |select_ln89_fu_249_p3      |  select  |      0|  0|   3|           1|           2|
    |tmp_fu_300_p9              |  select  |      0|  0|   3|           1|           3|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln75_17_fu_186_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln75_18_fu_201_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln75_fu_171_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln89_fu_239_p2         |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 145|         109|         104|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |x_V_address0             |  21|          4|    4|         16|
    |x_V_address1             |  15|          3|    4|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  75|         15|   11|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |icmp_ln1497_12_reg_384       |  1|   0|    1|          0|
    |icmp_ln1497_1_reg_342        |  1|   0|    1|          0|
    |icmp_ln1497_2_reg_363        |  1|   0|    1|          0|
    |icmp_ln1497_5_reg_368        |  1|   0|    1|          0|
    |icmp_ln1497_8_reg_378        |  1|   0|    1|          0|
    |icmp_ln1497_9_reg_358        |  1|   0|    1|          0|
    |icmp_ln1497_reg_332          |  1|   0|    1|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 12|   0|   12|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------+-----+-----+------------+----------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | decision_function.81 | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | decision_function.81 | return value |
|ap_start      |  in |    1| ap_ctrl_hs | decision_function.81 | return value |
|ap_done       | out |    1| ap_ctrl_hs | decision_function.81 | return value |
|ap_idle       | out |    1| ap_ctrl_hs | decision_function.81 | return value |
|ap_ready      | out |    1| ap_ctrl_hs | decision_function.81 | return value |
|ap_return     | out |   12| ap_ctrl_hs | decision_function.81 | return value |
|x_V_address0  | out |    4|  ap_memory |          x_V         |     array    |
|x_V_ce0       | out |    1|  ap_memory |          x_V         |     array    |
|x_V_q0        |  in |   12|  ap_memory |          x_V         |     array    |
|x_V_address1  | out |    4|  ap_memory |          x_V         |     array    |
|x_V_ce1       | out |    1|  ap_memory |          x_V         |     array    |
|x_V_q1        |  in |   12|  ap_memory |          x_V         |     array    |
+--------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_V_addr = getelementptr [12 x i12]* %x_V, i64 0, i64 3" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 6 'getelementptr' 'x_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (2.32ns)   --->   "%x_V_load = load i12* %x_V_addr, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 7 'load' 'x_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_V_addr_34 = getelementptr [12 x i12]* %x_V, i64 0, i64 0" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 8 'getelementptr' 'x_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (2.32ns)   --->   "%x_V_load_1 = load i12* %x_V_addr_34, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 9 'load' 'x_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>

State 2 <SV = 1> <Delay = 4.31>
ST_2 : Operation 10 [1/2] (2.32ns)   --->   "%x_V_load = load i12* %x_V_addr, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 10 'load' 'x_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 11 [1/1] (1.99ns)   --->   "%icmp_ln1497 = icmp slt i12 %x_V_load, -1023" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 11 'icmp' 'icmp_ln1497' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/2] (2.32ns)   --->   "%x_V_load_1 = load i12* %x_V_addr_34, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 12 'load' 'x_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 13 [1/1] (1.99ns)   --->   "%icmp_ln1497_1 = icmp slt i12 %x_V_load_1, 1" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 13 'icmp' 'icmp_ln1497_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%x_V_addr_35 = getelementptr [12 x i12]* %x_V, i64 0, i64 1" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 14 'getelementptr' 'x_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (2.32ns)   --->   "%x_V_load_2 = load i12* %x_V_addr_35, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 15 'load' 'x_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%x_V_addr_36 = getelementptr [12 x i12]* %x_V, i64 0, i64 8" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 16 'getelementptr' 'x_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.32ns)   --->   "%x_V_load_5 = load i12* %x_V_addr_36, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 17 'load' 'x_V_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 18 [1/1] (1.99ns)   --->   "%icmp_ln1497_9 = icmp slt i12 %x_V_load, 897" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 18 'icmp' 'icmp_ln1497_9' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.31>
ST_3 : Operation 19 [1/2] (2.32ns)   --->   "%x_V_load_2 = load i12* %x_V_addr_35, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 19 'load' 'x_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 20 [1/1] (1.99ns)   --->   "%icmp_ln1497_2 = icmp slt i12 %x_V_load_2, 1281" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 20 'icmp' 'icmp_ln1497_2' <Predicate = (icmp_ln1497)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/2] (2.32ns)   --->   "%x_V_load_5 = load i12* %x_V_addr_36, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 21 'load' 'x_V_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 22 [1/1] (1.99ns)   --->   "%icmp_ln1497_5 = icmp slt i12 %x_V_load_5, -383" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 22 'icmp' 'icmp_ln1497_5' <Predicate = (icmp_ln1497)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%x_V_addr_37 = getelementptr [12 x i12]* %x_V, i64 0, i64 9" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 23 'getelementptr' 'x_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (2.32ns)   --->   "%x_V_load_8 = load i12* %x_V_addr_37, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 24 'load' 'x_V_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>

State 4 <SV = 3> <Delay = 4.31>
ST_4 : Operation 25 [1/2] (2.32ns)   --->   "%x_V_load_8 = load i12* %x_V_addr_37, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 25 'load' 'x_V_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 26 [1/1] (1.99ns)   --->   "%icmp_ln1497_8 = icmp slt i12 %x_V_load_8, -639" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 26 'icmp' 'icmp_ln1497_8' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (1.99ns)   --->   "%icmp_ln1497_12 = icmp slt i12 %x_V_load_8, -1919" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 27 'icmp' 'icmp_ln1497_12' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.40>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [../my-conifer-prj/firmware/BDT.h:25]   --->   Operation 28 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.97ns)   --->   "%and_ln73 = and i1 %icmp_ln1497_1, %icmp_ln1497" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 29 'and' 'and_ln73' <Predicate = (icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_42)   --->   "%and_ln73_54 = and i1 %icmp_ln1497_2, %and_ln73" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 30 'and' 'and_ln73_54' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln88)   --->   "%xor_ln75 = xor i1 %icmp_ln1497_1, true" [../my-conifer-prj/firmware/BDT.h:75]   --->   Operation 31 'xor' 'xor_ln75' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln88)   --->   "%and_ln73_55 = and i1 %icmp_ln1497_5, %xor_ln75" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 32 'and' 'and_ln73_55' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln88)   --->   "%and_ln73_56 = and i1 %and_ln73_55, %icmp_ln1497" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 33 'and' 'and_ln73_56' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.97ns)   --->   "%xor_ln75_17 = xor i1 %icmp_ln1497, true" [../my-conifer-prj/firmware/BDT.h:75]   --->   Operation 34 'xor' 'xor_ln75_17' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (0.97ns)   --->   "%and_ln73_57 = and i1 %icmp_ln1497_8, %xor_ln75_17" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 35 'and' 'and_ln73_57' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_44)   --->   "%and_ln73_58 = and i1 %icmp_ln1497_9, %and_ln73_57" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 36 'and' 'and_ln73_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln75_18 = xor i1 %icmp_ln1497_8, true" [../my-conifer-prj/firmware/BDT.h:75]   --->   Operation 37 'xor' 'xor_ln75_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln73_59 = and i1 %icmp_ln1497_12, %xor_ln75_17" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 38 'and' 'and_ln73_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln73_60 = and i1 %and_ln73_59, %xor_ln75_18" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 39 'and' 'and_ln73_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln88 = or i1 %and_ln73, %and_ln73_56" [../my-conifer-prj/firmware/BDT.h:88]   --->   Operation 40 'or' 'or_ln88' <Predicate = (icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_44)   --->   "%or_ln88_25 = or i1 %icmp_ln1497, %and_ln73_58" [../my-conifer-prj/firmware/BDT.h:88]   --->   Operation 41 'or' 'or_ln88_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.97ns)   --->   "%or_ln88_26 = or i1 %icmp_ln1497, %and_ln73_57" [../my-conifer-prj/firmware/BDT.h:88]   --->   Operation 42 'or' 'or_ln88_26' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln88_27 = or i1 %or_ln88_26, %and_ln73_60" [../my-conifer-prj/firmware/BDT.h:88]   --->   Operation 43 'or' 'or_ln88_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_42)   --->   "%xor_ln89 = xor i1 %and_ln73_54, true" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 44 'xor' 'xor_ln89' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_42)   --->   "%zext_ln89 = zext i1 %xor_ln89 to i2" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 45 'zext' 'zext_ln89' <Predicate = (icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_42)   --->   "%select_ln89 = select i1 %and_ln73, i2 %zext_ln89, i2 -2" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 46 'select' 'select_ln89' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_42)   --->   "%select_ln89_41 = select i1 %or_ln88, i2 %select_ln89, i2 -1" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 47 'select' 'select_ln89_41' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_42)   --->   "%zext_ln89_6 = zext i2 %select_ln89_41 to i3" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 48 'zext' 'zext_ln89_6' <Predicate = (icmp_ln1497)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln89_42 = select i1 %icmp_ln1497, i3 %zext_ln89_6, i3 -4" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 49 'select' 'select_ln89_42' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_44)   --->   "%select_ln89_43 = select i1 %or_ln88_25, i3 %select_ln89_42, i3 -3" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 50 'select' 'select_ln89_43' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln89_44 = select i1 %or_ln88_26, i3 %select_ln89_43, i3 -2" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 51 'select' 'select_ln89_44' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln89_45 = select i1 %or_ln88_27, i3 %select_ln89_44, i3 -1" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 52 'select' 'select_ln89_45' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (2.47ns) (out node of the LUT)   --->   "%tmp = call i12 @_ssdm_op_Mux.ap_auto.8i12.i3(i12 -36, i12 26, i12 -25, i12 -212, i12 -32, i12 -30, i12 21, i12 -33, i3 %select_ln89_45)" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 53 'mux' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 4.03> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "ret i12 %tmp" [../my-conifer-prj/firmware/BDT.h:93]   --->   Operation 54 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_addr          (getelementptr) [ 001000]
x_V_addr_34       (getelementptr) [ 001000]
x_V_load          (load         ) [ 000000]
icmp_ln1497       (icmp         ) [ 011111]
x_V_load_1        (load         ) [ 000000]
icmp_ln1497_1     (icmp         ) [ 011111]
x_V_addr_35       (getelementptr) [ 000100]
x_V_addr_36       (getelementptr) [ 000100]
icmp_ln1497_9     (icmp         ) [ 011111]
x_V_load_2        (load         ) [ 000000]
icmp_ln1497_2     (icmp         ) [ 011011]
x_V_load_5        (load         ) [ 000000]
icmp_ln1497_5     (icmp         ) [ 011011]
x_V_addr_37       (getelementptr) [ 010010]
x_V_load_8        (load         ) [ 000000]
icmp_ln1497_8     (icmp         ) [ 001001]
icmp_ln1497_12    (icmp         ) [ 001001]
specpipeline_ln25 (specpipeline ) [ 000000]
and_ln73          (and          ) [ 000000]
and_ln73_54       (and          ) [ 000000]
xor_ln75          (xor          ) [ 000000]
and_ln73_55       (and          ) [ 000000]
and_ln73_56       (and          ) [ 000000]
xor_ln75_17       (xor          ) [ 000000]
and_ln73_57       (and          ) [ 000000]
and_ln73_58       (and          ) [ 000000]
xor_ln75_18       (xor          ) [ 000000]
and_ln73_59       (and          ) [ 000000]
and_ln73_60       (and          ) [ 000000]
or_ln88           (or           ) [ 000000]
or_ln88_25        (or           ) [ 000000]
or_ln88_26        (or           ) [ 000000]
or_ln88_27        (or           ) [ 000000]
xor_ln89          (xor          ) [ 000000]
zext_ln89         (zext         ) [ 000000]
select_ln89       (select       ) [ 000000]
select_ln89_41    (select       ) [ 000000]
zext_ln89_6       (zext         ) [ 000000]
select_ln89_42    (select       ) [ 000000]
select_ln89_43    (select       ) [ 000000]
select_ln89_44    (select       ) [ 000000]
select_ln89_45    (select       ) [ 000000]
tmp               (mux          ) [ 000000]
ret_ln93          (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i12.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="x_V_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="12" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="3" slack="0"/>
<pin id="70" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="4" slack="0"/>
<pin id="76" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="0"/>
<pin id="88" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="89" dir="0" index="5" bw="12" slack="2147483647"/>
<pin id="90" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="12" slack="0"/>
<pin id="91" dir="1" index="7" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_V_load/1 x_V_load_1/1 x_V_load_2/2 x_V_load_5/2 x_V_load_8/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="x_V_addr_34_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="12" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr_34/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="x_V_addr_35_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="12" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="1" slack="0"/>
<pin id="97" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr_35/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="x_V_addr_36_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="12" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="5" slack="0"/>
<pin id="106" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr_36/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="x_V_addr_37_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="12" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="5" slack="0"/>
<pin id="115" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr_37/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln1497_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="12" slack="0"/>
<pin id="122" dir="0" index="1" bw="12" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln1497_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="12" slack="0"/>
<pin id="128" dir="0" index="1" bw="12" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_1/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln1497_9_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="12" slack="0"/>
<pin id="134" dir="0" index="1" bw="12" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_9/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln1497_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="12" slack="0"/>
<pin id="140" dir="0" index="1" bw="12" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_2/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln1497_5_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="12" slack="0"/>
<pin id="146" dir="0" index="1" bw="12" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_5/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln1497_8_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="12" slack="0"/>
<pin id="152" dir="0" index="1" bw="12" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_8/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln1497_12_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="12" slack="0"/>
<pin id="158" dir="0" index="1" bw="12" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_12/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="and_ln73_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="3"/>
<pin id="164" dir="0" index="1" bw="1" slack="3"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="and_ln73_54_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="2"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_54/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="xor_ln75_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="3"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="and_ln73_55_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="2"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_55/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="and_ln73_56_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="3"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_56/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="xor_ln75_17_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="3"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75_17/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="and_ln73_57_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_57/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="and_ln73_58_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="3"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_58/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="xor_ln75_18_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75_18/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="and_ln73_59_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_59/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="and_ln73_60_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_60/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="or_ln88_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="or_ln88_25_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="3"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88_25/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="or_ln88_26_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="3"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88_26/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="or_ln88_27_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88_27/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="xor_ln89_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln89/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln89_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="select_ln89_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="2" slack="0"/>
<pin id="252" dir="0" index="2" bw="2" slack="0"/>
<pin id="253" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="select_ln89_41_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="2" slack="0"/>
<pin id="260" dir="0" index="2" bw="2" slack="0"/>
<pin id="261" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_41/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln89_6_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2" slack="0"/>
<pin id="267" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_6/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="select_ln89_42_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="3"/>
<pin id="271" dir="0" index="1" bw="3" slack="0"/>
<pin id="272" dir="0" index="2" bw="3" slack="0"/>
<pin id="273" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_42/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="select_ln89_43_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="3" slack="0"/>
<pin id="279" dir="0" index="2" bw="3" slack="0"/>
<pin id="280" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_43/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="select_ln89_44_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="3" slack="0"/>
<pin id="287" dir="0" index="2" bw="3" slack="0"/>
<pin id="288" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_44/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="select_ln89_45_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="3" slack="0"/>
<pin id="295" dir="0" index="2" bw="3" slack="0"/>
<pin id="296" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_45/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="12" slack="0"/>
<pin id="302" dir="0" index="1" bw="7" slack="0"/>
<pin id="303" dir="0" index="2" bw="6" slack="0"/>
<pin id="304" dir="0" index="3" bw="6" slack="0"/>
<pin id="305" dir="0" index="4" bw="9" slack="0"/>
<pin id="306" dir="0" index="5" bw="6" slack="0"/>
<pin id="307" dir="0" index="6" bw="6" slack="0"/>
<pin id="308" dir="0" index="7" bw="6" slack="0"/>
<pin id="309" dir="0" index="8" bw="7" slack="0"/>
<pin id="310" dir="0" index="9" bw="3" slack="0"/>
<pin id="311" dir="1" index="10" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="322" class="1005" name="x_V_addr_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="1"/>
<pin id="324" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr "/>
</bind>
</comp>

<comp id="327" class="1005" name="x_V_addr_34_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="1"/>
<pin id="329" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr_34 "/>
</bind>
</comp>

<comp id="332" class="1005" name="icmp_ln1497_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln1497 "/>
</bind>
</comp>

<comp id="342" class="1005" name="icmp_ln1497_1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="3"/>
<pin id="344" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln1497_1 "/>
</bind>
</comp>

<comp id="348" class="1005" name="x_V_addr_35_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="1"/>
<pin id="350" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr_35 "/>
</bind>
</comp>

<comp id="353" class="1005" name="x_V_addr_36_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="1"/>
<pin id="355" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr_36 "/>
</bind>
</comp>

<comp id="358" class="1005" name="icmp_ln1497_9_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="3"/>
<pin id="360" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln1497_9 "/>
</bind>
</comp>

<comp id="363" class="1005" name="icmp_ln1497_2_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="2"/>
<pin id="365" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1497_2 "/>
</bind>
</comp>

<comp id="368" class="1005" name="icmp_ln1497_5_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="2"/>
<pin id="370" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1497_5 "/>
</bind>
</comp>

<comp id="373" class="1005" name="x_V_addr_37_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="1"/>
<pin id="375" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr_37 "/>
</bind>
</comp>

<comp id="378" class="1005" name="icmp_ln1497_8_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="1"/>
<pin id="380" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1497_8 "/>
</bind>
</comp>

<comp id="384" class="1005" name="icmp_ln1497_12_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="1"/>
<pin id="386" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1497_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="79"><net_src comp="66" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="101"><net_src comp="93" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="110"><net_src comp="102" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="119"><net_src comp="111" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="124"><net_src comp="74" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="74" pin="7"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="74" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="74" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="74" pin="7"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="74" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="74" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="170"><net_src comp="162" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="171" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="176" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="34" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="186" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="191" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="34" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="186" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="206" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="201" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="162" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="181" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="196" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="191" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="228" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="211" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="166" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="34" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="162" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="36" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="262"><net_src comp="217" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="249" pin="3"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="38" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="268"><net_src comp="257" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="265" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="275"><net_src comp="40" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="281"><net_src comp="223" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="269" pin="3"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="42" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="289"><net_src comp="228" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="276" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="44" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="233" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="284" pin="3"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="46" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="312"><net_src comp="48" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="313"><net_src comp="50" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="314"><net_src comp="52" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="315"><net_src comp="54" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="316"><net_src comp="56" pin="0"/><net_sink comp="300" pin=4"/></net>

<net id="317"><net_src comp="58" pin="0"/><net_sink comp="300" pin=5"/></net>

<net id="318"><net_src comp="60" pin="0"/><net_sink comp="300" pin=6"/></net>

<net id="319"><net_src comp="62" pin="0"/><net_sink comp="300" pin=7"/></net>

<net id="320"><net_src comp="64" pin="0"/><net_sink comp="300" pin=8"/></net>

<net id="321"><net_src comp="292" pin="3"/><net_sink comp="300" pin=9"/></net>

<net id="325"><net_src comp="66" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="330"><net_src comp="80" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="335"><net_src comp="120" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="339"><net_src comp="332" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="341"><net_src comp="332" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="345"><net_src comp="126" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="351"><net_src comp="93" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="356"><net_src comp="102" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="361"><net_src comp="132" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="366"><net_src comp="138" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="371"><net_src comp="144" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="376"><net_src comp="111" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="381"><net_src comp="150" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="387"><net_src comp="156" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="206" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_V | {}
 - Input state : 
	Port: decision_function.81 : x_V | {1 2 3 4 }
  - Chain level:
	State 1
		x_V_load : 1
		x_V_load_1 : 1
	State 2
		icmp_ln1497 : 1
		icmp_ln1497_1 : 1
		x_V_load_2 : 1
		x_V_load_5 : 1
		icmp_ln1497_9 : 1
	State 3
		icmp_ln1497_2 : 1
		icmp_ln1497_5 : 1
		x_V_load_8 : 1
	State 4
		icmp_ln1497_8 : 1
		icmp_ln1497_12 : 1
	State 5
		select_ln89 : 1
		select_ln89_41 : 2
		zext_ln89_6 : 3
		select_ln89_42 : 4
		select_ln89_43 : 5
		select_ln89_44 : 6
		select_ln89_45 : 7
		tmp : 8
		ret_ln93 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    mux   |       tmp_fu_300      |    0    |   457   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln1497_fu_120  |    0    |    13   |
|          |  icmp_ln1497_1_fu_126 |    0    |    13   |
|          |  icmp_ln1497_9_fu_132 |    0    |    13   |
|   icmp   |  icmp_ln1497_2_fu_138 |    0    |    13   |
|          |  icmp_ln1497_5_fu_144 |    0    |    13   |
|          |  icmp_ln1497_8_fu_150 |    0    |    13   |
|          | icmp_ln1497_12_fu_156 |    0    |    13   |
|----------|-----------------------|---------|---------|
|          |    and_ln73_fu_162    |    0    |    2    |
|          |   and_ln73_54_fu_166  |    0    |    2    |
|          |   and_ln73_55_fu_176  |    0    |    2    |
|    and   |   and_ln73_56_fu_181  |    0    |    2    |
|          |   and_ln73_57_fu_191  |    0    |    2    |
|          |   and_ln73_58_fu_196  |    0    |    2    |
|          |   and_ln73_59_fu_206  |    0    |    2    |
|          |   and_ln73_60_fu_211  |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |   select_ln89_fu_249  |    0    |    2    |
|          | select_ln89_41_fu_257 |    0    |    2    |
|  select  | select_ln89_42_fu_269 |    0    |    3    |
|          | select_ln89_43_fu_276 |    0    |    3    |
|          | select_ln89_44_fu_284 |    0    |    3    |
|          | select_ln89_45_fu_292 |    0    |    3    |
|----------|-----------------------|---------|---------|
|          |    xor_ln75_fu_171    |    0    |    2    |
|    xor   |   xor_ln75_17_fu_186  |    0    |    2    |
|          |   xor_ln75_18_fu_201  |    0    |    2    |
|          |    xor_ln89_fu_239    |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |     or_ln88_fu_217    |    0    |    2    |
|    or    |   or_ln88_25_fu_223   |    0    |    2    |
|          |   or_ln88_26_fu_228   |    0    |    2    |
|          |   or_ln88_27_fu_233   |    0    |    2    |
|----------|-----------------------|---------|---------|
|   zext   |    zext_ln89_fu_245   |    0    |    0    |
|          |   zext_ln89_6_fu_265  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   596   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|icmp_ln1497_12_reg_384|    1   |
| icmp_ln1497_1_reg_342|    1   |
| icmp_ln1497_2_reg_363|    1   |
| icmp_ln1497_5_reg_368|    1   |
| icmp_ln1497_8_reg_378|    1   |
| icmp_ln1497_9_reg_358|    1   |
|  icmp_ln1497_reg_332 |    1   |
|  x_V_addr_34_reg_327 |    4   |
|  x_V_addr_35_reg_348 |    4   |
|  x_V_addr_36_reg_353 |    4   |
|  x_V_addr_37_reg_373 |    4   |
|   x_V_addr_reg_322   |    4   |
+----------------------+--------+
|         Total        |   27   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_74 |  p0  |   6  |   4  |   24   ||    33   |
| grp_access_fu_74 |  p2  |   4  |   0  |    0   ||    21   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  3.8125 ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   596  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   54   |
|  Register |    -   |   27   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   27   |   650  |
+-----------+--------+--------+--------+
