// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_ufixed_8_1_4_0_0_ap_fixed_16_4_5_3_0_config5_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15
);

parameter    ap_ST_fsm_state1 = 24'd1;
parameter    ap_ST_fsm_state2 = 24'd2;
parameter    ap_ST_fsm_state3 = 24'd4;
parameter    ap_ST_fsm_state4 = 24'd8;
parameter    ap_ST_fsm_state5 = 24'd16;
parameter    ap_ST_fsm_state6 = 24'd32;
parameter    ap_ST_fsm_state7 = 24'd64;
parameter    ap_ST_fsm_state8 = 24'd128;
parameter    ap_ST_fsm_state9 = 24'd256;
parameter    ap_ST_fsm_state10 = 24'd512;
parameter    ap_ST_fsm_state11 = 24'd1024;
parameter    ap_ST_fsm_state12 = 24'd2048;
parameter    ap_ST_fsm_state13 = 24'd4096;
parameter    ap_ST_fsm_state14 = 24'd8192;
parameter    ap_ST_fsm_state15 = 24'd16384;
parameter    ap_ST_fsm_state16 = 24'd32768;
parameter    ap_ST_fsm_state17 = 24'd65536;
parameter    ap_ST_fsm_state18 = 24'd131072;
parameter    ap_ST_fsm_state19 = 24'd262144;
parameter    ap_ST_fsm_state20 = 24'd524288;
parameter    ap_ST_fsm_state21 = 24'd1048576;
parameter    ap_ST_fsm_state22 = 24'd2097152;
parameter    ap_ST_fsm_state23 = 24'd4194304;
parameter    ap_ST_fsm_state24 = 24'd8388608;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] p_read;
input  [7:0] p_read1;
input  [7:0] p_read2;
input  [7:0] p_read3;
input  [7:0] p_read4;
input  [7:0] p_read5;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [23:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [10:0] reg_591;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state21;
reg   [10:0] reg_595;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state19;
reg   [11:0] reg_599;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state20;
reg   [11:0] reg_603;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
reg   [12:0] reg_607;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state18;
reg   [12:0] reg_611;
reg   [12:0] reg_615;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
reg   [12:0] reg_619;
reg   [7:0] p_read_20_reg_2769;
reg   [7:0] p_read_21_reg_2781;
wire   [13:0] zext_ln1171_13_fu_623_p1;
reg   [13:0] zext_ln1171_13_reg_2794;
wire   [13:0] zext_ln1171_20_fu_628_p1;
reg   [5:0] lshr_ln717_2_reg_2804;
reg   [7:0] p_read_19_reg_2810;
wire    ap_CS_fsm_state2;
wire   [12:0] zext_ln1171_26_fu_643_p1;
wire   [13:0] zext_ln1171_27_fu_648_p1;
reg   [4:0] lshr_ln717_4_reg_2832;
reg   [7:0] p_read_18_reg_2837;
wire   [14:0] zext_ln1171_25_fu_663_p1;
wire   [12:0] zext_ln1171_34_fu_667_p1;
wire   [13:0] zext_ln1171_35_fu_672_p1;
wire    ap_CS_fsm_state4;
wire   [14:0] zext_ln1171_37_fu_676_p1;
reg   [14:0] zext_ln1171_37_reg_2866;
reg   [10:0] trunc_ln712_4_reg_2873;
reg   [9:0] trunc_ln712_6_reg_2878;
reg   [7:0] p_read_17_reg_2883;
wire   [14:0] zext_ln1171_44_fu_680_p1;
reg   [14:0] zext_ln1171_44_reg_2893;
wire   [12:0] zext_ln1171_45_fu_685_p1;
reg   [12:0] zext_ln1171_45_reg_2899;
wire   [13:0] sub_ln1171_25_fu_702_p2;
reg   [13:0] sub_ln1171_25_reg_2905;
reg   [9:0] trunc_ln712_7_reg_2910;
reg   [10:0] trunc_ln717_61_reg_2915;
wire   [13:0] zext_ln1171_43_fu_708_p1;
reg   [13:0] zext_ln1171_43_reg_2920;
reg   [11:0] trunc_ln717_67_reg_2926;
reg   [7:0] p_read34_reg_2931;
wire    ap_CS_fsm_state7;
wire   [13:0] zext_ln1171_3_fu_731_p1;
reg   [13:0] zext_ln1171_3_reg_2946;
wire   [14:0] zext_ln1171_12_fu_736_p1;
reg   [14:0] zext_ln1171_12_reg_2951;
reg   [11:0] trunc_ln717_72_reg_2957;
reg   [9:0] trunc_ln712_9_reg_2962;
wire   [15:0] r_V_2_fu_750_p1;
reg   [15:0] r_V_2_reg_2967;
wire    ap_CS_fsm_state8;
wire   [11:0] sub_ln1171_27_fu_765_p2;
reg   [11:0] sub_ln1171_27_reg_2973;
reg   [8:0] trunc_ln717_69_reg_2978;
reg   [10:0] trunc_ln717_74_reg_2983;
reg   [10:0] trunc_ln712_s_reg_2988;
reg   [10:0] lshr_ln717_s_reg_2993;
wire   [14:0] zext_ln1171_19_fu_798_p1;
reg   [14:0] zext_ln1171_19_reg_2998;
wire   [13:0] sub_ln1171_12_fu_813_p2;
reg   [13:0] sub_ln1171_12_reg_3004;
reg   [9:0] trunc_ln717_68_reg_3009;
wire   [10:0] add_ln740_23_fu_847_p2;
reg   [10:0] add_ln740_23_reg_3014;
wire   [12:0] add_ln740_56_fu_853_p2;
reg   [12:0] add_ln740_56_reg_3019;
wire   [11:0] add_ln740_57_fu_859_p2;
reg   [11:0] add_ln740_57_reg_3024;
reg   [11:0] trunc_ln717_34_reg_3029;
reg   [11:0] trunc_ln717_38_reg_3034;
wire   [15:0] r_V_3_fu_886_p1;
reg   [15:0] r_V_3_reg_3039;
wire   [12:0] add_ln740_24_fu_902_p2;
reg   [12:0] add_ln740_24_reg_3046;
wire   [13:0] add_ln740_58_fu_914_p2;
reg   [13:0] add_ln740_58_reg_3051;
reg   [11:0] trunc_ln717_45_reg_3056;
reg   [12:0] trunc_ln717_53_reg_3061;
wire   [15:0] r_V_5_fu_946_p1;
reg   [15:0] r_V_5_reg_3066;
reg   [8:0] trunc_ln717_57_reg_3072;
reg   [8:0] trunc_ln717_60_reg_3077;
wire   [13:0] add_ln740_20_fu_1017_p2;
reg   [13:0] add_ln740_20_reg_3082;
wire   [10:0] add_ln740_28_fu_1023_p2;
reg   [10:0] add_ln740_28_reg_3087;
wire   [9:0] shl_ln717_6_fu_1029_p3;
reg   [9:0] shl_ln717_6_reg_3092;
wire   [13:0] sub_ln1171_16_fu_1047_p2;
reg   [13:0] sub_ln1171_16_reg_3097;
reg   [10:0] lshr_ln717_3_reg_3102;
reg   [12:0] trunc_ln717_63_reg_3107;
wire   [13:0] add_ln740_29_fu_1134_p2;
reg   [13:0] add_ln740_29_reg_3112;
wire   [13:0] add_ln740_30_fu_1140_p2;
reg   [13:0] add_ln740_30_reg_3117;
wire   [10:0] add_ln740_62_fu_1146_p2;
reg   [10:0] add_ln740_62_reg_3122;
wire   [13:0] add_ln740_68_fu_1151_p2;
reg   [13:0] add_ln740_68_reg_3127;
reg   [11:0] trunc_ln717_49_reg_3132;
wire   [14:0] sub_ln1171_18_fu_1201_p2;
reg   [14:0] sub_ln1171_18_reg_3137;
wire   [14:0] sub_ln1171_23_fu_1218_p2;
reg   [14:0] sub_ln1171_23_reg_3142;
wire   [11:0] add_ln740_33_fu_1239_p2;
reg   [11:0] add_ln740_33_reg_3147;
wire   [13:0] add_ln740_50_fu_1245_p2;
reg   [13:0] add_ln740_50_reg_3152;
wire   [13:0] add_ln740_63_fu_1260_p2;
reg   [13:0] add_ln740_63_reg_3157;
wire   [14:0] sub_ln1171_1_fu_1277_p2;
reg   [14:0] sub_ln1171_1_reg_3162;
reg   [12:0] trunc_ln717_29_reg_3167;
reg   [11:0] trunc_ln717_31_reg_3172;
reg   [12:0] trunc_ln717_33_reg_3177;
reg   [10:0] trunc_ln717_35_reg_3182;
reg   [12:0] trunc_ln717_39_reg_3187;
reg   [11:0] trunc_ln717_43_reg_3192;
reg   [12:0] trunc_ln717_55_reg_3197;
reg   [12:0] trunc_ln717_62_reg_3202;
reg   [12:0] trunc_ln717_66_reg_3207;
wire   [15:0] r_V_6_fu_1542_p1;
reg   [15:0] r_V_6_reg_3212;
reg   [12:0] trunc_ln717_75_reg_3218;
reg   [9:0] trunc_ln712_1_reg_3223;
reg   [9:0] trunc_ln712_5_reg_3228;
wire   [13:0] add_ln740_34_fu_1619_p2;
reg   [13:0] add_ln740_34_reg_3233;
wire   [12:0] add_ln740_47_fu_1625_p2;
reg   [12:0] add_ln740_47_reg_3238;
wire   [12:0] add_ln740_48_fu_1631_p2;
reg   [12:0] add_ln740_48_reg_3243;
reg   [9:0] lshr_ln_reg_3248;
reg   [12:0] trunc_ln717_s_reg_3253;
reg   [12:0] trunc_ln717_19_reg_3258;
reg   [9:0] trunc_ln717_20_reg_3263;
reg   [12:0] trunc_ln717_23_reg_3268;
reg   [6:0] trunc_ln717_24_reg_3273;
reg   [7:0] lshr_ln717_1_reg_3278;
reg   [8:0] trunc_ln717_42_reg_3283;
reg   [9:0] trunc_ln3_reg_3288;
wire  signed [13:0] sext_ln712_47_fu_1934_p1;
reg  signed [13:0] sext_ln712_47_reg_3293;
wire   [11:0] add_ln740_17_fu_1943_p2;
reg   [11:0] add_ln740_17_reg_3298;
wire   [10:0] add_ln740_18_fu_1949_p2;
reg   [10:0] add_ln740_18_reg_3303;
wire   [13:0] add_ln740_25_fu_1954_p2;
reg   [13:0] add_ln740_25_reg_3308;
wire   [13:0] add_ln740_35_fu_1960_p2;
reg   [13:0] add_ln740_35_reg_3314;
wire   [10:0] add_ln740_38_fu_1966_p2;
reg   [10:0] add_ln740_38_reg_3319;
wire   [10:0] add_ln740_43_fu_1972_p2;
reg   [10:0] add_ln740_43_reg_3324;
wire   [12:0] add_ln740_45_fu_1978_p2;
reg   [12:0] add_ln740_45_reg_3329;
wire   [13:0] add_ln740_49_fu_1990_p2;
reg   [13:0] add_ln740_49_reg_3334;
wire   [13:0] add_ln740_59_fu_1996_p2;
reg   [13:0] add_ln740_59_reg_3339;
wire   [13:0] add_ln740_64_fu_2002_p2;
reg   [13:0] add_ln740_64_reg_3344;
wire   [13:0] add_ln740_67_fu_2014_p2;
reg   [13:0] add_ln740_67_reg_3349;
wire   [12:0] add_ln740_72_fu_2020_p2;
reg   [12:0] add_ln740_72_reg_3354;
wire   [9:0] add_ln740_75_fu_2026_p2;
reg   [9:0] add_ln740_75_reg_3359;
wire   [13:0] add_ln740_79_fu_2038_p2;
reg   [13:0] add_ln740_79_reg_3364;
wire   [13:0] add_ln740_82_fu_2050_p2;
reg   [13:0] add_ln740_82_reg_3369;
wire   [14:0] zext_ln1171_2_fu_2056_p1;
wire   [13:0] sub_ln1171_21_fu_2072_p2;
reg   [13:0] sub_ln1171_21_reg_3380;
wire   [12:0] add_ln740_15_fu_2123_p2;
reg   [12:0] add_ln740_15_reg_3385;
wire   [12:0] add_ln740_19_fu_2135_p2;
reg   [12:0] add_ln740_19_reg_3390;
wire   [13:0] add_ln740_3_fu_2146_p2;
reg   [13:0] add_ln740_3_reg_3395;
wire   [11:0] add_ln740_39_fu_2160_p2;
reg   [11:0] add_ln740_39_reg_3400;
wire   [12:0] add_ln740_44_fu_2179_p2;
reg   [12:0] add_ln740_44_reg_3405;
wire   [13:0] add_ln740_6_fu_2194_p2;
reg   [13:0] add_ln740_6_reg_3410;
wire   [10:0] add_ln740_53_fu_2199_p2;
reg   [10:0] add_ln740_53_reg_3415;
wire   [13:0] add_ln740_9_fu_2210_p2;
reg   [13:0] add_ln740_9_reg_3420;
wire   [13:0] add_ln740_10_fu_2220_p2;
reg   [13:0] add_ln740_10_reg_3425;
wire   [12:0] add_ln740_76_fu_2234_p2;
reg   [12:0] add_ln740_76_reg_3430;
wire   [15:0] r_V_0_fu_2240_p1;
reg   [12:0] trunc_ln_reg_3440;
reg   [5:0] trunc_ln717_27_reg_3445;
reg   [11:0] trunc_ln717_64_reg_3450;
wire   [13:0] add_ln740_4_fu_2330_p2;
reg   [13:0] add_ln740_4_reg_3455;
wire   [13:0] add_ln740_40_fu_2336_p2;
reg   [13:0] add_ln740_40_reg_3460;
wire   [13:0] add_ln740_54_fu_2350_p2;
reg   [13:0] add_ln740_54_reg_3465;
wire   [15:0] r_V_1_fu_2356_p1;
reg   [15:0] r_V_1_reg_3470;
wire   [13:0] add_ln740_2_fu_2379_p2;
reg   [13:0] add_ln740_2_reg_3475;
wire   [13:0] add_ln740_7_fu_2389_p2;
reg   [13:0] add_ln740_7_reg_3480;
wire   [13:0] add_ln740_71_fu_2411_p2;
reg   [13:0] add_ln740_71_reg_3485;
wire   [13:0] add_ln740_8_fu_2430_p2;
reg   [13:0] add_ln740_8_reg_3490;
wire   [13:0] add_ln740_11_fu_2440_p2;
reg   [13:0] add_ln740_11_reg_3495;
wire   [11:0] add_ln712_fu_2456_p2;
reg   [11:0] add_ln712_reg_3500;
wire   [13:0] add_ln740_1_fu_2470_p2;
reg   [13:0] add_ln740_1_reg_3505;
wire   [13:0] add_ln740_12_fu_2488_p2;
reg   [13:0] add_ln740_12_reg_3510;
wire  signed [13:0] sext_ln712_24_fu_2502_p1;
reg  signed [13:0] sext_ln712_24_reg_3515;
wire   [13:0] add_ln740_5_fu_2513_p2;
reg   [13:0] add_ln740_5_reg_3520;
wire   [13:0] add_ln740_13_fu_2525_p2;
reg   [13:0] add_ln740_13_reg_3525;
reg   [7:0] ap_port_reg_p_read;
reg   [7:0] ap_port_reg_p_read3;
reg   [7:0] ap_port_reg_p_read4;
reg   [7:0] ap_port_reg_p_read5;
reg   [7:0] grp_fu_256_p0;
reg  signed [7:0] grp_fu_256_p1;
reg   [7:0] grp_fu_257_p0;
reg  signed [8:0] grp_fu_257_p1;
wire   [13:0] grp_fu_521_p1;
wire   [15:0] grp_fu_256_p2;
wire   [13:0] grp_fu_531_p1;
wire   [15:0] grp_fu_257_p2;
wire   [12:0] grp_fu_541_p1;
wire   [14:0] grp_fu_551_p1;
wire   [14:0] grp_fu_561_p1;
wire   [12:0] shl_ln1171_18_fu_690_p3;
wire   [13:0] zext_ln1171_46_fu_698_p1;
wire  signed [14:0] sext_ln1171_22_fu_713_p1;
wire   [14:0] sub_ln1171_26_fu_716_p2;
wire   [12:0] trunc_ln712_9_fu_740_p1;
wire   [10:0] shl_ln1171_19_fu_754_p3;
wire   [11:0] zext_ln1171_47_fu_761_p1;
wire   [8:0] shl_ln1171_20_fu_771_p3;
wire   [11:0] zext_ln1171_48_fu_778_p1;
wire   [11:0] sub_ln1171_29_fu_782_p2;
wire   [12:0] shl_ln1171_s_fu_802_p3;
wire   [13:0] zext_ln1171_21_fu_809_p1;
wire  signed [12:0] sext_ln1171_23_fu_819_p1;
wire   [12:0] sub_ln1171_28_fu_822_p2;
wire   [10:0] zext_ln712_11_fu_841_p1;
wire  signed [12:0] sext_ln712_45_fu_837_p1;
wire  signed [12:0] sext_ln712_60_fu_844_p1;
wire  signed [14:0] sext_ln1171_17_fu_868_p1;
wire   [14:0] sub_ln1171_13_fu_871_p2;
wire  signed [12:0] sext_ln712_55_fu_890_p1;
wire   [12:0] zext_ln1171_38_fu_865_p1;
wire  signed [12:0] sext_ln740_5_fu_899_p1;
wire   [12:0] add_ln740_22_fu_893_p2;
wire  signed [13:0] sext_ln740_9_fu_911_p1;
wire  signed [13:0] sext_ln740_17_fu_908_p1;
wire   [14:0] tmp_fu_920_p3;
wire   [15:0] zext_ln1171_31_fu_927_p1;
wire   [15:0] sub_ln1171_31_fu_931_p2;
wire   [10:0] shl_ln717_7_fu_953_p3;
wire   [8:0] shl_ln717_8_fu_964_p3;
wire   [11:0] zext_ln717_8_fu_960_p1;
wire   [11:0] zext_ln717_9_fu_971_p1;
wire   [11:0] sub_ln717_4_fu_975_p2;
wire   [11:0] zext_ln1171_36_fu_950_p1;
wire   [11:0] sub_ln1171_32_fu_991_p2;
wire  signed [13:0] sext_ln712_21_fu_1007_p1;
wire  signed [13:0] sext_ln712_28_fu_1010_p1;
wire   [10:0] zext_ln712_13_fu_1014_p1;
wire   [12:0] shl_ln1171_11_fu_1036_p3;
wire   [13:0] zext_ln1171_28_fu_1043_p1;
wire   [13:0] zext_ln1171_30_fu_1053_p1;
wire   [13:0] add_ln1171_fu_1057_p2;
wire   [14:0] shl_ln1171_14_fu_1073_p3;
wire   [15:0] zext_ln1171_39_fu_1080_p1;
wire   [15:0] sub_ln1171_20_fu_1084_p2;
wire  signed [9:0] sext_ln712_48_fu_1118_p1;
wire  signed [13:0] sext_ln712_29_fu_1107_p1;
wire   [13:0] zext_ln712_12_fu_1121_p1;
wire  signed [13:0] sext_ln740_3_fu_1131_p1;
wire   [13:0] add_ln740_27_fu_1125_p2;
wire  signed [13:0] sext_ln712_22_fu_1103_p1;
wire  signed [13:0] sext_ln712_30_fu_1111_p1;
wire  signed [13:0] sext_ln712_17_fu_1100_p1;
wire  signed [13:0] sext_ln712_35_fu_1115_p1;
wire   [8:0] shl_ln1171_12_fu_1160_p3;
wire  signed [14:0] sext_ln1171_18_fu_1157_p1;
wire   [14:0] zext_ln1171_29_fu_1167_p1;
wire   [14:0] sub_ln1171_17_fu_1171_p2;
wire   [13:0] shl_ln1171_13_fu_1190_p3;
wire   [14:0] zext_ln1171_32_fu_1197_p1;
wire   [13:0] shl_ln1171_16_fu_1207_p3;
wire   [14:0] zext_ln1171_41_fu_1214_p1;
wire   [11:0] zext_ln712_3_fu_1224_p1;
wire  signed [13:0] sext_ln712_14_fu_1228_p1;
wire  signed [13:0] sext_ln712_32_fu_1232_p1;
wire  signed [13:0] sext_ln712_43_fu_1236_p1;
wire   [13:0] zext_ln717_7_fu_1187_p1;
wire   [13:0] zext_ln740_2_fu_1257_p1;
wire   [13:0] add_ln740_61_fu_1251_p2;
wire   [13:0] shl_ln1171_1_fu_1266_p3;
wire   [14:0] zext_ln1171_5_fu_1273_p1;
wire   [12:0] shl_ln717_2_fu_1286_p3;
wire   [12:0] zext_ln1171_11_fu_1283_p1;
wire   [14:0] shl_ln1171_6_fu_1299_p3;
wire   [15:0] zext_ln1171_14_fu_1306_p1;
wire   [15:0] sub_ln1171_8_fu_1310_p2;
wire   [13:0] shl_ln1171_7_fu_1326_p3;
wire   [11:0] shl_ln1171_8_fu_1337_p3;
wire   [14:0] zext_ln1171_16_fu_1344_p1;
wire   [14:0] zext_ln1171_15_fu_1333_p1;
wire   [14:0] sub_ln1171_9_fu_1348_p2;
wire   [15:0] zext_ln1171_17_fu_1364_p1;
wire   [15:0] sub_ln1171_10_fu_1372_p2;
wire   [13:0] zext_ln1171_18_fu_1368_p1;
wire   [13:0] sub_ln1171_11_fu_1388_p2;
wire   [14:0] shl_ln1171_2_fu_1404_p3;
wire   [15:0] zext_ln1171_22_fu_1411_p1;
wire   [15:0] sub_ln1171_14_fu_1415_p2;
wire   [13:0] shl_ln1171_9_fu_1431_p3;
wire   [8:0] shl_ln1171_10_fu_1442_p3;
wire   [14:0] zext_ln1171_24_fu_1449_p1;
wire   [14:0] zext_ln1171_23_fu_1438_p1;
wire   [14:0] sub_ln1171_15_fu_1453_p2;
wire   [11:0] shl_ln717_5_fu_1469_p3;
wire   [12:0] zext_ln717_5_fu_1476_p1;
wire   [12:0] zext_ln717_6_fu_1480_p1;
wire  signed [15:0] sext_ln1171_19_fu_1489_p1;
wire   [15:0] zext_ln1171_33_fu_1492_p1;
wire   [15:0] sub_ln1171_19_fu_1496_p2;
wire   [9:0] shl_ln1171_17_fu_1515_p3;
wire  signed [15:0] sext_ln1171_21_fu_1512_p1;
wire   [15:0] zext_ln1171_42_fu_1522_p1;
wire   [15:0] sub_ln1171_24_fu_1526_p2;
wire   [14:0] shl_ln1171_21_fu_1547_p3;
wire   [15:0] zext_ln1171_49_fu_1554_p1;
wire   [15:0] sub_ln1171_30_fu_1558_p2;
wire   [12:0] sub_ln717_1_fu_1293_p2;
wire   [12:0] sub_ln717_3_fu_1483_p2;
wire  signed [13:0] sext_ln712_39_fu_1597_p1;
wire  signed [13:0] sext_ln712_50_fu_1604_p1;
wire  signed [13:0] sext_ln740_4_fu_1616_p1;
wire   [13:0] add_ln740_32_fu_1610_p2;
wire  signed [12:0] sext_ln712_42_fu_1594_p1;
wire  signed [12:0] sext_ln712_49_fu_1601_p1;
wire  signed [12:0] sext_ln712_59_fu_1607_p1;
wire   [11:0] shl_ln_fu_1640_p3;
wire   [12:0] zext_ln717_fu_1647_p1;
wire   [12:0] zext_ln1171_fu_1637_p1;
wire   [12:0] add_ln717_fu_1651_p2;
wire  signed [15:0] sext_ln1171_fu_1667_p1;
wire   [15:0] zext_ln1171_6_fu_1670_p1;
wire   [15:0] sub_ln1171_2_fu_1674_p2;
wire   [10:0] shl_ln1171_3_fu_1690_p3;
wire   [15:0] zext_ln1171_7_fu_1697_p1;
wire   [15:0] sub_ln1171_3_fu_1701_p2;
wire   [12:0] shl_ln717_1_fu_1717_p3;
wire   [8:0] shl_ln1171_4_fu_1730_p3;
wire   [12:0] zext_ln1171_9_fu_1741_p1;
wire   [12:0] sub_ln1171_4_fu_1745_p2;
wire   [9:0] shl_ln1171_5_fu_1761_p3;
wire   [15:0] zext_ln1171_10_fu_1768_p1;
wire   [15:0] sub_ln1171_5_fu_1772_p2;
wire   [9:0] zext_ln1171_8_fu_1737_p1;
wire   [9:0] sub_ln1171_6_fu_1788_p2;
wire   [9:0] shl_ln717_3_fu_1807_p3;
wire   [10:0] zext_ln717_2_fu_1814_p1;
wire   [10:0] zext_ln717_1_fu_1804_p1;
wire   [10:0] add_ln717_1_fu_1818_p2;
wire   [10:0] shl_ln717_4_fu_1837_p3;
wire   [11:0] zext_ln717_4_fu_1844_p1;
wire   [11:0] zext_ln717_3_fu_1834_p1;
wire   [11:0] sub_ln717_2_fu_1848_p2;
wire   [12:0] sub_ln717_fu_1724_p2;
wire   [11:0] zext_ln712_2_fu_1874_p1;
wire   [11:0] zext_ln712_5_fu_1889_p1;
wire  signed [13:0] sext_ln712_15_fu_1880_p1;
wire  signed [13:0] sext_ln712_25_fu_1900_p1;
wire  signed [13:0] sext_ln712_23_fu_1893_p1;
wire  signed [13:0] sext_ln712_40_fu_1927_p1;
wire   [10:0] zext_ln712_8_fu_1910_p1;
wire   [10:0] zext_ln712_9_fu_1913_p1;
wire  signed [12:0] sext_ln712_13_fu_1877_p1;
wire  signed [12:0] sext_ln712_31_fu_1897_p1;
wire  signed [13:0] sext_ln740_16_fu_1987_p1;
wire  signed [13:0] sext_ln740_15_fu_1984_p1;
wire  signed [13:0] sext_ln712_26_fu_1903_p1;
wire  signed [13:0] sext_ln712_16_fu_1883_p1;
wire  signed [13:0] sext_ln712_34_fu_1916_p1;
wire  signed [13:0] sext_ln712_57_fu_1940_p1;
wire   [13:0] add_ln740_66_fu_2008_p2;
wire  signed [12:0] sext_ln712_18_fu_1886_p1;
wire  signed [12:0] sext_ln712_33_fu_1907_p1;
wire   [9:0] zext_ln712_14_fu_1937_p1;
wire  signed [13:0] sext_ln712_46_fu_1931_p1;
wire   [13:0] add_ln740_78_fu_2032_p2;
wire  signed [13:0] sext_ln712_36_fu_1920_p1;
wire   [13:0] add_ln740_81_fu_2044_p2;
wire  signed [13:0] sext_ln712_37_fu_1924_p1;
wire   [12:0] shl_ln1171_15_fu_2061_p3;
wire   [13:0] zext_ln1171_40_fu_2068_p1;
wire  signed [9:0] sext_ln712_27_fu_2099_p1;
wire  signed [12:0] sext_ln712_53_fu_2116_p1;
wire   [12:0] zext_ln712_fu_2078_p1;
wire  signed [12:0] sext_ln740_fu_2132_p1;
wire   [12:0] zext_ln740_fu_2129_p1;
wire  signed [13:0] sext_ln712_1_fu_2081_p1;
wire   [13:0] add_ln740_31_fu_2141_p2;
wire  signed [11:0] sext_ln712_58_fu_2119_p1;
wire   [11:0] zext_ln712_4_fu_2096_p1;
wire  signed [11:0] sext_ln740_12_fu_2157_p1;
wire   [11:0] add_ln740_37_fu_2151_p2;
wire   [10:0] zext_ln712_1_fu_2084_p1;
wire   [10:0] zext_ln712_6_fu_2102_p1;
wire   [10:0] add_ln740_42_fu_2166_p2;
wire  signed [12:0] sext_ln740_6_fu_2176_p1;
wire   [12:0] zext_ln740_1_fu_2172_p1;
wire  signed [13:0] sext_ln740_14_fu_2185_p1;
wire  signed [13:0] sext_ln712_3_fu_2087_p1;
wire   [13:0] add_ln740_46_fu_2188_p2;
wire   [10:0] zext_ln712_7_fu_2106_p1;
wire  signed [13:0] sext_ln712_6_fu_2090_p1;
wire   [13:0] add_ln740_60_fu_2205_p2;
wire  signed [13:0] sext_ln712_7_fu_2093_p1;
wire   [13:0] add_ln740_65_fu_2215_p2;
wire  signed [12:0] sext_ln712_51_fu_2112_p1;
wire   [12:0] zext_ln712_10_fu_2109_p1;
wire  signed [12:0] sext_ln740_19_fu_2231_p1;
wire   [12:0] add_ln740_74_fu_2225_p2;
wire   [14:0] shl_ln1_fu_2247_p3;
wire   [15:0] zext_ln1171_4_fu_2254_p1;
wire   [15:0] sub_ln1171_fu_2258_p2;
wire   [8:0] zext_ln1171_1_fu_2244_p1;
wire   [8:0] sub_ln1171_7_fu_2274_p2;
wire  signed [14:0] sext_ln1171_20_fu_2290_p1;
wire   [14:0] sub_ln1171_22_fu_2293_p2;
wire  signed [13:0] sext_ln712_2_fu_2308_p1;
wire  signed [13:0] sext_ln740_13_fu_2327_p1;
wire   [13:0] add_ln740_36_fu_2322_p2;
wire  signed [13:0] sext_ln712_41_fu_2311_p1;
wire  signed [13:0] sext_ln712_52_fu_2314_p1;
wire  signed [13:0] sext_ln712_54_fu_2318_p1;
wire  signed [13:0] sext_ln740_8_fu_2347_p1;
wire   [13:0] add_ln740_52_fu_2342_p2;
wire  signed [13:0] sext_ln712_fu_2360_p1;
wire   [13:0] add_ln740_26_fu_2374_p2;
wire  signed [13:0] sext_ln712_4_fu_2363_p1;
wire   [13:0] add_ln740_51_fu_2384_p2;
wire  signed [13:0] sext_ln712_44_fu_2367_p1;
wire  signed [13:0] sext_ln712_56_fu_2370_p1;
wire   [10:0] or_ln_fu_2400_p3;
wire  signed [13:0] sext_ln740_10_fu_2407_p1;
wire   [13:0] add_ln740_70_fu_2394_p2;
wire  signed [13:0] sext_ln712_5_fu_2417_p1;
wire   [13:0] add_ln740_55_fu_2425_p2;
wire  signed [13:0] sext_ln712_8_fu_2421_p1;
wire   [13:0] add_ln740_69_fu_2435_p2;
wire  signed [11:0] sext_ln712_10_fu_2449_p1;
wire  signed [13:0] sext_ln712_11_fu_2452_p1;
wire  signed [13:0] sext_ln740_11_fu_2467_p1;
wire   [13:0] add_ln740_21_fu_2462_p2;
wire  signed [13:0] sext_ln740_18_fu_2476_p1;
wire  signed [13:0] sext_ln712_9_fu_2445_p1;
wire  signed [13:0] sext_ln740_20_fu_2485_p1;
wire   [13:0] add_ln740_73_fu_2479_p2;
wire  signed [13:0] sext_ln712_12_fu_2494_p1;
wire  signed [13:0] sext_ln740_7_fu_2510_p1;
wire   [13:0] add_ln740_41_fu_2505_p2;
wire  signed [13:0] sext_ln712_19_fu_2498_p1;
wire   [13:0] add_ln740_77_fu_2519_p2;
wire    ap_CS_fsm_state24;
wire  signed [13:0] sext_ln740_2_fu_2538_p1;
wire  signed [13:0] sext_ln712_38_fu_2534_p1;
wire  signed [13:0] sext_ln740_1_fu_2547_p1;
wire   [13:0] add_ln740_16_fu_2541_p2;
wire   [13:0] add_ln740_fu_2550_p2;
wire  signed [13:0] sext_ln712_20_fu_2530_p1;
wire   [13:0] add_ln740_80_fu_2655_p2;
wire   [13:0] add_ln740_14_fu_2660_p2;
wire   [15:0] shl_ln2_fu_2556_p3;
wire   [15:0] shl_ln740_1_fu_2564_p3;
wire   [15:0] shl_ln740_2_fu_2571_p3;
wire   [15:0] shl_ln740_3_fu_2578_p3;
wire   [15:0] shl_ln740_4_fu_2585_p3;
wire   [15:0] shl_ln740_5_fu_2592_p3;
wire   [15:0] shl_ln740_6_fu_2599_p3;
wire   [15:0] shl_ln740_7_fu_2606_p3;
wire   [15:0] shl_ln740_8_fu_2613_p3;
wire   [15:0] shl_ln740_9_fu_2620_p3;
wire   [15:0] shl_ln740_s_fu_2627_p3;
wire   [15:0] shl_ln740_10_fu_2634_p3;
wire   [15:0] shl_ln740_11_fu_2641_p3;
wire   [15:0] shl_ln740_12_fu_2648_p3;
wire   [15:0] shl_ln740_13_fu_2665_p3;
reg   [23:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 24'd1;
end

myproject_mul_8ns_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8s_16_3_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_256_p0),
    .din1(grp_fu_256_p1),
    .ce(1'b1),
    .dout(grp_fu_256_p2)
);

myproject_mul_8ns_9s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
mul_8ns_9s_16_3_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_257_p0),
    .din1(grp_fu_257_p1),
    .ce(1'b1),
    .dout(grp_fu_257_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        add_ln712_reg_3500 <= add_ln712_fu_2456_p2;
        add_ln740_12_reg_3510 <= add_ln740_12_fu_2488_p2;
        add_ln740_1_reg_3505 <= add_ln740_1_fu_2470_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        add_ln740_10_reg_3425 <= add_ln740_10_fu_2220_p2;
        add_ln740_15_reg_3385 <= add_ln740_15_fu_2123_p2;
        add_ln740_19_reg_3390 <= add_ln740_19_fu_2135_p2;
        add_ln740_39_reg_3400 <= add_ln740_39_fu_2160_p2;
        add_ln740_3_reg_3395 <= add_ln740_3_fu_2146_p2;
        add_ln740_44_reg_3405 <= add_ln740_44_fu_2179_p2;
        add_ln740_53_reg_3415 <= add_ln740_53_fu_2199_p2;
        add_ln740_6_reg_3410 <= add_ln740_6_fu_2194_p2;
        add_ln740_76_reg_3430 <= add_ln740_76_fu_2234_p2;
        add_ln740_9_reg_3420 <= add_ln740_9_fu_2210_p2;
        sub_ln1171_21_reg_3380[13 : 5] <= sub_ln1171_21_fu_2072_p2[13 : 5];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        add_ln740_11_reg_3495 <= add_ln740_11_fu_2440_p2;
        add_ln740_8_reg_3490 <= add_ln740_8_fu_2430_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        add_ln740_13_reg_3525 <= add_ln740_13_fu_2525_p2;
        add_ln740_5_reg_3520 <= add_ln740_5_fu_2513_p2;
        sext_ln712_24_reg_3515 <= sext_ln712_24_fu_2502_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        add_ln740_17_reg_3298 <= add_ln740_17_fu_1943_p2;
        add_ln740_18_reg_3303 <= add_ln740_18_fu_1949_p2;
        add_ln740_25_reg_3308[13 : 4] <= add_ln740_25_fu_1954_p2[13 : 4];
        add_ln740_35_reg_3314 <= add_ln740_35_fu_1960_p2;
        add_ln740_38_reg_3319 <= add_ln740_38_fu_1966_p2;
        add_ln740_43_reg_3324 <= add_ln740_43_fu_1972_p2;
        add_ln740_45_reg_3329 <= add_ln740_45_fu_1978_p2;
        add_ln740_49_reg_3334 <= add_ln740_49_fu_1990_p2;
        add_ln740_59_reg_3339 <= add_ln740_59_fu_1996_p2;
        add_ln740_64_reg_3344 <= add_ln740_64_fu_2002_p2;
        add_ln740_67_reg_3349 <= add_ln740_67_fu_2014_p2;
        add_ln740_72_reg_3354 <= add_ln740_72_fu_2020_p2;
        add_ln740_75_reg_3359 <= add_ln740_75_fu_2026_p2;
        add_ln740_79_reg_3364 <= add_ln740_79_fu_2038_p2;
        add_ln740_82_reg_3369 <= add_ln740_82_fu_2050_p2;
        lshr_ln717_1_reg_3278 <= {{add_ln717_1_fu_1818_p2[10:3]}};
        lshr_ln_reg_3248 <= {{add_ln717_fu_1651_p2[12:3]}};
        sext_ln712_47_reg_3293 <= sext_ln712_47_fu_1934_p1;
        trunc_ln3_reg_3288 <= {{sub_ln717_fu_1724_p2[12:3]}};
        trunc_ln717_19_reg_3258 <= {{sub_ln1171_3_fu_1701_p2[15:3]}};
        trunc_ln717_20_reg_3263 <= {{sub_ln1171_4_fu_1745_p2[12:3]}};
        trunc_ln717_23_reg_3268 <= {{sub_ln1171_5_fu_1772_p2[15:3]}};
        trunc_ln717_24_reg_3273 <= {{sub_ln1171_6_fu_1788_p2[9:3]}};
        trunc_ln717_42_reg_3283 <= {{sub_ln717_2_fu_1848_p2[11:3]}};
        trunc_ln717_s_reg_3253 <= {{sub_ln1171_2_fu_1674_p2[15:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_ln740_20_reg_3082 <= add_ln740_20_fu_1017_p2;
        add_ln740_28_reg_3087 <= add_ln740_28_fu_1023_p2;
        r_V_5_reg_3066[7 : 0] <= r_V_5_fu_946_p1[7 : 0];
        trunc_ln717_53_reg_3061 <= {{sub_ln1171_31_fu_931_p2[15:3]}};
        trunc_ln717_57_reg_3072 <= {{sub_ln717_4_fu_975_p2[11:3]}};
        trunc_ln717_60_reg_3077 <= {{sub_ln1171_32_fu_991_p2[11:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln740_23_reg_3014 <= add_ln740_23_fu_847_p2;
        add_ln740_56_reg_3019 <= add_ln740_56_fu_853_p2;
        add_ln740_57_reg_3024 <= add_ln740_57_fu_859_p2;
        lshr_ln717_s_reg_2993 <= {{grp_fu_531_p1[13:3]}};
        sub_ln1171_12_reg_3004[13 : 5] <= sub_ln1171_12_fu_813_p2[13 : 5];
        trunc_ln717_68_reg_3009 <= {{sub_ln1171_28_fu_822_p2[12:3]}};
        zext_ln1171_19_reg_2998[7 : 0] <= zext_ln1171_19_fu_798_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln740_24_reg_3046 <= add_ln740_24_fu_902_p2;
        add_ln740_58_reg_3051 <= add_ln740_58_fu_914_p2;
        r_V_3_reg_3039[7 : 0] <= r_V_3_fu_886_p1[7 : 0];
        trunc_ln717_34_reg_3029 <= {{grp_fu_551_p1[14:3]}};
        trunc_ln717_38_reg_3034 <= {{sub_ln1171_13_fu_871_p2[14:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_ln740_29_reg_3112 <= add_ln740_29_fu_1134_p2;
        add_ln740_30_reg_3117 <= add_ln740_30_fu_1140_p2;
        add_ln740_62_reg_3122 <= add_ln740_62_fu_1146_p2;
        add_ln740_68_reg_3127 <= add_ln740_68_fu_1151_p2;
        lshr_ln717_3_reg_3102 <= {{add_ln1171_fu_1057_p2[13:3]}};
        shl_ln717_6_reg_3092[9 : 2] <= shl_ln717_6_fu_1029_p3[9 : 2];
        sub_ln1171_16_reg_3097[13 : 5] <= sub_ln1171_16_fu_1047_p2[13 : 5];
        trunc_ln717_63_reg_3107 <= {{sub_ln1171_20_fu_1084_p2[15:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln740_2_reg_3475 <= add_ln740_2_fu_2379_p2;
        add_ln740_71_reg_3485 <= add_ln740_71_fu_2411_p2;
        add_ln740_7_reg_3480 <= add_ln740_7_fu_2389_p2;
        r_V_1_reg_3470[7 : 0] <= r_V_1_fu_2356_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln740_33_reg_3147 <= add_ln740_33_fu_1239_p2;
        add_ln740_50_reg_3152 <= add_ln740_50_fu_1245_p2;
        add_ln740_63_reg_3157 <= add_ln740_63_fu_1260_p2;
        sub_ln1171_18_reg_3137[14 : 6] <= sub_ln1171_18_fu_1201_p2[14 : 6];
        sub_ln1171_23_reg_3142[14 : 6] <= sub_ln1171_23_fu_1218_p2[14 : 6];
        trunc_ln717_49_reg_3132 <= {{sub_ln1171_17_fu_1171_p2[14:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add_ln740_34_reg_3233 <= add_ln740_34_fu_1619_p2;
        add_ln740_47_reg_3238 <= add_ln740_47_fu_1625_p2;
        add_ln740_48_reg_3243 <= add_ln740_48_fu_1631_p2;
        r_V_6_reg_3212[7 : 0] <= r_V_6_fu_1542_p1[7 : 0];
        sub_ln1171_1_reg_3162[14 : 6] <= sub_ln1171_1_fu_1277_p2[14 : 6];
        trunc_ln712_1_reg_3223 <= {{sub_ln717_1_fu_1293_p2[12:3]}};
        trunc_ln712_5_reg_3228 <= {{sub_ln717_3_fu_1483_p2[12:3]}};
        trunc_ln717_29_reg_3167 <= {{sub_ln1171_8_fu_1310_p2[15:3]}};
        trunc_ln717_31_reg_3172 <= {{sub_ln1171_9_fu_1348_p2[14:3]}};
        trunc_ln717_33_reg_3177 <= {{sub_ln1171_10_fu_1372_p2[15:3]}};
        trunc_ln717_35_reg_3182 <= {{sub_ln1171_11_fu_1388_p2[13:3]}};
        trunc_ln717_39_reg_3187 <= {{sub_ln1171_14_fu_1415_p2[15:3]}};
        trunc_ln717_43_reg_3192 <= {{sub_ln1171_15_fu_1453_p2[14:3]}};
        trunc_ln717_55_reg_3197 <= {{sub_ln1171_19_fu_1496_p2[15:3]}};
        trunc_ln717_62_reg_3202 <= {{grp_fu_257_p2[15:3]}};
        trunc_ln717_66_reg_3207 <= {{sub_ln1171_24_fu_1526_p2[15:3]}};
        trunc_ln717_75_reg_3218 <= {{sub_ln1171_30_fu_1558_p2[15:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        add_ln740_40_reg_3460 <= add_ln740_40_fu_2336_p2;
        add_ln740_4_reg_3455 <= add_ln740_4_fu_2330_p2;
        add_ln740_54_reg_3465 <= add_ln740_54_fu_2350_p2;
        trunc_ln717_27_reg_3445 <= {{sub_ln1171_7_fu_2274_p2[8:3]}};
        trunc_ln717_64_reg_3450 <= {{sub_ln1171_22_fu_2293_p2[14:3]}};
        trunc_ln_reg_3440 <= {{sub_ln1171_fu_2258_p2[15:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_port_reg_p_read <= p_read;
        ap_port_reg_p_read3 <= p_read3;
        ap_port_reg_p_read4 <= p_read4;
        ap_port_reg_p_read5 <= p_read5;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        lshr_ln717_2_reg_2804 <= {{p_read2[7:2]}};
        p_read_20_reg_2769 <= p_read2;
        p_read_21_reg_2781 <= p_read1;
        zext_ln1171_13_reg_2794[7 : 0] <= zext_ln1171_13_fu_623_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        lshr_ln717_4_reg_2832 <= {{ap_port_reg_p_read3[7:3]}};
        p_read_19_reg_2810 <= ap_port_reg_p_read3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        p_read34_reg_2931 <= ap_port_reg_p_read;
        trunc_ln712_9_reg_2962 <= {{trunc_ln712_9_fu_740_p1[12:3]}};
        trunc_ln717_72_reg_2957 <= {{grp_fu_561_p1[14:3]}};
        zext_ln1171_12_reg_2951[7 : 0] <= zext_ln1171_12_fu_736_p1[7 : 0];
        zext_ln1171_3_reg_2946[7 : 0] <= zext_ln1171_3_fu_731_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        p_read_17_reg_2883 <= ap_port_reg_p_read5;
        sub_ln1171_25_reg_2905[13 : 5] <= sub_ln1171_25_fu_702_p2[13 : 5];
        trunc_ln712_7_reg_2910 <= {{grp_fu_541_p1[12:3]}};
        zext_ln1171_44_reg_2893[7 : 0] <= zext_ln1171_44_fu_680_p1[7 : 0];
        zext_ln1171_45_reg_2899[7 : 0] <= zext_ln1171_45_fu_685_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_read_18_reg_2837 <= ap_port_reg_p_read4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        r_V_2_reg_2967[7 : 0] <= r_V_2_fu_750_p1[7 : 0];
        sub_ln1171_27_reg_2973[11 : 3] <= sub_ln1171_27_fu_765_p2[11 : 3];
        trunc_ln712_s_reg_2988 <= {{grp_fu_531_p1[13:3]}};
        trunc_ln717_69_reg_2978 <= {{sub_ln1171_29_fu_782_p2[11:3]}};
        trunc_ln717_74_reg_2983 <= {{grp_fu_521_p1[13:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state3))) begin
        reg_591 <= {{grp_fu_521_p1[13:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state3))) begin
        reg_595 <= {{grp_fu_531_p1[13:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state9))) begin
        reg_599 <= {{grp_fu_551_p1[14:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state20))) begin
        reg_603 <= {{grp_fu_561_p1[14:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10))) begin
        reg_607 <= {{grp_fu_257_p2[15:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state11))) begin
        reg_611 <= {{grp_fu_256_p2[15:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_615 <= {{grp_fu_256_p2[15:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13))) begin
        reg_619 <= {{grp_fu_257_p2[15:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        trunc_ln712_4_reg_2873 <= {{grp_fu_521_p1[13:3]}};
        trunc_ln712_6_reg_2878 <= {{grp_fu_541_p1[12:3]}};
        zext_ln1171_37_reg_2866[7 : 0] <= zext_ln1171_37_fu_676_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        trunc_ln717_45_reg_3056 <= {{grp_fu_561_p1[14:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        trunc_ln717_61_reg_2915 <= {{grp_fu_521_p1[13:3]}};
        trunc_ln717_67_reg_2926 <= {{sub_ln1171_26_fu_716_p2[14:3]}};
        zext_ln1171_43_reg_2920[7 : 0] <= zext_ln1171_43_fu_708_p1[7 : 0];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_256_p0 = r_V_1_reg_3470;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_256_p0 = r_V_1_fu_2356_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_256_p0 = zext_ln1171_13_reg_2794;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_256_p0 = zext_ln1171_2_fu_2056_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_256_p0 = r_V_6_reg_3212;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_256_p0 = r_V_6_fu_1542_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_256_p0 = zext_ln1171_37_reg_2866;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_256_p0 = r_V_5_reg_3066;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_256_p0 = r_V_5_fu_946_p1;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        grp_fu_256_p0 = r_V_3_reg_3039;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_256_p0 = r_V_3_fu_886_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_256_p0 = r_V_2_reg_2967;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_256_p0 = zext_ln1171_12_reg_2951;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_256_p0 = zext_ln1171_12_fu_736_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_256_p0 = zext_ln1171_43_fu_708_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_256_p0 = zext_ln1171_45_fu_685_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_256_p0 = zext_ln1171_35_fu_672_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_256_p0 = zext_ln1171_25_fu_663_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_256_p0 = zext_ln1171_27_fu_648_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_256_p0 = zext_ln1171_13_fu_623_p1;
    end else begin
        grp_fu_256_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_256_p1 = 16'd65435;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_256_p1 = 14'd16359;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_256_p1 = 15'd32733;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_256_p1 = 16'd65436;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_256_p1 = 16'd65419;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_256_p1 = 15'd32729;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_256_p1 = 16'd65445;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_256_p1 = 16'd65428;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_256_p1 = 16'd65460;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state11))) begin
        grp_fu_256_p1 = 16'd65439;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_256_p1 = 16'd65434;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_256_p1 = 16'd65447;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_256_p1 = 15'd32714;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_256_p1 = 13'd29;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state6))) begin
        grp_fu_256_p1 = 14'd16363;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_fu_256_p1 = 15'd32709;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_256_p1 = 14'd38;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_256_p1 = 14'd45;
    end else begin
        grp_fu_256_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_257_p0 = zext_ln1171_37_reg_2866;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_257_p0 = zext_ln1171_12_reg_2951;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_257_p0 = r_V_0_fu_2240_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_257_p0 = zext_ln1171_2_fu_2056_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_257_p0 = zext_ln1171_3_reg_2946;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_257_p0 = r_V_6_fu_1542_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_257_p0 = zext_ln1171_43_reg_2920;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_257_p0 = r_V_5_reg_3066;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        grp_fu_257_p0 = r_V_3_reg_3039;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_257_p0 = zext_ln1171_19_reg_2998;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_257_p0 = zext_ln1171_19_fu_798_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_257_p0 = r_V_2_fu_750_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_257_p0 = zext_ln1171_3_fu_731_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_257_p0 = zext_ln1171_43_fu_708_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_257_p0 = zext_ln1171_44_fu_680_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_257_p0 = zext_ln1171_37_fu_676_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_257_p0 = zext_ln1171_34_fu_667_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_257_p0 = zext_ln1171_26_fu_643_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_257_p0 = zext_ln1171_20_fu_628_p1;
    end else begin
        grp_fu_257_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_257_p1 = 15'd32731;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_257_p1 = 16'd65462;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_257_p1 = 15'd32730;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_257_p1 = 14'd16357;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_257_p1 = 16'd65469;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_257_p1 = 14'd16362;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_257_p1 = 16'd65465;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_257_p1 = 16'd65457;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_257_p1 = 16'd65455;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_257_p1 = 16'd65444;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_257_p1 = 15'd32715;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_fu_257_p1 = 15'd32713;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_257_p1 = 16'd65426;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_257_p1 = 14'd52;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_257_p1 = 14'd39;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_257_p1 = 15'd32716;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_257_p1 = 15'd71;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_257_p1 = 13'd26;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_257_p1 = 13'd25;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_257_p1 = 14'd59;
    end else begin
        grp_fu_257_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1171_fu_1057_p2 = (zext_ln1171_28_fu_1043_p1 + zext_ln1171_30_fu_1053_p1);

assign add_ln712_fu_2456_p2 = ($signed(sext_ln712_10_fu_2449_p1) + $signed(12'd3072));

assign add_ln717_1_fu_1818_p2 = (zext_ln717_2_fu_1814_p1 + zext_ln717_1_fu_1804_p1);

assign add_ln717_fu_1651_p2 = (zext_ln717_fu_1647_p1 + zext_ln1171_fu_1637_p1);

assign add_ln740_10_fu_2220_p2 = (add_ln740_67_reg_3349 + add_ln740_65_fu_2215_p2);

assign add_ln740_11_fu_2440_p2 = (add_ln740_71_reg_3485 + add_ln740_69_fu_2435_p2);

assign add_ln740_12_fu_2488_p2 = ($signed(sext_ln740_20_fu_2485_p1) + $signed(add_ln740_73_fu_2479_p2));

assign add_ln740_13_fu_2525_p2 = (add_ln740_79_reg_3364 + add_ln740_77_fu_2519_p2);

assign add_ln740_14_fu_2660_p2 = (add_ln740_82_reg_3369 + add_ln740_80_fu_2655_p2);

assign add_ln740_15_fu_2123_p2 = ($signed(sext_ln712_53_fu_2116_p1) + $signed(zext_ln712_fu_2078_p1));

assign add_ln740_16_fu_2541_p2 = ($signed(sext_ln740_2_fu_2538_p1) + $signed(sext_ln712_38_fu_2534_p1));

assign add_ln740_17_fu_1943_p2 = (zext_ln712_2_fu_1874_p1 + zext_ln712_5_fu_1889_p1);

assign add_ln740_18_fu_1949_p2 = ($signed(trunc_ln712_4_reg_2873) + $signed(11'd1520));

assign add_ln740_19_fu_2135_p2 = ($signed(sext_ln740_fu_2132_p1) + $signed(zext_ln740_fu_2129_p1));

assign add_ln740_1_fu_2470_p2 = ($signed(sext_ln740_11_fu_2467_p1) + $signed(add_ln740_21_fu_2462_p2));

assign add_ln740_20_fu_1017_p2 = ($signed(sext_ln712_21_fu_1007_p1) + $signed(sext_ln712_28_fu_1010_p1));

assign add_ln740_21_fu_2462_p2 = ($signed(add_ln740_20_reg_3082) + $signed(sext_ln712_11_fu_2452_p1));

assign add_ln740_22_fu_893_p2 = ($signed(sext_ln712_55_fu_890_p1) + $signed(zext_ln1171_38_fu_865_p1));

assign add_ln740_23_fu_847_p2 = ($signed(zext_ln712_11_fu_841_p1) + $signed(11'd1896));

assign add_ln740_24_fu_902_p2 = ($signed(sext_ln740_5_fu_899_p1) + $signed(add_ln740_22_fu_893_p2));

assign add_ln740_25_fu_1954_p2 = ($signed(sext_ln712_15_fu_1880_p1) + $signed(sext_ln712_25_fu_1900_p1));

assign add_ln740_26_fu_2374_p2 = ($signed(add_ln740_25_reg_3308) + $signed(sext_ln712_fu_2360_p1));

assign add_ln740_27_fu_1125_p2 = ($signed(sext_ln712_29_fu_1107_p1) + $signed(zext_ln712_12_fu_1121_p1));

assign add_ln740_28_fu_1023_p2 = ($signed(zext_ln712_13_fu_1014_p1) + $signed(11'd1936));

assign add_ln740_29_fu_1134_p2 = ($signed(sext_ln740_3_fu_1131_p1) + $signed(add_ln740_27_fu_1125_p2));

assign add_ln740_2_fu_2379_p2 = (add_ln740_29_reg_3112 + add_ln740_26_fu_2374_p2);

assign add_ln740_30_fu_1140_p2 = ($signed(sext_ln712_22_fu_1103_p1) + $signed(sext_ln712_30_fu_1111_p1));

assign add_ln740_31_fu_2141_p2 = ($signed(add_ln740_30_reg_3117) + $signed(sext_ln712_1_fu_2081_p1));

assign add_ln740_32_fu_1610_p2 = ($signed(sext_ln712_39_fu_1597_p1) + $signed(sext_ln712_50_fu_1604_p1));

assign add_ln740_33_fu_1239_p2 = ($signed(zext_ln712_3_fu_1224_p1) + $signed(12'd3984));

assign add_ln740_34_fu_1619_p2 = ($signed(sext_ln740_4_fu_1616_p1) + $signed(add_ln740_32_fu_1610_p2));

assign add_ln740_35_fu_1960_p2 = ($signed(sext_ln712_23_fu_1893_p1) + $signed(sext_ln712_40_fu_1927_p1));

assign add_ln740_36_fu_2322_p2 = ($signed(add_ln740_35_reg_3314) + $signed(sext_ln712_2_fu_2308_p1));

assign add_ln740_37_fu_2151_p2 = ($signed(sext_ln712_58_fu_2119_p1) + $signed(zext_ln712_4_fu_2096_p1));

assign add_ln740_38_fu_1966_p2 = ($signed(zext_ln712_8_fu_1910_p1) + $signed(11'd1640));

assign add_ln740_39_fu_2160_p2 = ($signed(sext_ln740_12_fu_2157_p1) + $signed(add_ln740_37_fu_2151_p2));

assign add_ln740_3_fu_2146_p2 = (add_ln740_34_reg_3233 + add_ln740_31_fu_2141_p2);

assign add_ln740_40_fu_2336_p2 = ($signed(sext_ln712_41_fu_2311_p1) + $signed(sext_ln712_52_fu_2314_p1));

assign add_ln740_41_fu_2505_p2 = ($signed(add_ln740_40_reg_3460) + $signed(sext_ln712_12_fu_2494_p1));

assign add_ln740_42_fu_2166_p2 = (zext_ln712_1_fu_2084_p1 + zext_ln712_6_fu_2102_p1);

assign add_ln740_43_fu_1972_p2 = ($signed(zext_ln712_9_fu_1913_p1) + $signed(11'd1488));

assign add_ln740_44_fu_2179_p2 = ($signed(sext_ln740_6_fu_2176_p1) + $signed(zext_ln740_1_fu_2172_p1));

assign add_ln740_45_fu_1978_p2 = ($signed(sext_ln712_13_fu_1877_p1) + $signed(sext_ln712_31_fu_1897_p1));

assign add_ln740_46_fu_2188_p2 = ($signed(sext_ln740_14_fu_2185_p1) + $signed(sext_ln712_3_fu_2087_p1));

assign add_ln740_47_fu_1625_p2 = ($signed(sext_ln712_42_fu_1594_p1) + $signed(sext_ln712_49_fu_1601_p1));

assign add_ln740_48_fu_1631_p2 = ($signed(sext_ln712_59_fu_1607_p1) + $signed(13'd7432));

assign add_ln740_49_fu_1990_p2 = ($signed(sext_ln740_16_fu_1987_p1) + $signed(sext_ln740_15_fu_1984_p1));

assign add_ln740_4_fu_2330_p2 = ($signed(sext_ln740_13_fu_2327_p1) + $signed(add_ln740_36_fu_2322_p2));

assign add_ln740_50_fu_1245_p2 = ($signed(sext_ln712_14_fu_1228_p1) + $signed(sext_ln712_32_fu_1232_p1));

assign add_ln740_51_fu_2384_p2 = ($signed(add_ln740_50_reg_3152) + $signed(sext_ln712_4_fu_2363_p1));

assign add_ln740_52_fu_2342_p2 = ($signed(sext_ln712_47_reg_3293) + $signed(sext_ln712_54_fu_2318_p1));

assign add_ln740_53_fu_2199_p2 = ($signed(zext_ln712_7_fu_2106_p1) + $signed(11'd1064));

assign add_ln740_54_fu_2350_p2 = ($signed(sext_ln740_8_fu_2347_p1) + $signed(add_ln740_52_fu_2342_p2));

assign add_ln740_55_fu_2425_p2 = ($signed(add_ln740_25_reg_3308) + $signed(sext_ln712_5_fu_2417_p1));

assign add_ln740_56_fu_853_p2 = ($signed(sext_ln712_45_fu_837_p1) + $signed(sext_ln712_60_fu_844_p1));

assign add_ln740_57_fu_859_p2 = ($signed(reg_603) + $signed(12'd3752));

assign add_ln740_58_fu_914_p2 = ($signed(sext_ln740_9_fu_911_p1) + $signed(sext_ln740_17_fu_908_p1));

assign add_ln740_59_fu_1996_p2 = ($signed(sext_ln712_15_fu_1880_p1) + $signed(sext_ln712_26_fu_1903_p1));

assign add_ln740_5_fu_2513_p2 = ($signed(sext_ln740_7_fu_2510_p1) + $signed(add_ln740_41_fu_2505_p2));

assign add_ln740_60_fu_2205_p2 = ($signed(add_ln740_59_reg_3339) + $signed(sext_ln712_6_fu_2090_p1));

assign add_ln740_61_fu_1251_p2 = ($signed(sext_ln712_43_fu_1236_p1) + $signed(zext_ln717_7_fu_1187_p1));

assign add_ln740_62_fu_1146_p2 = (trunc_ln712_s_reg_2988 + 11'd192);

assign add_ln740_63_fu_1260_p2 = (zext_ln740_2_fu_1257_p1 + add_ln740_61_fu_1251_p2);

assign add_ln740_64_fu_2002_p2 = ($signed(sext_ln712_16_fu_1883_p1) + $signed(sext_ln712_34_fu_1916_p1));

assign add_ln740_65_fu_2215_p2 = ($signed(add_ln740_64_reg_3344) + $signed(sext_ln712_7_fu_2093_p1));

assign add_ln740_66_fu_2008_p2 = ($signed(sext_ln712_57_fu_1940_p1) + $signed(14'd15360));

assign add_ln740_67_fu_2014_p2 = ($signed(add_ln740_66_fu_2008_p2) + $signed(sext_ln712_47_fu_1934_p1));

assign add_ln740_68_fu_1151_p2 = ($signed(sext_ln712_17_fu_1100_p1) + $signed(sext_ln712_35_fu_1115_p1));

assign add_ln740_69_fu_2435_p2 = ($signed(add_ln740_68_reg_3127) + $signed(sext_ln712_8_fu_2421_p1));

assign add_ln740_6_fu_2194_p2 = (add_ln740_49_reg_3334 + add_ln740_46_fu_2188_p2);

assign add_ln740_70_fu_2394_p2 = ($signed(sext_ln712_44_fu_2367_p1) + $signed(sext_ln712_56_fu_2370_p1));

assign add_ln740_71_fu_2411_p2 = ($signed(sext_ln740_10_fu_2407_p1) + $signed(add_ln740_70_fu_2394_p2));

assign add_ln740_72_fu_2020_p2 = ($signed(sext_ln712_18_fu_1886_p1) + $signed(sext_ln712_33_fu_1907_p1));

assign add_ln740_73_fu_2479_p2 = ($signed(sext_ln740_18_fu_2476_p1) + $signed(sext_ln712_9_fu_2445_p1));

assign add_ln740_74_fu_2225_p2 = ($signed(sext_ln712_51_fu_2112_p1) + $signed(zext_ln712_10_fu_2109_p1));

assign add_ln740_75_fu_2026_p2 = ($signed(zext_ln712_14_fu_1937_p1) + $signed(10'd640));

assign add_ln740_76_fu_2234_p2 = ($signed(sext_ln740_19_fu_2231_p1) + $signed(add_ln740_74_fu_2225_p2));

assign add_ln740_77_fu_2519_p2 = ($signed(sext_ln712_24_fu_2502_p1) + $signed(sext_ln712_19_fu_2498_p1));

assign add_ln740_78_fu_2032_p2 = ($signed(sext_ln712_46_fu_1931_p1) + $signed(sext_ln712_57_fu_1940_p1));

assign add_ln740_79_fu_2038_p2 = ($signed(add_ln740_78_fu_2032_p2) + $signed(sext_ln712_36_fu_1920_p1));

assign add_ln740_7_fu_2389_p2 = (add_ln740_54_reg_3465 + add_ln740_51_fu_2384_p2);

assign add_ln740_80_fu_2655_p2 = ($signed(sext_ln712_24_reg_3515) + $signed(sext_ln712_20_fu_2530_p1));

assign add_ln740_81_fu_2044_p2 = ($signed(sext_ln712_47_fu_1934_p1) + $signed(sext_ln712_57_fu_1940_p1));

assign add_ln740_82_fu_2050_p2 = ($signed(add_ln740_81_fu_2044_p2) + $signed(sext_ln712_37_fu_1924_p1));

assign add_ln740_8_fu_2430_p2 = (add_ln740_58_reg_3051 + add_ln740_55_fu_2425_p2);

assign add_ln740_9_fu_2210_p2 = (add_ln740_63_reg_3157 + add_ln740_60_fu_2205_p2);

assign add_ln740_fu_2550_p2 = ($signed(sext_ln740_1_fu_2547_p1) + $signed(add_ln740_16_fu_2541_p2));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_return_0 = shl_ln2_fu_2556_p3;

assign ap_return_1 = shl_ln740_1_fu_2564_p3;

assign ap_return_10 = shl_ln740_s_fu_2627_p3;

assign ap_return_11 = shl_ln740_10_fu_2634_p3;

assign ap_return_12 = shl_ln740_11_fu_2641_p3;

assign ap_return_13 = shl_ln740_12_fu_2648_p3;

assign ap_return_14 = shl_ln740_s_fu_2627_p3;

assign ap_return_15 = shl_ln740_13_fu_2665_p3;

assign ap_return_2 = shl_ln740_2_fu_2571_p3;

assign ap_return_3 = shl_ln740_3_fu_2578_p3;

assign ap_return_4 = shl_ln740_4_fu_2585_p3;

assign ap_return_5 = shl_ln740_5_fu_2592_p3;

assign ap_return_6 = shl_ln740_6_fu_2599_p3;

assign ap_return_7 = shl_ln740_7_fu_2606_p3;

assign ap_return_8 = shl_ln740_8_fu_2613_p3;

assign ap_return_9 = shl_ln740_9_fu_2620_p3;

assign grp_fu_521_p1 = grp_fu_256_p2;

assign grp_fu_531_p1 = grp_fu_257_p2;

assign grp_fu_541_p1 = grp_fu_257_p2;

assign grp_fu_551_p1 = grp_fu_256_p2;

assign grp_fu_561_p1 = grp_fu_257_p2;

assign or_ln_fu_2400_p3 = {{5'd17}, {lshr_ln717_2_reg_2804}};

assign r_V_0_fu_2240_p1 = p_read34_reg_2931;

assign r_V_1_fu_2356_p1 = p_read_21_reg_2781;

assign r_V_2_fu_750_p1 = p_read_20_reg_2769;

assign r_V_3_fu_886_p1 = p_read_19_reg_2810;

assign r_V_5_fu_946_p1 = p_read_18_reg_2837;

assign r_V_6_fu_1542_p1 = p_read_17_reg_2883;

assign sext_ln1171_17_fu_868_p1 = $signed(sub_ln1171_12_reg_3004);

assign sext_ln1171_18_fu_1157_p1 = $signed(sub_ln1171_16_reg_3097);

assign sext_ln1171_19_fu_1489_p1 = $signed(sub_ln1171_18_reg_3137);

assign sext_ln1171_20_fu_2290_p1 = $signed(sub_ln1171_21_reg_3380);

assign sext_ln1171_21_fu_1512_p1 = $signed(sub_ln1171_23_reg_3142);

assign sext_ln1171_22_fu_713_p1 = $signed(sub_ln1171_25_reg_2905);

assign sext_ln1171_23_fu_819_p1 = $signed(sub_ln1171_27_reg_2973);

assign sext_ln1171_fu_1667_p1 = $signed(sub_ln1171_1_reg_3162);

assign sext_ln712_10_fu_2449_p1 = $signed(trunc_ln717_27_reg_3445);

assign sext_ln712_11_fu_2452_p1 = $signed(reg_591);

assign sext_ln712_12_fu_2494_p1 = $signed(reg_603);

assign sext_ln712_13_fu_1877_p1 = $signed(trunc_ln717_31_reg_3172);

assign sext_ln712_14_fu_1228_p1 = $signed(reg_599);

assign sext_ln712_15_fu_1880_p1 = $signed(trunc_ln717_29_reg_3167);

assign sext_ln712_16_fu_1883_p1 = $signed(trunc_ln717_33_reg_3177);

assign sext_ln712_17_fu_1100_p1 = $signed(trunc_ln717_34_reg_3029);

assign sext_ln712_18_fu_1886_p1 = $signed(trunc_ln717_35_reg_3182);

assign sext_ln712_19_fu_2498_p1 = $signed(reg_611);

assign sext_ln712_1_fu_2081_p1 = $signed(trunc_ln717_s_reg_3253);

assign sext_ln712_20_fu_2530_p1 = $signed(reg_611);

assign sext_ln712_21_fu_1007_p1 = $signed(trunc_ln717_38_reg_3034);

assign sext_ln712_22_fu_1103_p1 = $signed(reg_607);

assign sext_ln712_23_fu_1893_p1 = $signed(reg_611);

assign sext_ln712_24_fu_2502_p1 = $signed(add_ln712_reg_3500);

assign sext_ln712_25_fu_1900_p1 = $signed(trunc_ln717_39_reg_3187);

assign sext_ln712_26_fu_1903_p1 = $signed(reg_603);

assign sext_ln712_27_fu_2099_p1 = $signed(trunc_ln717_42_reg_3283);

assign sext_ln712_28_fu_1010_p1 = $signed(reg_615);

assign sext_ln712_29_fu_1107_p1 = $signed(reg_615);

assign sext_ln712_2_fu_2308_p1 = $signed(trunc_ln717_19_reg_3258);

assign sext_ln712_30_fu_1111_p1 = $signed(reg_619);

assign sext_ln712_31_fu_1897_p1 = $signed(trunc_ln717_43_reg_3192);

assign sext_ln712_32_fu_1232_p1 = $signed(reg_615);

assign sext_ln712_33_fu_1907_p1 = $signed(trunc_ln717_45_reg_3056);

assign sext_ln712_34_fu_1916_p1 = $signed(reg_607);

assign sext_ln712_35_fu_1115_p1 = $signed(trunc_ln717_53_reg_3061);

assign sext_ln712_36_fu_1920_p1 = $signed(reg_619);

assign sext_ln712_37_fu_1924_p1 = $signed(trunc_ln717_55_reg_3197);

assign sext_ln712_38_fu_2534_p1 = $signed(reg_603);

assign sext_ln712_39_fu_1597_p1 = $signed(reg_615);

assign sext_ln712_3_fu_2087_p1 = $signed(trunc_ln717_20_reg_3263);

assign sext_ln712_40_fu_1927_p1 = $signed(reg_615);

assign sext_ln712_41_fu_2311_p1 = $signed(trunc_ln717_60_reg_3077);

assign sext_ln712_42_fu_1594_p1 = $signed(trunc_ln717_49_reg_3132);

assign sext_ln712_43_fu_1236_p1 = $signed(trunc_ln717_63_reg_3107);

assign sext_ln712_44_fu_2367_p1 = $signed(trunc_ln717_64_reg_3450);

assign sext_ln712_45_fu_837_p1 = $signed(reg_599);

assign sext_ln712_46_fu_1931_p1 = $signed(trunc_ln717_66_reg_3207);

assign sext_ln712_47_fu_1934_p1 = $signed(trunc_ln717_62_reg_3202);

assign sext_ln712_48_fu_1118_p1 = $signed(trunc_ln717_57_reg_3072);

assign sext_ln712_49_fu_1601_p1 = $signed(trunc_ln717_61_reg_2915);

assign sext_ln712_4_fu_2363_p1 = $signed(reg_595);

assign sext_ln712_50_fu_1604_p1 = $signed(trunc_ln717_69_reg_2978);

assign sext_ln712_51_fu_2112_p1 = $signed(reg_599);

assign sext_ln712_52_fu_2314_p1 = $signed(reg_607);

assign sext_ln712_53_fu_2116_p1 = $signed(trunc_ln717_67_reg_2926);

assign sext_ln712_54_fu_2318_p1 = $signed(reg_611);

assign sext_ln712_55_fu_890_p1 = $signed(trunc_ln717_68_reg_3009);

assign sext_ln712_56_fu_2370_p1 = $signed(reg_611);

assign sext_ln712_57_fu_1940_p1 = $signed(trunc_ln717_75_reg_3218);

assign sext_ln712_58_fu_2119_p1 = $signed(reg_595);

assign sext_ln712_59_fu_1607_p1 = $signed(trunc_ln717_72_reg_2957);

assign sext_ln712_5_fu_2417_p1 = $signed(reg_599);

assign sext_ln712_60_fu_844_p1 = $signed(trunc_ln717_74_reg_2983);

assign sext_ln712_6_fu_2090_p1 = $signed(trunc_ln717_23_reg_3268);

assign sext_ln712_7_fu_2093_p1 = $signed(trunc_ln717_24_reg_3273);

assign sext_ln712_8_fu_2421_p1 = $signed(reg_603);

assign sext_ln712_9_fu_2445_p1 = $signed(reg_607);

assign sext_ln712_fu_2360_p1 = $signed(trunc_ln_reg_3440);

assign sext_ln740_10_fu_2407_p1 = $signed(or_ln_fu_2400_p3);

assign sext_ln740_11_fu_2467_p1 = $signed(add_ln740_24_reg_3046);

assign sext_ln740_12_fu_2157_p1 = $signed(add_ln740_38_reg_3319);

assign sext_ln740_13_fu_2327_p1 = $signed(add_ln740_39_reg_3400);

assign sext_ln740_14_fu_2185_p1 = $signed(add_ln740_45_reg_3329);

assign sext_ln740_15_fu_1984_p1 = $signed(add_ln740_47_reg_3238);

assign sext_ln740_16_fu_1987_p1 = $signed(add_ln740_48_reg_3243);

assign sext_ln740_17_fu_908_p1 = $signed(add_ln740_56_reg_3019);

assign sext_ln740_18_fu_2476_p1 = $signed(add_ln740_72_reg_3354);

assign sext_ln740_19_fu_2231_p1 = $signed(add_ln740_75_reg_3359);

assign sext_ln740_1_fu_2547_p1 = $signed(add_ln740_19_reg_3390);

assign sext_ln740_20_fu_2485_p1 = $signed(add_ln740_76_reg_3430);

assign sext_ln740_2_fu_2538_p1 = $signed(add_ln740_15_reg_3385);

assign sext_ln740_3_fu_1131_p1 = $signed(add_ln740_28_reg_3087);

assign sext_ln740_4_fu_1616_p1 = $signed(add_ln740_33_reg_3147);

assign sext_ln740_5_fu_899_p1 = $signed(add_ln740_23_reg_3014);

assign sext_ln740_6_fu_2176_p1 = $signed(add_ln740_43_reg_3324);

assign sext_ln740_7_fu_2510_p1 = $signed(add_ln740_44_reg_3405);

assign sext_ln740_8_fu_2347_p1 = $signed(add_ln740_53_reg_3415);

assign sext_ln740_9_fu_911_p1 = $signed(add_ln740_57_reg_3024);

assign sext_ln740_fu_2132_p1 = $signed(add_ln740_18_reg_3303);

assign shl_ln1171_10_fu_1442_p3 = {{p_read_20_reg_2769}, {1'd0}};

assign shl_ln1171_11_fu_1036_p3 = {{p_read_19_reg_2810}, {5'd0}};

assign shl_ln1171_12_fu_1160_p3 = {{p_read_19_reg_2810}, {1'd0}};

assign shl_ln1171_13_fu_1190_p3 = {{p_read_19_reg_2810}, {6'd0}};

assign shl_ln1171_14_fu_1073_p3 = {{p_read_18_reg_2837}, {7'd0}};

assign shl_ln1171_15_fu_2061_p3 = {{p_read_18_reg_2837}, {5'd0}};

assign shl_ln1171_16_fu_1207_p3 = {{p_read_18_reg_2837}, {6'd0}};

assign shl_ln1171_17_fu_1515_p3 = {{p_read_18_reg_2837}, {2'd0}};

assign shl_ln1171_18_fu_690_p3 = {{ap_port_reg_p_read5}, {5'd0}};

assign shl_ln1171_19_fu_754_p3 = {{p_read_17_reg_2883}, {3'd0}};

assign shl_ln1171_1_fu_1266_p3 = {{p_read34_reg_2931}, {6'd0}};

assign shl_ln1171_20_fu_771_p3 = {{p_read_17_reg_2883}, {1'd0}};

assign shl_ln1171_21_fu_1547_p3 = {{p_read_17_reg_2883}, {7'd0}};

assign shl_ln1171_2_fu_1404_p3 = {{p_read_20_reg_2769}, {7'd0}};

assign shl_ln1171_3_fu_1690_p3 = {{p_read34_reg_2931}, {3'd0}};

assign shl_ln1171_4_fu_1730_p3 = {{p_read34_reg_2931}, {1'd0}};

assign shl_ln1171_5_fu_1761_p3 = {{p_read34_reg_2931}, {2'd0}};

assign shl_ln1171_6_fu_1299_p3 = {{p_read_21_reg_2781}, {7'd0}};

assign shl_ln1171_7_fu_1326_p3 = {{p_read_21_reg_2781}, {6'd0}};

assign shl_ln1171_8_fu_1337_p3 = {{p_read_21_reg_2781}, {4'd0}};

assign shl_ln1171_9_fu_1431_p3 = {{p_read_20_reg_2769}, {6'd0}};

assign shl_ln1171_s_fu_802_p3 = {{p_read_20_reg_2769}, {5'd0}};

assign shl_ln1_fu_2247_p3 = {{p_read34_reg_2931}, {7'd0}};

assign shl_ln2_fu_2556_p3 = {{add_ln740_fu_2550_p2}, {2'd0}};

assign shl_ln717_1_fu_1717_p3 = {{p_read34_reg_2931}, {5'd0}};

assign shl_ln717_2_fu_1286_p3 = {{p_read_21_reg_2781}, {5'd0}};

assign shl_ln717_3_fu_1807_p3 = {{p_read_21_reg_2781}, {2'd0}};

assign shl_ln717_4_fu_1837_p3 = {{p_read_20_reg_2769}, {3'd0}};

assign shl_ln717_5_fu_1469_p3 = {{p_read_19_reg_2810}, {4'd0}};

assign shl_ln717_6_fu_1029_p3 = {{p_read_19_reg_2810}, {2'd0}};

assign shl_ln717_7_fu_953_p3 = {{p_read_18_reg_2837}, {3'd0}};

assign shl_ln717_8_fu_964_p3 = {{p_read_18_reg_2837}, {1'd0}};

assign shl_ln740_10_fu_2634_p3 = {{add_ln740_11_reg_3495}, {2'd0}};

assign shl_ln740_11_fu_2641_p3 = {{add_ln740_12_reg_3510}, {2'd0}};

assign shl_ln740_12_fu_2648_p3 = {{add_ln740_13_reg_3525}, {2'd0}};

assign shl_ln740_13_fu_2665_p3 = {{add_ln740_14_fu_2660_p2}, {2'd0}};

assign shl_ln740_1_fu_2564_p3 = {{add_ln740_1_reg_3505}, {2'd0}};

assign shl_ln740_2_fu_2571_p3 = {{add_ln740_2_reg_3475}, {2'd0}};

assign shl_ln740_3_fu_2578_p3 = {{add_ln740_3_reg_3395}, {2'd0}};

assign shl_ln740_4_fu_2585_p3 = {{add_ln740_4_reg_3455}, {2'd0}};

assign shl_ln740_5_fu_2592_p3 = {{add_ln740_5_reg_3520}, {2'd0}};

assign shl_ln740_6_fu_2599_p3 = {{add_ln740_6_reg_3410}, {2'd0}};

assign shl_ln740_7_fu_2606_p3 = {{add_ln740_7_reg_3480}, {2'd0}};

assign shl_ln740_8_fu_2613_p3 = {{add_ln740_8_reg_3490}, {2'd0}};

assign shl_ln740_9_fu_2620_p3 = {{add_ln740_9_reg_3420}, {2'd0}};

assign shl_ln740_s_fu_2627_p3 = {{add_ln740_10_reg_3425}, {2'd0}};

assign shl_ln_fu_1640_p3 = {{p_read34_reg_2931}, {4'd0}};

assign sub_ln1171_10_fu_1372_p2 = (zext_ln1171_17_fu_1364_p1 - zext_ln1171_14_fu_1306_p1);

assign sub_ln1171_11_fu_1388_p2 = (14'd0 - zext_ln1171_18_fu_1368_p1);

assign sub_ln1171_12_fu_813_p2 = (14'd0 - zext_ln1171_21_fu_809_p1);

assign sub_ln1171_13_fu_871_p2 = ($signed(sext_ln1171_17_fu_868_p1) - $signed(zext_ln1171_19_reg_2998));

assign sub_ln1171_14_fu_1415_p2 = (16'd0 - zext_ln1171_22_fu_1411_p1);

assign sub_ln1171_15_fu_1453_p2 = (zext_ln1171_24_fu_1449_p1 - zext_ln1171_23_fu_1438_p1);

assign sub_ln1171_16_fu_1047_p2 = (14'd0 - zext_ln1171_28_fu_1043_p1);

assign sub_ln1171_17_fu_1171_p2 = ($signed(sext_ln1171_18_fu_1157_p1) - $signed(zext_ln1171_29_fu_1167_p1));

assign sub_ln1171_18_fu_1201_p2 = (15'd0 - zext_ln1171_32_fu_1197_p1);

assign sub_ln1171_19_fu_1496_p2 = ($signed(sext_ln1171_19_fu_1489_p1) - $signed(zext_ln1171_33_fu_1492_p1));

assign sub_ln1171_1_fu_1277_p2 = (15'd0 - zext_ln1171_5_fu_1273_p1);

assign sub_ln1171_20_fu_1084_p2 = (16'd0 - zext_ln1171_39_fu_1080_p1);

assign sub_ln1171_21_fu_2072_p2 = (14'd0 - zext_ln1171_40_fu_2068_p1);

assign sub_ln1171_22_fu_2293_p2 = ($signed(sext_ln1171_20_fu_2290_p1) - $signed(zext_ln1171_37_reg_2866));

assign sub_ln1171_23_fu_1218_p2 = (15'd0 - zext_ln1171_41_fu_1214_p1);

assign sub_ln1171_24_fu_1526_p2 = ($signed(sext_ln1171_21_fu_1512_p1) - $signed(zext_ln1171_42_fu_1522_p1));

assign sub_ln1171_25_fu_702_p2 = (14'd0 - zext_ln1171_46_fu_698_p1);

assign sub_ln1171_26_fu_716_p2 = ($signed(sext_ln1171_22_fu_713_p1) - $signed(zext_ln1171_44_reg_2893));

assign sub_ln1171_27_fu_765_p2 = (12'd0 - zext_ln1171_47_fu_761_p1);

assign sub_ln1171_28_fu_822_p2 = ($signed(sext_ln1171_23_fu_819_p1) - $signed(zext_ln1171_45_reg_2899));

assign sub_ln1171_29_fu_782_p2 = (zext_ln1171_48_fu_778_p1 - zext_ln1171_47_fu_761_p1);

assign sub_ln1171_2_fu_1674_p2 = ($signed(sext_ln1171_fu_1667_p1) - $signed(zext_ln1171_6_fu_1670_p1));

assign sub_ln1171_30_fu_1558_p2 = (16'd0 - zext_ln1171_49_fu_1554_p1);

assign sub_ln1171_31_fu_931_p2 = (r_V_3_reg_3039 - zext_ln1171_31_fu_927_p1);

assign sub_ln1171_32_fu_991_p2 = (zext_ln1171_36_fu_950_p1 - zext_ln717_8_fu_960_p1);

assign sub_ln1171_3_fu_1701_p2 = ($signed(sext_ln1171_fu_1667_p1) - $signed(zext_ln1171_7_fu_1697_p1));

assign sub_ln1171_4_fu_1745_p2 = (zext_ln1171_9_fu_1741_p1 - zext_ln717_fu_1647_p1);

assign sub_ln1171_5_fu_1772_p2 = ($signed(sext_ln1171_fu_1667_p1) - $signed(zext_ln1171_10_fu_1768_p1));

assign sub_ln1171_6_fu_1788_p2 = (10'd0 - zext_ln1171_8_fu_1737_p1);

assign sub_ln1171_7_fu_2274_p2 = (9'd0 - zext_ln1171_1_fu_2244_p1);

assign sub_ln1171_8_fu_1310_p2 = (16'd0 - zext_ln1171_14_fu_1306_p1);

assign sub_ln1171_9_fu_1348_p2 = (zext_ln1171_16_fu_1344_p1 - zext_ln1171_15_fu_1333_p1);

assign sub_ln1171_fu_2258_p2 = (16'd0 - zext_ln1171_4_fu_2254_p1);

assign sub_ln717_1_fu_1293_p2 = (shl_ln717_2_fu_1286_p3 - zext_ln1171_11_fu_1283_p1);

assign sub_ln717_2_fu_1848_p2 = (zext_ln717_4_fu_1844_p1 - zext_ln717_3_fu_1834_p1);

assign sub_ln717_3_fu_1483_p2 = (zext_ln717_5_fu_1476_p1 - zext_ln717_6_fu_1480_p1);

assign sub_ln717_4_fu_975_p2 = (zext_ln717_8_fu_960_p1 - zext_ln717_9_fu_971_p1);

assign sub_ln717_fu_1724_p2 = (shl_ln717_1_fu_1717_p3 - zext_ln1171_fu_1637_p1);

assign tmp_fu_920_p3 = {{p_read_19_reg_2810}, {7'd0}};

assign trunc_ln712_9_fu_740_p1 = grp_fu_256_p2;

assign zext_ln1171_10_fu_1768_p1 = shl_ln1171_5_fu_1761_p3;

assign zext_ln1171_11_fu_1283_p1 = p_read_21_reg_2781;

assign zext_ln1171_12_fu_736_p1 = p_read_21_reg_2781;

assign zext_ln1171_13_fu_623_p1 = p_read1;

assign zext_ln1171_14_fu_1306_p1 = shl_ln1171_6_fu_1299_p3;

assign zext_ln1171_15_fu_1333_p1 = shl_ln1171_7_fu_1326_p3;

assign zext_ln1171_16_fu_1344_p1 = shl_ln1171_8_fu_1337_p3;

assign zext_ln1171_17_fu_1364_p1 = shl_ln717_2_fu_1286_p3;

assign zext_ln1171_18_fu_1368_p1 = shl_ln717_2_fu_1286_p3;

assign zext_ln1171_19_fu_798_p1 = p_read_20_reg_2769;

assign zext_ln1171_1_fu_2244_p1 = p_read34_reg_2931;

assign zext_ln1171_20_fu_628_p1 = p_read2;

assign zext_ln1171_21_fu_809_p1 = shl_ln1171_s_fu_802_p3;

assign zext_ln1171_22_fu_1411_p1 = shl_ln1171_2_fu_1404_p3;

assign zext_ln1171_23_fu_1438_p1 = shl_ln1171_9_fu_1431_p3;

assign zext_ln1171_24_fu_1449_p1 = shl_ln1171_10_fu_1442_p3;

assign zext_ln1171_25_fu_663_p1 = p_read_19_reg_2810;

assign zext_ln1171_26_fu_643_p1 = ap_port_reg_p_read3;

assign zext_ln1171_27_fu_648_p1 = ap_port_reg_p_read3;

assign zext_ln1171_28_fu_1043_p1 = shl_ln1171_11_fu_1036_p3;

assign zext_ln1171_29_fu_1167_p1 = shl_ln1171_12_fu_1160_p3;

assign zext_ln1171_2_fu_2056_p1 = p_read34_reg_2931;

assign zext_ln1171_30_fu_1053_p1 = shl_ln717_6_fu_1029_p3;

assign zext_ln1171_31_fu_927_p1 = tmp_fu_920_p3;

assign zext_ln1171_32_fu_1197_p1 = shl_ln1171_13_fu_1190_p3;

assign zext_ln1171_33_fu_1492_p1 = shl_ln717_5_fu_1469_p3;

assign zext_ln1171_34_fu_667_p1 = ap_port_reg_p_read4;

assign zext_ln1171_35_fu_672_p1 = p_read_18_reg_2837;

assign zext_ln1171_36_fu_950_p1 = p_read_18_reg_2837;

assign zext_ln1171_37_fu_676_p1 = p_read_18_reg_2837;

assign zext_ln1171_38_fu_865_p1 = lshr_ln717_s_reg_2993;

assign zext_ln1171_39_fu_1080_p1 = shl_ln1171_14_fu_1073_p3;

assign zext_ln1171_3_fu_731_p1 = ap_port_reg_p_read;

assign zext_ln1171_40_fu_2068_p1 = shl_ln1171_15_fu_2061_p3;

assign zext_ln1171_41_fu_1214_p1 = shl_ln1171_16_fu_1207_p3;

assign zext_ln1171_42_fu_1522_p1 = shl_ln1171_17_fu_1515_p3;

assign zext_ln1171_43_fu_708_p1 = p_read_17_reg_2883;

assign zext_ln1171_44_fu_680_p1 = ap_port_reg_p_read5;

assign zext_ln1171_45_fu_685_p1 = ap_port_reg_p_read5;

assign zext_ln1171_46_fu_698_p1 = shl_ln1171_18_fu_690_p3;

assign zext_ln1171_47_fu_761_p1 = shl_ln1171_19_fu_754_p3;

assign zext_ln1171_48_fu_778_p1 = shl_ln1171_20_fu_771_p3;

assign zext_ln1171_49_fu_1554_p1 = shl_ln1171_21_fu_1547_p3;

assign zext_ln1171_4_fu_2254_p1 = shl_ln1_fu_2247_p3;

assign zext_ln1171_5_fu_1273_p1 = shl_ln1171_1_fu_1266_p3;

assign zext_ln1171_6_fu_1670_p1 = shl_ln_fu_1640_p3;

assign zext_ln1171_7_fu_1697_p1 = shl_ln1171_3_fu_1690_p3;

assign zext_ln1171_8_fu_1737_p1 = shl_ln1171_4_fu_1730_p3;

assign zext_ln1171_9_fu_1741_p1 = shl_ln1171_4_fu_1730_p3;

assign zext_ln1171_fu_1637_p1 = p_read34_reg_2931;

assign zext_ln712_10_fu_2109_p1 = lshr_ln717_4_reg_2832;

assign zext_ln712_11_fu_841_p1 = trunc_ln712_7_reg_2910;

assign zext_ln712_12_fu_1121_p1 = $unsigned(sext_ln712_48_fu_1118_p1);

assign zext_ln712_13_fu_1014_p1 = trunc_ln712_9_reg_2962;

assign zext_ln712_14_fu_1937_p1 = p_read_17_reg_2883;

assign zext_ln712_1_fu_2084_p1 = trunc_ln3_reg_3288;

assign zext_ln712_2_fu_1874_p1 = trunc_ln712_1_reg_3223;

assign zext_ln712_3_fu_1224_p1 = reg_591;

assign zext_ln712_4_fu_2096_p1 = lshr_ln717_1_reg_3278;

assign zext_ln712_5_fu_1889_p1 = reg_595;

assign zext_ln712_6_fu_2102_p1 = $unsigned(sext_ln712_27_fu_2099_p1);

assign zext_ln712_7_fu_2106_p1 = lshr_ln717_2_reg_2804;

assign zext_ln712_8_fu_1910_p1 = trunc_ln712_5_reg_3228;

assign zext_ln712_9_fu_1913_p1 = trunc_ln712_6_reg_2878;

assign zext_ln712_fu_2078_p1 = lshr_ln_reg_3248;

assign zext_ln717_1_fu_1804_p1 = p_read_21_reg_2781;

assign zext_ln717_2_fu_1814_p1 = shl_ln717_3_fu_1807_p3;

assign zext_ln717_3_fu_1834_p1 = p_read_20_reg_2769;

assign zext_ln717_4_fu_1844_p1 = shl_ln717_4_fu_1837_p3;

assign zext_ln717_5_fu_1476_p1 = shl_ln717_5_fu_1469_p3;

assign zext_ln717_6_fu_1480_p1 = shl_ln717_6_reg_3092;

assign zext_ln717_7_fu_1187_p1 = lshr_ln717_3_reg_3102;

assign zext_ln717_8_fu_960_p1 = shl_ln717_7_fu_953_p3;

assign zext_ln717_9_fu_971_p1 = shl_ln717_8_fu_964_p3;

assign zext_ln717_fu_1647_p1 = shl_ln_fu_1640_p3;

assign zext_ln740_1_fu_2172_p1 = add_ln740_42_fu_2166_p2;

assign zext_ln740_2_fu_1257_p1 = add_ln740_62_reg_3122;

assign zext_ln740_fu_2129_p1 = add_ln740_17_reg_3298;

always @ (posedge ap_clk) begin
    zext_ln1171_13_reg_2794[13:8] <= 6'b000000;
    zext_ln1171_37_reg_2866[14:8] <= 7'b0000000;
    zext_ln1171_44_reg_2893[14:8] <= 7'b0000000;
    zext_ln1171_45_reg_2899[12:8] <= 5'b00000;
    sub_ln1171_25_reg_2905[4:0] <= 5'b00000;
    zext_ln1171_43_reg_2920[13:8] <= 6'b000000;
    zext_ln1171_3_reg_2946[13:8] <= 6'b000000;
    zext_ln1171_12_reg_2951[14:8] <= 7'b0000000;
    r_V_2_reg_2967[15:8] <= 8'b00000000;
    sub_ln1171_27_reg_2973[2:0] <= 3'b000;
    zext_ln1171_19_reg_2998[14:8] <= 7'b0000000;
    sub_ln1171_12_reg_3004[4:0] <= 5'b00000;
    r_V_3_reg_3039[15:8] <= 8'b00000000;
    r_V_5_reg_3066[15:8] <= 8'b00000000;
    shl_ln717_6_reg_3092[1:0] <= 2'b00;
    sub_ln1171_16_reg_3097[4:0] <= 5'b00000;
    sub_ln1171_18_reg_3137[5:0] <= 6'b000000;
    sub_ln1171_23_reg_3142[5:0] <= 6'b000000;
    sub_ln1171_1_reg_3162[5:0] <= 6'b000000;
    r_V_6_reg_3212[15:8] <= 8'b00000000;
    add_ln740_25_reg_3308[3:0] <= 4'b0000;
    sub_ln1171_21_reg_3380[4:0] <= 5'b00000;
    r_V_1_reg_3470[15:8] <= 8'b00000000;
end

endmodule //myproject_dense_latency_ap_ufixed_8_1_4_0_0_ap_fixed_16_4_5_3_0_config5_s
