(DEBUG) Profile path: /home/kampff/.apio/profile.json
(DEBUG) Home_dir: /home/kampff/.apio

PATH: /home/kampff/.apio/packages/tools-oss-cad-suite/bin:/home/kampff/.apio/packages/tools-oss-cad-suite/lib:/home/kampff/.apio/packages/tools-system/bin:/home/kampff/.apio/packages/toolchain-icesprog/bin:/home/kampff/.apio/packages/toolchain-iverilog/bin:/home/kampff/.apio/packages/toolchain-ice40/bin:/home/kampff/.apio/packages/toolchain-yosys/bin:/home/kampff/.apio/packages/tool-scons/script:/home/kampff/NoBlackBoxes/repos/LastBlackBox/boxes/computers/NBBPU/_tmp/nbbpu/bin:/usr/local/sbin:/usr/local/bin:/usr/bin:/opt/cuda/bin:/opt/cuda/nsight_compute:/opt/cuda/nsight_systems/bin:/home/kampff/.dotnet/tools:/usr/lib/jvm/default/bin:/usr/bin/site_perl:/usr/bin/vendor_perl:/usr/bin/core_perl

iverilog -B "/home/kampff/.apio/packages/tools-oss-cad-suite/lib/ivl" -o hardware.out -D VCD_OUTPUT= -D NO_ICE40_DEFAULT_ASSIGNMENTS "/home/kampff/.apio/packages/tools-oss-cad-suite/share/yosys/ice40/cells_sim.v" alu.v controller.v mux2.v nbbpu.v nbbsoc.v ram.v regfile.v rom.v
========================= [SUCCESS] Took 0.13 seconds =========================
(DEBUG) Profile path: /home/kampff/.apio/profile.json
(DEBUG) Home_dir: /home/kampff/.apio

PATH: /home/kampff/.apio/packages/tools-oss-cad-suite/bin:/home/kampff/.apio/packages/tools-oss-cad-suite/lib:/home/kampff/.apio/packages/tools-system/bin:/home/kampff/.apio/packages/toolchain-icesprog/bin:/home/kampff/.apio/packages/toolchain-iverilog/bin:/home/kampff/.apio/packages/toolchain-ice40/bin:/home/kampff/.apio/packages/toolchain-yosys/bin:/home/kampff/.apio/packages/tool-scons/script:/home/kampff/NoBlackBoxes/repos/LastBlackBox/boxes/computers/NBBPU/_tmp/nbbpu/bin:/usr/local/sbin:/usr/local/bin:/usr/bin:/opt/cuda/bin:/opt/cuda/nsight_compute:/opt/cuda/nsight_systems/bin:/home/kampff/.dotnet/tools:/usr/lib/jvm/default/bin:/usr/bin/site_perl:/usr/bin/vendor_perl:/usr/bin/core_perl

[Sat Aug 19 19:03:52 2023] Processing upduino3
--------------------------------------------------------------------------------
yosys -p "synth_ice40 -json hardware.json" alu.v controller.v mux2.v nbbpu.v nbbsoc.v ram.v regfile.v rom.v

/----------------------------------------------------------------------------\
|                                                                            |
|  yosys -- Yosys Open SYnthesis Suite                                       |
|                                                                            |
|  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
|                                                                            |
|  Permission to use, copy, modify, and/or distribute this software for any  |
|  purpose with or without fee is hereby granted, provided that the above    |
|  copyright notice and this permission notice appear in all copies.         |
|                                                                            |
|  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
|  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
|  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
|  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
|  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
|  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
|  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
|                                                                            |
\----------------------------------------------------------------------------/

Yosys 0.9+4081 (git sha1 862e84eb, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Parsing `alu.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: alu.v
Parsing Verilog input from `alu.v' to AST representation.
Generating RTLIL representation for module `\alu'.
Successfully finished Verilog frontend.

-- Parsing `controller.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: controller.v
Parsing Verilog input from `controller.v' to AST representation.
Generating RTLIL representation for module `\controller'.
Successfully finished Verilog frontend.

-- Parsing `mux2.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: mux2.v
Parsing Verilog input from `mux2.v' to AST representation.
Generating RTLIL representation for module `\mux2'.
Successfully finished Verilog frontend.

-- Parsing `nbbpu.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend: nbbpu.v
Parsing Verilog input from `nbbpu.v' to AST representation.
Generating RTLIL representation for module `\nbbpu'.
Successfully finished Verilog frontend.

-- Parsing `nbbsoc.v' using frontend `verilog' --

5. Executing Verilog-2005 frontend: nbbsoc.v
Parsing Verilog input from `nbbsoc.v' to AST representation.
Generating RTLIL representation for module `\nbbsoc'.
Successfully finished Verilog frontend.

-- Parsing `ram.v' using frontend `verilog' --

6. Executing Verilog-2005 frontend: ram.v
Parsing Verilog input from `ram.v' to AST representation.
Generating RTLIL representation for module `\ram'.
Successfully finished Verilog frontend.

-- Parsing `regfile.v' using frontend `verilog' --

7. Executing Verilog-2005 frontend: regfile.v
Parsing Verilog input from `regfile.v' to AST representation.
Generating RTLIL representation for module `\regfile'.
Successfully finished Verilog frontend.

-- Parsing `rom.v' using frontend `verilog' --

8. Executing Verilog-2005 frontend: rom.v
Parsing Verilog input from `rom.v' to AST representation.
Generating RTLIL representation for module `\rom'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -json hardware.json' --

9. Executing SYNTH_ICE40 pass.

9.1. Executing Verilog-2005 frontend: /home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

9.2. Executing HIERARCHY pass (managing design hierarchy).

9.2.1. Finding top of design hierarchy..
root of   0 design levels: rom
root of   0 design levels: regfile
root of   0 design levels: ram
root of   2 design levels: nbbsoc
root of   1 design levels: nbbpu
root of   0 design levels: mux2
root of   0 design levels: controller
root of   0 design levels: alu
Automatically selected nbbsoc as design top module.

9.2.2. Analyzing design hierarchy..
Top module:  \nbbsoc
Used module:     \ram
Used module:     \rom
Used module:     \nbbpu
Used module:         \alu
Used module:         \regfile
Used module:         \mux2
Used module:         \controller
Parameter 1 (\WIDTH) = 4

9.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\mux2'.
Parameter 1 (\WIDTH) = 4
Generating RTLIL representation for module `$paramod\mux2\WIDTH=s32'00000000000000000000000000000100'.

9.2.4. Analyzing design hierarchy..
Top module:  \nbbsoc
Used module:     \ram
Used module:     \rom
Used module:     \nbbpu
Used module:         \alu
Used module:         \regfile
Used module:         $paramod\mux2\WIDTH=s32'00000000000000000000000000000100
Used module:         \controller

9.2.5. Analyzing design hierarchy..
Top module:  \nbbsoc
Used module:     \ram
Used module:     \rom
Used module:     \nbbpu
Used module:         \alu
Used module:         \regfile
Used module:         $paramod\mux2\WIDTH=s32'00000000000000000000000000000100
Used module:         \controller
Removing unused module `\mux2'.
Removed 1 unused modules.
Mapping positional arguments of cell nbbsoc.ram (ram).
Mapping positional arguments of cell nbbsoc.rom (rom).
Mapping positional arguments of cell nbbsoc.nbbpu (nbbpu).
Mapping positional arguments of cell nbbpu.alu (alu).
Mapping positional arguments of cell nbbpu.regfile (regfile).
Mapping positional arguments of cell nbbpu.x_mux ($paramod\mux2\WIDTH=s32'00000000000000000000000000000100).
Mapping positional arguments of cell nbbpu.controller (controller).

9.3. Executing PROC pass (convert processes to netlists).

9.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `rom.$proc$rom.v:0$93'.
Removing empty process `regfile.$proc$regfile.v:0$88'.
Removing empty process `ram.$proc$ram.v:0$41'.
Cleaned up 0 empty switches.

9.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1346$334 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1290$327 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1215$323 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1159$316 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1090$313 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1042$310 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:973$307 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:925$304 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:769$296 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:713$289 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:638$285 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:582$278 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:513$275 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:465$272 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:396$269 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:348$266 in module SB_DFFSR.
Marked 1 switch rules as full_case in process $proc$regfile.v:38$58 in module regfile.
Marked 1 switch rules as full_case in process $proc$ram.v:28$32 in module ram.
Marked 1 switch rules as full_case in process $proc$nbbpu.v:138$23 in module nbbpu.
Marked 1 switch rules as full_case in process $proc$nbbpu.v:120$22 in module nbbpu.
Removed 1 dead cases from process $proc$nbbpu.v:90$20 in module nbbpu.
Marked 2 switch rules as full_case in process $proc$nbbpu.v:90$20 in module nbbpu.
Removed 4 dead cases from process $proc$controller.v:58$16 in module controller.
Marked 4 switch rules as full_case in process $proc$controller.v:58$16 in module controller.
Removed 1 dead cases from process $proc$alu.v:20$1 in module alu.
Marked 1 switch rules as full_case in process $proc$alu.v:20$1 in module alu.
Removed a total of 6 dead cases.

9.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 10 redundant assignments.
Promoted 36 assignments to connections.

9.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$337'.
Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$333'.
Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$326'.
Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$322'.
Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$315'.
Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$312'.
Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$309'.
Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$306'.
Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$303'.
Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$301'.
Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$299'.
Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$295'.
Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$288'.
Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$284'.
Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$277'.
Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$274'.
Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$271'.
Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$268'.
Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$265'.
Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$263'.
Set init value: \Q = 1'0
Found init rule in `\nbbpu.$proc$nbbpu.v:0$27'.
Set init value: \debug = 1'1
Found init rule in `\nbbpu.$proc$nbbpu.v:0$26'.
Set init value: \PC = 16'0000000000000000
Set init value: \current_state = 2'00

9.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1346$334'.
Found async reset \R in `\SB_DFFNER.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1215$323'.
Found async reset \S in `\SB_DFFNS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1090$313'.
Found async reset \R in `\SB_DFFNR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:973$307'.
Found async reset \S in `\SB_DFFES.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:769$296'.
Found async reset \R in `\SB_DFFER.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:638$285'.
Found async reset \S in `\SB_DFFS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:513$275'.
Found async reset \R in `\SB_DFFR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:396$269'.
Found async reset \reset in `\nbbpu.$proc$nbbpu.v:120$22'.

9.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$337'.
Creating decoders for process `\SB_DFFNES.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1346$334'.
1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$333'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1290$327'.
1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$326'.
Creating decoders for process `\SB_DFFNER.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1215$323'.
1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$322'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1159$316'.
1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$315'.
Creating decoders for process `\SB_DFFNS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1090$313'.
1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$312'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1042$310'.
1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$309'.
Creating decoders for process `\SB_DFFNR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:973$307'.
1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$306'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:925$304'.
1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$303'.
Creating decoders for process `\SB_DFFNE.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$302'.
1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$301'.
Creating decoders for process `\SB_DFFN.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:846$300'.
Creating decoders for process `\SB_DFFES.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$299'.
Creating decoders for process `\SB_DFFES.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:769$296'.
1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$295'.
Creating decoders for process `\SB_DFFESS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:713$289'.
1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$288'.
Creating decoders for process `\SB_DFFER.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:638$285'.
1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$284'.
Creating decoders for process `\SB_DFFESR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:582$278'.
1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$277'.
Creating decoders for process `\SB_DFFS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:513$275'.
1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$274'.
Creating decoders for process `\SB_DFFSS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:465$272'.
1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$271'.
Creating decoders for process `\SB_DFFR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:396$269'.
1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$268'.
Creating decoders for process `\SB_DFFSR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:348$266'.
1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$265'.
Creating decoders for process `\SB_DFFE.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:305$264'.
1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$263'.
Creating decoders for process `\SB_DFF.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:269$262'.
Creating decoders for process `\rom.$proc$rom.v:21$89'.
1/1: $0\read_data[15:0]
Creating decoders for process `\regfile.$proc$regfile.v:38$58'.
1/3: $1$memwr$\registers$regfile.v:41$57_EN[15:0]$64
2/3: $1$memwr$\registers$regfile.v:41$57_DATA[15:0]$63
3/3: $1$memwr$\registers$regfile.v:41$57_ADDR[3:0]$62
Creating decoders for process `\ram.$proc$ram.v:28$32'.
1/3: $1$memwr$\RAM$ram.v:31$28_EN[15:0]$39
2/3: $1$memwr$\RAM$ram.v:31$28_DATA[15:0]$38
3/3: $1$memwr$\RAM$ram.v:31$28_ADDR[15:0]$37
Creating decoders for process `\ram.$proc$ram.v:21$29'.
1/1: $0\read_data[15:0]
Creating decoders for process `\nbbpu.$proc$nbbpu.v:0$27'.
Creating decoders for process `\nbbpu.$proc$nbbpu.v:0$26'.
Creating decoders for process `\nbbpu.$proc$nbbpu.v:138$23'.
1/1: $1\debug[0:0]
Creating decoders for process `\nbbpu.$proc$nbbpu.v:120$22'.
1/2: $0\current_state[1:0]
2/2: $2\PC[15:0]
Creating decoders for process `\nbbpu.$proc$nbbpu.v:90$20'.
1/4: $2\PC_next[15:0]
2/4: $1\next_state[1:0]
3/4: $1\PC_next[15:0]
4/4: $1\PC[15:0]
Creating decoders for process `\controller.$proc$controller.v:58$16'.
1/4: $4\controls[6:0]
2/4: $3\controls[6:0]
3/4: $2\controls[6:0]
4/4: $1\controls[6:0]
Creating decoders for process `\alu.$proc$alu.v:20$1'.
1/1: $0\Z[15:0]

9.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\nbbpu.\next_state' from process `\nbbpu.$proc$nbbpu.v:90$20'.
Latch inferred for signal `\nbbpu.\PC' from process `\nbbpu.$proc$nbbpu.v:90$20': $auto$proc_dlatch.cc:427:proc_dlatch$647
Latch inferred for signal `\nbbpu.\PC_next' from process `\nbbpu.$proc$nbbpu.v:90$20': $auto$proc_dlatch.cc:427:proc_dlatch$664
No latch inferred for signal `\controller.\controls' from process `\controller.$proc$controller.v:58$16'.
No latch inferred for signal `\alu.\Z' from process `\alu.$proc$alu.v:20$1'.

9.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1346$334'.
created $adff cell `$procdff$681' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1290$327'.
created $dff cell `$procdff$682' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1215$323'.
created $adff cell `$procdff$683' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1159$316'.
created $dff cell `$procdff$684' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1090$313'.
created $adff cell `$procdff$685' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1042$310'.
created $dff cell `$procdff$686' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:973$307'.
created $adff cell `$procdff$687' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:925$304'.
created $dff cell `$procdff$688' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$302'.
created $dff cell `$procdff$689' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:846$300'.
created $dff cell `$procdff$690' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:769$296'.
created $adff cell `$procdff$691' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:713$289'.
created $dff cell `$procdff$692' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:638$285'.
created $adff cell `$procdff$693' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:582$278'.
created $dff cell `$procdff$694' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:513$275'.
created $adff cell `$procdff$695' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:465$272'.
created $dff cell `$procdff$696' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:396$269'.
created $adff cell `$procdff$697' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:348$266'.
created $dff cell `$procdff$698' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:305$264'.
created $dff cell `$procdff$699' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:269$262'.
created $dff cell `$procdff$700' with positive edge clock.
Creating register for signal `\rom.\read_data' using process `\rom.$proc$rom.v:21$89'.
created $dff cell `$procdff$701' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$regfile.v:41$57_ADDR' using process `\regfile.$proc$regfile.v:38$58'.
created $dff cell `$procdff$702' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$regfile.v:41$57_DATA' using process `\regfile.$proc$regfile.v:38$58'.
created $dff cell `$procdff$703' with positive edge clock.
Creating register for signal `\regfile.$memwr$\registers$regfile.v:41$57_EN' using process `\regfile.$proc$regfile.v:38$58'.
created $dff cell `$procdff$704' with positive edge clock.
Creating register for signal `\ram.$memwr$\RAM$ram.v:31$28_ADDR' using process `\ram.$proc$ram.v:28$32'.
created $dff cell `$procdff$705' with positive edge clock.
Creating register for signal `\ram.$memwr$\RAM$ram.v:31$28_DATA' using process `\ram.$proc$ram.v:28$32'.
created $dff cell `$procdff$706' with positive edge clock.
Creating register for signal `\ram.$memwr$\RAM$ram.v:31$28_EN' using process `\ram.$proc$ram.v:28$32'.
created $dff cell `$procdff$707' with positive edge clock.
Creating register for signal `\ram.\read_data' using process `\ram.$proc$ram.v:21$29'.
created $dff cell `$procdff$708' with positive edge clock.
Creating register for signal `\nbbpu.\debug' using process `\nbbpu.$proc$nbbpu.v:138$23'.
created $dff cell `$procdff$709' with positive edge clock.
Creating register for signal `\nbbpu.\PC' using process `\nbbpu.$proc$nbbpu.v:120$22'.
created $adff cell `$procdff$710' with positive edge clock and positive level reset.
Creating register for signal `\nbbpu.\current_state' using process `\nbbpu.$proc$nbbpu.v:120$22'.
created $adff cell `$procdff$711' with positive edge clock and positive level reset.

9.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

9.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$337'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1346$334'.
Removing empty process `SB_DFFNES.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1346$334'.
Removing empty process `SB_DFFNESS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$333'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1290$327'.
Removing empty process `SB_DFFNESS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1290$327'.
Removing empty process `SB_DFFNER.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$326'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1215$323'.
Removing empty process `SB_DFFNER.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1215$323'.
Removing empty process `SB_DFFNESR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$322'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1159$316'.
Removing empty process `SB_DFFNESR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1159$316'.
Removing empty process `SB_DFFNS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$315'.
Removing empty process `SB_DFFNS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1090$313'.
Removing empty process `SB_DFFNSS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$312'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1042$310'.
Removing empty process `SB_DFFNSS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1042$310'.
Removing empty process `SB_DFFNR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$309'.
Removing empty process `SB_DFFNR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:973$307'.
Removing empty process `SB_DFFNSR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$306'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:925$304'.
Removing empty process `SB_DFFNSR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:925$304'.
Removing empty process `SB_DFFNE.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$303'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$302'.
Removing empty process `SB_DFFNE.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$302'.
Removing empty process `SB_DFFN.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$301'.
Removing empty process `SB_DFFN.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:846$300'.
Removing empty process `SB_DFFES.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$299'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:769$296'.
Removing empty process `SB_DFFES.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:769$296'.
Removing empty process `SB_DFFESS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$295'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:713$289'.
Removing empty process `SB_DFFESS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:713$289'.
Removing empty process `SB_DFFER.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$288'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:638$285'.
Removing empty process `SB_DFFER.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:638$285'.
Removing empty process `SB_DFFESR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$284'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:582$278'.
Removing empty process `SB_DFFESR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:582$278'.
Removing empty process `SB_DFFS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$277'.
Removing empty process `SB_DFFS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:513$275'.
Removing empty process `SB_DFFSS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$274'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:465$272'.
Removing empty process `SB_DFFSS.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:465$272'.
Removing empty process `SB_DFFR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$271'.
Removing empty process `SB_DFFR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:396$269'.
Removing empty process `SB_DFFSR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$268'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:348$266'.
Removing empty process `SB_DFFSR.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:348$266'.
Removing empty process `SB_DFFE.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$265'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:305$264'.
Removing empty process `SB_DFFE.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:305$264'.
Removing empty process `SB_DFF.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$263'.
Removing empty process `SB_DFF.$proc$/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:269$262'.
Found and cleaned up 1 empty switch in `\rom.$proc$rom.v:21$89'.
Removing empty process `rom.$proc$rom.v:21$89'.
Found and cleaned up 1 empty switch in `\regfile.$proc$regfile.v:38$58'.
Removing empty process `regfile.$proc$regfile.v:38$58'.
Found and cleaned up 1 empty switch in `\ram.$proc$ram.v:28$32'.
Removing empty process `ram.$proc$ram.v:28$32'.
Found and cleaned up 1 empty switch in `\ram.$proc$ram.v:21$29'.
Removing empty process `ram.$proc$ram.v:21$29'.
Removing empty process `nbbpu.$proc$nbbpu.v:0$27'.
Removing empty process `nbbpu.$proc$nbbpu.v:0$26'.
Found and cleaned up 1 empty switch in `\nbbpu.$proc$nbbpu.v:138$23'.
Removing empty process `nbbpu.$proc$nbbpu.v:138$23'.
Removing empty process `nbbpu.$proc$nbbpu.v:120$22'.
Found and cleaned up 2 empty switches in `\nbbpu.$proc$nbbpu.v:90$20'.
Removing empty process `nbbpu.$proc$nbbpu.v:90$20'.
Found and cleaned up 4 empty switches in `\controller.$proc$controller.v:58$16'.
Removing empty process `controller.$proc$controller.v:58$16'.
Found and cleaned up 1 empty switch in `\alu.$proc$alu.v:20$1'.
Removing empty process `alu.$proc$alu.v:20$1'.
Cleaned up 30 empty switches.

9.4. Executing FLATTEN pass (flatten design).
Deleting now unused module rom.
Deleting now unused module regfile.
Deleting now unused module ram.
Deleting now unused module nbbpu.
Deleting now unused module $paramod\mux2\WIDTH=s32'00000000000000000000000000000100.
Deleting now unused module controller.
Deleting now unused module alu.
<suppressed ~7 debug messages>

9.5. Executing TRIBUF pass.

9.6. Executing DEMINOUT pass (demote inout ports to input or output).

9.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module nbbsoc.
<suppressed ~33 debug messages>

9.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \nbbsoc..
Removed 11 unused cells and 81 unused wires.
<suppressed ~14 debug messages>

9.9. Executing CHECK pass (checking for obvious problems).
Checking module nbbsoc...
Warning: multiple conflicting drivers for nbbsoc.\nbbpu.PC [15]:
port Q[15] of cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647 ($dlatch)
port Q[15] of cell $flatten\nbbpu.$procdff$710 ($adff)
Warning: multiple conflicting drivers for nbbsoc.\nbbpu.PC [14]:
port Q[14] of cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647 ($dlatch)
port Q[14] of cell $flatten\nbbpu.$procdff$710 ($adff)
Warning: multiple conflicting drivers for nbbsoc.\nbbpu.PC [13]:
port Q[13] of cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647 ($dlatch)
port Q[13] of cell $flatten\nbbpu.$procdff$710 ($adff)
Warning: multiple conflicting drivers for nbbsoc.\nbbpu.PC [12]:
port Q[12] of cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647 ($dlatch)
port Q[12] of cell $flatten\nbbpu.$procdff$710 ($adff)
Warning: multiple conflicting drivers for nbbsoc.\nbbpu.PC [11]:
port Q[11] of cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647 ($dlatch)
port Q[11] of cell $flatten\nbbpu.$procdff$710 ($adff)
Warning: multiple conflicting drivers for nbbsoc.\nbbpu.PC [10]:
port Q[10] of cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647 ($dlatch)
port Q[10] of cell $flatten\nbbpu.$procdff$710 ($adff)
Warning: multiple conflicting drivers for nbbsoc.\nbbpu.PC [9]:
port Q[9] of cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647 ($dlatch)
port Q[9] of cell $flatten\nbbpu.$procdff$710 ($adff)
Warning: multiple conflicting drivers for nbbsoc.\nbbpu.PC [8]:
port Q[8] of cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647 ($dlatch)
port Q[8] of cell $flatten\nbbpu.$procdff$710 ($adff)
Warning: multiple conflicting drivers for nbbsoc.\nbbpu.PC [7]:
port Q[7] of cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647 ($dlatch)
port Q[7] of cell $flatten\nbbpu.$procdff$710 ($adff)
Warning: multiple conflicting drivers for nbbsoc.\nbbpu.PC [6]:
port Q[6] of cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647 ($dlatch)
port Q[6] of cell $flatten\nbbpu.$procdff$710 ($adff)
Warning: multiple conflicting drivers for nbbsoc.\nbbpu.PC [5]:
port Q[5] of cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647 ($dlatch)
port Q[5] of cell $flatten\nbbpu.$procdff$710 ($adff)
Warning: multiple conflicting drivers for nbbsoc.\nbbpu.PC [4]:
port Q[4] of cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647 ($dlatch)
port Q[4] of cell $flatten\nbbpu.$procdff$710 ($adff)
Warning: multiple conflicting drivers for nbbsoc.\nbbpu.PC [3]:
port Q[3] of cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647 ($dlatch)
port Q[3] of cell $flatten\nbbpu.$procdff$710 ($adff)
Warning: multiple conflicting drivers for nbbsoc.\nbbpu.PC [2]:
port Q[2] of cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647 ($dlatch)
port Q[2] of cell $flatten\nbbpu.$procdff$710 ($adff)
Warning: multiple conflicting drivers for nbbsoc.\nbbpu.PC [1]:
port Q[1] of cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647 ($dlatch)
port Q[1] of cell $flatten\nbbpu.$procdff$710 ($adff)
Warning: multiple conflicting drivers for nbbsoc.\nbbpu.PC [0]:
port Q[0] of cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647 ($dlatch)
port Q[0] of cell $flatten\nbbpu.$procdff$710 ($adff)
Warning: Wire nbbsoc.\ram.write_data [14] is used but has no driver.
Warning: Wire nbbsoc.\ram.write_data [13] is used but has no driver.
Warning: Wire nbbsoc.\ram.write_data [12] is used but has no driver.
Warning: Wire nbbsoc.\ram.write_data [11] is used but has no driver.
Warning: Wire nbbsoc.\ram.write_data [10] is used but has no driver.
Warning: Wire nbbsoc.\ram.write_data [9] is used but has no driver.
Warning: Wire nbbsoc.\ram.write_data [8] is used but has no driver.
Warning: Wire nbbsoc.\ram.write_data [7] is used but has no driver.
Warning: Wire nbbsoc.\ram.write_data [6] is used but has no driver.
Warning: Wire nbbsoc.\ram.write_data [5] is used but has no driver.
Warning: Wire nbbsoc.\ram.write_data [4] is used but has no driver.
Warning: Wire nbbsoc.\ram.write_data [3] is used but has no driver.
Warning: Wire nbbsoc.\ram.write_data [2] is used but has no driver.
Warning: Wire nbbsoc.\ram.write_data [1] is used but has no driver.
Warning: Wire nbbsoc.\ram.address [15] is used but has no driver.
Warning: Wire nbbsoc.\ram.address [14] is used but has no driver.
Warning: Wire nbbsoc.\ram.address [13] is used but has no driver.
Warning: Wire nbbsoc.\ram.address [12] is used but has no driver.
Warning: Wire nbbsoc.\ram.address [11] is used but has no driver.
Warning: Wire nbbsoc.\ram.address [10] is used but has no driver.
Warning: Wire nbbsoc.\ram.address [9] is used but has no driver.
Warning: Wire nbbsoc.\ram.address [8] is used but has no driver.
Warning: Wire nbbsoc.\ram.address [7] is used but has no driver.
Warning: Wire nbbsoc.\ram.address [6] is used but has no driver.
Warning: Wire nbbsoc.\ram.address [5] is used but has no driver.
Warning: Wire nbbsoc.\ram.address [4] is used but has no driver.
Warning: Wire nbbsoc.\ram.address [3] is used but has no driver.
Warning: Wire nbbsoc.\ram.address [2] is used but has no driver.
Warning: Wire nbbsoc.\ram.address [1] is used but has no driver.
Warning: Wire nbbsoc.\ram.address [0] is used but has no driver.
Warning: Wire nbbsoc.\nbbpu.write_data [0] is used but has no driver.
Warning: Wire nbbsoc.\ram.write_data [15] is used but has no driver.
Found and reported 48 problems.

9.10. Executing OPT pass (performing simple optimizations).

9.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module nbbsoc.

9.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\nbbsoc'.
<suppressed ~183 debug messages>
Removed a total of 61 cells.

9.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \nbbsoc..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
dead port 2/2 on $mux $flatten\nbbpu.\controller.$procmux$582.
dead port 2/2 on $mux $flatten\nbbpu.\controller.$procmux$602.
dead port 2/2 on $mux $flatten\nbbpu.\controller.$procmux$623.
Removed 3 multiplexer ports.
<suppressed ~16 debug messages>

9.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \nbbsoc.
New ctrl vector for $pmux cell $flatten\nbbpu.\controller.$procmux$585: { $flatten\nbbpu.\alu.$procmux$638_CMP $auto$opt_reduce.cc:134:opt_mux$719 $auto$opt_reduce.cc:134:opt_mux$717 $flatten\nbbpu.\alu.$procmux$634_CMP $flatten\nbbpu.\alu.$procmux$633_CMP $auto$opt_reduce.cc:134:opt_mux$715 }
New ctrl vector for $pmux cell $flatten\nbbpu.\controller.$procmux$606: { $flatten\nbbpu.\alu.$procmux$638_CMP $auto$opt_reduce.cc:134:opt_mux$723 $auto$opt_reduce.cc:134:opt_mux$721 }
New ctrl vector for $pmux cell $flatten\nbbpu.\controller.$procmux$565: { $auto$opt_reduce.cc:134:opt_mux$729 $flatten\nbbpu.\alu.$procmux$638_CMP $auto$opt_reduce.cc:134:opt_mux$727 $flatten\nbbpu.\alu.$procmux$635_CMP $flatten\nbbpu.\alu.$procmux$634_CMP $flatten\nbbpu.\alu.$procmux$633_CMP $auto$opt_reduce.cc:134:opt_mux$725 }
Consolidated identical input bits for $mux cell $flatten\nbbpu.\regfile.$procmux$522:
Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\nbbpu.\regfile.$0$memwr$\registers$regfile.v:41$57_EN[15:0]$61
New ports: A=1'0, B=1'1, Y=$flatten\nbbpu.\regfile.$0$memwr$\registers$regfile.v:41$57_EN[15:0]$61 [0]
New connections: $flatten\nbbpu.\regfile.$0$memwr$\registers$regfile.v:41$57_EN[15:0]$61 [15:1] = { $flatten\nbbpu.\regfile.$0$memwr$\registers$regfile.v:41$57_EN[15:0]$61 [0] $flatten\nbbpu.\regfile.$0$memwr$\registers$regfile.v:41$57_EN[15:0]$61 [0] $flatten\nbbpu.\regfile.$0$memwr$\registers$regfile.v:41$57_EN[15:0]$61 [0] $flatten\nbbpu.\regfile.$0$memwr$\registers$regfile.v:41$57_EN[15:0]$61 [0] $flatten\nbbpu.\regfile.$0$memwr$\registers$regfile.v:41$57_EN[15:0]$61 [0] $flatten\nbbpu.\regfile.$0$memwr$\registers$regfile.v:41$57_EN[15:0]$61 [0] $flatten\nbbpu.\regfile.$0$memwr$\registers$regfile.v:41$57_EN[15:0]$61 [0] $flatten\nbbpu.\regfile.$0$memwr$\registers$regfile.v:41$57_EN[15:0]$61 [0] $flatten\nbbpu.\regfile.$0$memwr$\registers$regfile.v:41$57_EN[15:0]$61 [0] $flatten\nbbpu.\regfile.$0$memwr$\registers$regfile.v:41$57_EN[15:0]$61 [0] $flatten\nbbpu.\regfile.$0$memwr$\registers$regfile.v:41$57_EN[15:0]$61 [0] $flatten\nbbpu.\regfile.$0$memwr$\registers$regfile.v:41$57_EN[15:0]$61 [0] $flatten\nbbpu.\regfile.$0$memwr$\registers$regfile.v:41$57_EN[15:0]$61 [0] $flatten\nbbpu.\regfile.$0$memwr$\registers$regfile.v:41$57_EN[15:0]$61 [0] $flatten\nbbpu.\regfile.$0$memwr$\registers$regfile.v:41$57_EN[15:0]$61 [0] }
Consolidated identical input bits for $mux cell $flatten\ram.$procmux$531:
Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\ram.$0$memwr$\RAM$ram.v:31$28_EN[15:0]$35
New ports: A=1'0, B=1'1, Y=$flatten\ram.$0$memwr$\RAM$ram.v:31$28_EN[15:0]$35 [0]
New connections: $flatten\ram.$0$memwr$\RAM$ram.v:31$28_EN[15:0]$35 [15:1] = { $flatten\ram.$0$memwr$\RAM$ram.v:31$28_EN[15:0]$35 [0] $flatten\ram.$0$memwr$\RAM$ram.v:31$28_EN[15:0]$35 [0] $flatten\ram.$0$memwr$\RAM$ram.v:31$28_EN[15:0]$35 [0] $flatten\ram.$0$memwr$\RAM$ram.v:31$28_EN[15:0]$35 [0] $flatten\ram.$0$memwr$\RAM$ram.v:31$28_EN[15:0]$35 [0] $flatten\ram.$0$memwr$\RAM$ram.v:31$28_EN[15:0]$35 [0] $flatten\ram.$0$memwr$\RAM$ram.v:31$28_EN[15:0]$35 [0] $flatten\ram.$0$memwr$\RAM$ram.v:31$28_EN[15:0]$35 [0] $flatten\ram.$0$memwr$\RAM$ram.v:31$28_EN[15:0]$35 [0] $flatten\ram.$0$memwr$\RAM$ram.v:31$28_EN[15:0]$35 [0] $flatten\ram.$0$memwr$\RAM$ram.v:31$28_EN[15:0]$35 [0] $flatten\ram.$0$memwr$\RAM$ram.v:31$28_EN[15:0]$35 [0] $flatten\ram.$0$memwr$\RAM$ram.v:31$28_EN[15:0]$35 [0] $flatten\ram.$0$memwr$\RAM$ram.v:31$28_EN[15:0]$35 [0] $flatten\ram.$0$memwr$\RAM$ram.v:31$28_EN[15:0]$35 [0] }
Optimizing cells in module \nbbsoc.
Performed a total of 5 changes.

9.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\nbbsoc'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

9.10.6. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\nbbpu.$procdff$710 ($adff) from module nbbsoc (removing D path).
Setting constant 0-bit at position 0 on $flatten\nbbpu.$procdff$710 ($adff) from module nbbsoc.
Setting constant 0-bit at position 1 on $flatten\nbbpu.$procdff$710 ($adff) from module nbbsoc.
Setting constant 0-bit at position 2 on $flatten\nbbpu.$procdff$710 ($adff) from module nbbsoc.
Setting constant 0-bit at position 3 on $flatten\nbbpu.$procdff$710 ($adff) from module nbbsoc.
Setting constant 0-bit at position 4 on $flatten\nbbpu.$procdff$710 ($adff) from module nbbsoc.
Setting constant 0-bit at position 5 on $flatten\nbbpu.$procdff$710 ($adff) from module nbbsoc.
Setting constant 0-bit at position 6 on $flatten\nbbpu.$procdff$710 ($adff) from module nbbsoc.
Setting constant 0-bit at position 7 on $flatten\nbbpu.$procdff$710 ($adff) from module nbbsoc.
Setting constant 0-bit at position 8 on $flatten\nbbpu.$procdff$710 ($adff) from module nbbsoc.
Setting constant 0-bit at position 9 on $flatten\nbbpu.$procdff$710 ($adff) from module nbbsoc.
Setting constant 0-bit at position 10 on $flatten\nbbpu.$procdff$710 ($adff) from module nbbsoc.
Setting constant 0-bit at position 11 on $flatten\nbbpu.$procdff$710 ($adff) from module nbbsoc.
Setting constant 0-bit at position 12 on $flatten\nbbpu.$procdff$710 ($adff) from module nbbsoc.
Setting constant 0-bit at position 13 on $flatten\nbbpu.$procdff$710 ($adff) from module nbbsoc.
Setting constant 0-bit at position 14 on $flatten\nbbpu.$procdff$710 ($adff) from module nbbsoc.
Setting constant 0-bit at position 15 on $flatten\nbbpu.$procdff$710 ($adff) from module nbbsoc.

9.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \nbbsoc..
Warning: Driver-driver conflict for \nbbpu.PC [15] between cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647.Q and constant 1'0 in nbbsoc: Resolved using constant.
Warning: Driver-driver conflict for \nbbpu.PC [14] between cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647.Q and constant 1'0 in nbbsoc: Resolved using constant.
Warning: Driver-driver conflict for \nbbpu.PC [13] between cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647.Q and constant 1'0 in nbbsoc: Resolved using constant.
Warning: Driver-driver conflict for \nbbpu.PC [12] between cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647.Q and constant 1'0 in nbbsoc: Resolved using constant.
Warning: Driver-driver conflict for \nbbpu.PC [11] between cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647.Q and constant 1'0 in nbbsoc: Resolved using constant.
Warning: Driver-driver conflict for \nbbpu.PC [10] between cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647.Q and constant 1'0 in nbbsoc: Resolved using constant.
Warning: Driver-driver conflict for \nbbpu.PC [9] between cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647.Q and constant 1'0 in nbbsoc: Resolved using constant.
Warning: Driver-driver conflict for \nbbpu.PC [8] between cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647.Q and constant 1'0 in nbbsoc: Resolved using constant.
Warning: Driver-driver conflict for \nbbpu.PC [7] between cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647.Q and constant 1'0 in nbbsoc: Resolved using constant.
Warning: Driver-driver conflict for \nbbpu.PC [6] between cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647.Q and constant 1'0 in nbbsoc: Resolved using constant.
Warning: Driver-driver conflict for \nbbpu.PC [5] between cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647.Q and constant 1'0 in nbbsoc: Resolved using constant.
Warning: Driver-driver conflict for \nbbpu.PC [4] between cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647.Q and constant 1'0 in nbbsoc: Resolved using constant.
Warning: Driver-driver conflict for \nbbpu.PC [3] between cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647.Q and constant 1'0 in nbbsoc: Resolved using constant.
Warning: Driver-driver conflict for \nbbpu.PC [2] between cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647.Q and constant 1'0 in nbbsoc: Resolved using constant.
Warning: Driver-driver conflict for \nbbpu.PC [1] between cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647.Q and constant 1'0 in nbbsoc: Resolved using constant.
Warning: Driver-driver conflict for \nbbpu.PC [0] between cell $flatten\nbbpu.$auto$proc_dlatch.cc:427:proc_dlatch$647.Q and constant 1'0 in nbbsoc: Resolved using constant.
Removed 57 unused cells and 118 unused wires.
<suppressed ~78 debug messages>

9.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module nbbsoc.

9.10.9. Rerunning OPT passes. (Maybe there is more to do..)

9.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \nbbsoc..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

9.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \nbbsoc.
Performed a total of 0 changes.

9.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\nbbsoc'.
Removed a total of 0 cells.

9.10.13. Executing OPT_DFF pass (perform DFF optimizations).

9.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \nbbsoc..

9.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module nbbsoc.

9.10.16. Finished OPT passes. (There is nothing left to do.)

9.11. Executing FSM pass (extract and optimize FSM).

9.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking nbbsoc.nbbpu.current_state as FSM state register:
Register has an initialization value.
Circuit seems to be self-resetting.

9.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

9.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

9.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \nbbsoc..

9.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

9.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

9.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

9.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

9.12. Executing OPT pass (performing simple optimizations).

9.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module nbbsoc.

9.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\nbbsoc'.
Removed a total of 0 cells.

9.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \nbbsoc..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

9.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \nbbsoc.
Performed a total of 0 changes.

9.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\nbbsoc'.
Removed a total of 0 cells.

9.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\rom.$procdff$701 ($dff) from module nbbsoc (D = $flatten\rom.$memrd$\ROM$rom.v:24$91_DATA, Q = \rom.read_data).
Adding EN signal on $flatten\nbbpu.$procdff$709 ($dff) from module nbbsoc (D = \nbbpu.write_data [0], Q = \nbbpu.debug).

9.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \nbbsoc..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

9.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module nbbsoc.

9.12.9. Rerunning OPT passes. (Maybe there is more to do..)

9.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \nbbsoc..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

9.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \nbbsoc.
Performed a total of 0 changes.

9.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\nbbsoc'.
Removed a total of 0 cells.

9.12.13. Executing OPT_DFF pass (perform DFF optimizations).

9.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \nbbsoc..

9.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module nbbsoc.

9.12.16. Finished OPT passes. (There is nothing left to do.)

9.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 24 address bits (of 32) from memory init port nbbsoc.$flatten\rom.$meminit$\ROM$rom.v:0$92 (rom.ROM).
Removed top 8 address bits (of 16) from memory read port nbbsoc.$flatten\rom.$memrd$\ROM$rom.v:24$91 (rom.ROM).
Removed top 1 bits (of 4) from port B of cell nbbsoc.$flatten\nbbpu.\alu.$procmux$639_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell nbbsoc.$flatten\nbbpu.\alu.$procmux$640_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell nbbsoc.$flatten\nbbpu.\alu.$procmux$641_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell nbbsoc.$flatten\nbbpu.\alu.$procmux$642_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell nbbsoc.$flatten\nbbpu.\alu.$procmux$643_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell nbbsoc.$flatten\nbbpu.\alu.$procmux$644_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell nbbsoc.$flatten\nbbpu.\alu.$procmux$645_CMP0 ($eq).
Removed top 1 bits (of 7) from mux cell nbbsoc.$flatten\nbbpu.\controller.$procmux$565 ($pmux).
Removed top 1 bits (of 7) from mux cell nbbsoc.$flatten\nbbpu.\controller.$procmux$585 ($pmux).
Removed top 5 bits (of 7) from mux cell nbbsoc.$flatten\nbbpu.\controller.$procmux$606 ($pmux).
Removed top 1 bits (of 2) from port B of cell nbbsoc.$flatten\nbbpu.$procmux$553_CMP0 ($eq).
Removed top 5 bits (of 7) from wire nbbsoc.$flatten\nbbpu.\controller.$2\controls[6:0].
Removed top 1 bits (of 7) from wire nbbsoc.$flatten\nbbpu.\controller.$3\controls[6:0].
Removed top 1 bits (of 7) from wire nbbsoc.$flatten\nbbpu.\controller.$4\controls[6:0].

9.14. Executing PEEPOPT pass (run peephole optimizers).

9.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \nbbsoc..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

9.16. Executing SHARE pass (SAT-based resource sharing).

9.17. Executing TECHMAP pass (map to technology primitives).

9.17.1. Executing Verilog-2005 frontend: /home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

9.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

9.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module nbbsoc.

9.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \nbbsoc..

9.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module nbbsoc:
created 0 $alu and 0 $macc cells.

9.21. Executing OPT pass (performing simple optimizations).

9.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module nbbsoc.

9.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\nbbsoc'.
Removed a total of 0 cells.

9.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \nbbsoc..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

9.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \nbbsoc.
Performed a total of 0 changes.

9.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\nbbsoc'.
Removed a total of 0 cells.

9.21.6. Executing OPT_DFF pass (perform DFF optimizations).

9.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \nbbsoc..

9.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module nbbsoc.

9.21.9. Finished OPT passes. (There is nothing left to do.)

9.22. Executing MEMORY pass.

9.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

9.22.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\rom.ROM'[0] in module `\nbbsoc': merged output FF to cell.

9.22.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \nbbsoc..
Removed 1 unused cells and 17 unused wires.
<suppressed ~2 debug messages>

9.22.4. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

9.22.5. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

9.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \nbbsoc..

9.22.7. Executing MEMORY_COLLECT pass (generating $mem cells).

9.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \nbbsoc..

9.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing nbbsoc.rom.ROM:
Properties: ports=1 bits=4096 rports=1 wports=0 dbits=16 abits=8 words=256
Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
Bram geometry: abits=8 dbits=16 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
Read port #0 is in clock domain \clock.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
Bram geometry: abits=8 dbits=16 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min wports 1' not met.
Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
Bram geometry: abits=8 dbits=16 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
Bram geometry: abits=9 dbits=8 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=256 dwaste=0 bwaste=2048 waste=2048 efficiency=50
Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
Read port #0 is in clock domain \clock.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=2048 efficiency=50
Storing for later selection.
Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
Bram geometry: abits=10 dbits=4 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=3072 waste=3072 efficiency=25
Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
Read port #0 is in clock domain \clock.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=3072 efficiency=25
Storing for later selection.
Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
Bram geometry: abits=11 dbits=2 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=1792 dwaste=0 bwaste=3584 waste=3584 efficiency=12
Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
Read port #0 is in clock domain \clock.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=3584 efficiency=12
Storing for later selection.
Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
Bram geometry: abits=9 dbits=8 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=256 dwaste=0 bwaste=2048 waste=2048 efficiency=50
Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min wports 1' not met.
Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
Bram geometry: abits=10 dbits=4 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=3072 waste=3072 efficiency=25
Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min wports 1' not met.
Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
Bram geometry: abits=11 dbits=2 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=1792 dwaste=0 bwaste=3584 waste=3584 efficiency=12
Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min wports 1' not met.
Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
Bram geometry: abits=9 dbits=8 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=256 dwaste=0 bwaste=2048 waste=2048 efficiency=50
Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
Bram geometry: abits=10 dbits=4 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=3072 waste=3072 efficiency=25
Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
Bram geometry: abits=11 dbits=2 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=1792 dwaste=0 bwaste=3584 waste=3584 efficiency=12
Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
Selecting best of 4 rules:
Efficiency for rule 4.3: efficiency=12, cells=8, acells=1
Efficiency for rule 4.2: efficiency=25, cells=4, acells=1
Efficiency for rule 4.1: efficiency=50, cells=2, acells=1
Efficiency for rule 1.1: efficiency=100, cells=1, acells=1
Selected rule 1.1 with efficiency 100.
Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
Read port #0 is in clock domain \clock.
Mapped to bram port A1.1.
Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: rom.ROM.0.0.0

9.25. Executing TECHMAP pass (map to technology primitives).

9.25.1. Executing Verilog-2005 frontend: /home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

9.25.2. Continuing TECHMAP pass.
Using template $paramod$22f9311f7faaea3ed8ead2b32bbd6da639e494d1\$__ICE40_RAM4K_M0 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$2a419a9fc365cdea87befac4612e4622b6cfd070\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~69 debug messages>

9.26. Executing ICE40_BRAMINIT pass.

9.27. Executing OPT pass (performing simple optimizations).

9.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module nbbsoc.
<suppressed ~34 debug messages>

9.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\nbbsoc'.
Removed a total of 0 cells.

9.27.3. Executing OPT_DFF pass (perform DFF optimizations).

9.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \nbbsoc..
Removed 32 unused cells and 59 unused wires.
<suppressed ~38 debug messages>

9.27.5. Finished fast OPT passes.

9.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

9.29. Executing OPT pass (performing simple optimizations).

9.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module nbbsoc.
<suppressed ~6 debug messages>

9.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\nbbsoc'.
Removed a total of 0 cells.

9.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \nbbsoc..
Creating internal representation of mux trees.
No muxes found in this module.
Removed 0 multiplexer ports.

9.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \nbbsoc.
Performed a total of 0 changes.

9.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\nbbsoc'.
Removed a total of 0 cells.

9.29.6. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$opt_dff.cc:764:run$731 ($dffe) from module nbbsoc (removing D path).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$731 ($dffe) from module nbbsoc.

9.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \nbbsoc..

9.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module nbbsoc.

9.29.9. Rerunning OPT passes. (Maybe there is more to do..)

9.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \nbbsoc..
Creating internal representation of mux trees.
No muxes found in this module.
Removed 0 multiplexer ports.

9.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \nbbsoc.
Performed a total of 0 changes.

9.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\nbbsoc'.
Removed a total of 0 cells.

9.29.13. Executing OPT_DFF pass (perform DFF optimizations).

9.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \nbbsoc..

9.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module nbbsoc.

9.29.16. Finished OPT passes. (There is nothing left to do.)

9.30. Executing ICE40_WRAPCARRY pass (wrap carries).

9.31. Executing TECHMAP pass (map to technology primitives).

9.31.1. Executing Verilog-2005 frontend: /home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.31.2. Executing Verilog-2005 frontend: /home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

9.31.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~67 debug messages>

9.32. Executing OPT pass (performing simple optimizations).

9.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module nbbsoc.

9.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\nbbsoc'.
Removed a total of 0 cells.

9.32.3. Executing OPT_DFF pass (perform DFF optimizations).

9.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \nbbsoc..

9.32.5. Finished fast OPT passes.

9.33. Executing ICE40_OPT pass (performing simple optimizations).

9.33.1. Running ICE40 specific optimizations.

9.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module nbbsoc.

9.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\nbbsoc'.
Removed a total of 0 cells.

9.33.4. Executing OPT_DFF pass (perform DFF optimizations).

9.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \nbbsoc..

9.33.6. Finished OPT passes. (There is nothing left to do.)

9.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

9.35. Executing TECHMAP pass (map to technology primitives).

9.35.1. Executing Verilog-2005 frontend: /home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

9.35.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>

9.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module nbbsoc.

9.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).

9.38. Executing ICE40_OPT pass (performing simple optimizations).

9.38.1. Running ICE40 specific optimizations.

9.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module nbbsoc.

9.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\nbbsoc'.
Removed a total of 0 cells.

9.38.4. Executing OPT_DFF pass (perform DFF optimizations).

9.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \nbbsoc..

9.38.6. Finished OPT passes. (There is nothing left to do.)

9.39. Executing TECHMAP pass (map to technology primitives).

9.39.1. Executing Verilog-2005 frontend: /home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

9.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

9.40. Executing ABC pass (technology mapping using ABC).

9.40.1. Extracting gate netlist of module `\nbbsoc' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

9.41. Executing ICE40_WRAPCARRY pass (wrap carries).

9.42. Executing TECHMAP pass (map to technology primitives).

9.42.1. Executing Verilog-2005 frontend: /home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

9.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>

9.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0

Eliminated 0 LUTs.
Combined 0 LUTs.

9.44. Executing TECHMAP pass (map to technology primitives).

9.44.1. Executing Verilog-2005 frontend: /home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/kampff/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

9.44.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

9.45. Executing AUTONAME pass.

9.46. Executing HIERARCHY pass (managing design hierarchy).

9.46.1. Analyzing design hierarchy..
Top module:  \nbbsoc

9.46.2. Analyzing design hierarchy..
Top module:  \nbbsoc
Removed 0 unused modules.

9.47. Printing statistics.

=== nbbsoc ===

Number of wires:                 60
Number of wire bits:            336
Number of public wires:          60
Number of public wire bits:     336
Number of memories:               0
Number of memory bits:            0
Number of processes:              0
Number of cells:                  0

9.48. Executing CHECK pass (checking for obvious problems).
Checking module nbbsoc...
Found and reported 0 problems.

9.49. Executing JSON backend.

Warnings: 64 unique messages, 64 total
End of script. Logfile hash: 52db036f45, CPU: user 0.35s system 0.01s, MEM: 62.25 MB peak
Yosys 0.9+4081 (git sha1 862e84eb, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 45% 18x read_verilog (0 sec), 14% 18x opt_clean (0 sec), ...
nextpnr-ice40 --up5k --package sg48 --json hardware.json --asc hardware.asc --pcf nbbsoc.pcf
Info: constrained 'blink' to bel 'X6/Y31/io0'
Info: constrained 'clock' to bel 'X19/Y0/io1'
Info: constrained 'reset' to bel 'X16/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:        0 LCs used as LUT4 only
Info:        0 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:        0 LCs used as DFF only
Info: Packing carries..
Info:        0 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: Constraining chains...
Info:        0 LCs used to legalise carry chains.
Info: Checksum: 0x8eafc718

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xd4a72112

Info: Device utilisation:
Info: 	         ICESTORM_LC:     1/ 5280     0%
Info: 	        ICESTORM_RAM:     0/   30     0%
Info: 	               SB_IO:     3/   96     3%
Info: 	               SB_GB:     0/    8     0%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 3 cells based on constraints.
Info: Creating initial analytic placement for 1 cells, random placement wirelen = 17.
Info:     at initial placer iter 0, wirelen = 0
Info:     at initial placer iter 1, wirelen = 0
Info:     at initial placer iter 2, wirelen = 0
Info:     at initial placer iter 3, wirelen = 0
Info: Running main analytical placer.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 0, spread = 0, legal = 2; time = 0.00s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 2, spread = 2, legal = 2; time = 0.00s
Info: HeAP Placer Time: 0.01s
Info:   of which solving equations: 0.00s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 0, wirelen = 2
Info:   at iteration #2: temp = 0.000000, timing cost = 0, wirelen = 2
Info: SA placement time 0.00s
Info: No Fmax available; no interior timing paths found in design.

Info: Checksum: 0x007fe8a5

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:          1 |        0          1 |    0     1 |         0|       0.00       0.00|
Info: Routing complete.
Info: Router1 time 0.00s
Info: Checksum: 0x2c926287
Info: No Fmax available; no interior timing paths found in design.

Info: Program finished normally.
icepack hardware.asc hardware.bin
========================= [SUCCESS] Took 0.59 seconds =========================
