<html><head><title>Feature Overview — NVIDIA DCGM Documentation latest documentation</title></head><body><body class="wy-body-for-nav">
 <a class="icon icon-home" href="https://docs.nvidia.com/datacenter/dcgm/latest/contents.html">
  NVIDIA DCGM Documentation
 </a>
 Version: 3.3 (Latest)
 <p class="caption" role="heading">
  <span class="caption-text">
   User Guide:
  </span>
 </p>
 <ul class="current">
  <li class="toctree-l1">
   <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/index.html">
    Overview
   </a>
   <ul>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/index.html#terminology">
      Terminology
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/index.html#focus-areas">
      Focus Areas
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/index.html#provide-robust-online-health-and-diagnostics">
        Provide robust, online health and diagnostics
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/index.html#enable-job-level-statistics-and-continuous-gpu-telemetry">
        Enable job-level statistics and continuous GPU telemetry
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/index.html#manage-gpus-as-collections-of-related-resources">
        Manage GPUs as collections of related resources
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/index.html#configure-nvswitches">
        Configure NVSwitches
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/index.html#define-and-enforce-gpu-configuration-state">
        Define and enforce GPU configuration state
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/index.html#automate-gpu-management-policies">
        Automate GPU management policies
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/index.html#target-users">
      Target Users
     </a>
    </li>
   </ul>
  </li>
  <li class="toctree-l1">
   <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/getting-started.html">
    Getting Started
   </a>
   <ul>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/getting-started.html#supported-platforms">
      Supported Platforms
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/getting-started.html#supported-linux-distributions">
        Supported Linux Distributions
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/getting-started.html#installation">
      Installation
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/getting-started.html#pre-requisites">
        Pre-Requisites
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/getting-started.html#remove-older-installations">
        Remove Older Installations
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/getting-started.html#id1">
        Installation
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/getting-started.html#ubuntu-lts-and-debian">
          Ubuntu LTS and Debian
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/getting-started.html#rhel-centos-rocky-linux">
          RHEL / CentOS / Rocky Linux
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/getting-started.html#suse-sles-opensuse">
          SUSE SLES / OpenSUSE
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/getting-started.html#post-install">
        Post-Install
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/getting-started.html#basic-components">
      Basic Components
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/getting-started.html#dcgm-shared-library">
        DCGM shared library
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/getting-started.html#nvidia-host-engine">
        NVIDIA Host Engine
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/getting-started.html#dcgm-cli-tool">
        DCGM CLI Tool
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/getting-started.html#python-bindings">
        Python Bindings
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/getting-started.html#software-development-kit">
        Software Development Kit
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/getting-started.html#modes-of-operation">
      Modes of Operation
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/getting-started.html#embedded-mode">
        Embedded Mode
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/getting-started.html#standalone-mode">
        Standalone Mode
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/getting-started.html#static-library">
      Static Library
     </a>
    </li>
   </ul>
  </li>
  <li class="toctree-l1 current">
   <a class="current reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html">
    Feature Overview
   </a>
   <ul>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#groups">
      Groups
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#configuration">
      Configuration
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#policy">
      Policy
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#notifications">
        Notifications
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#actions">
        Actions
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#job-statistics">
      Job Statistics
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#health-and-diagnostics">
      Health and Diagnostics
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#background-health-checks">
        Background Health Checks
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#active-health-checks">
        Active Health Checks
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#topology">
      Topology
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#nvlink-counters">
      NVLink Counters
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#field-groups">
      Field Groups
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#link-status">
      Link Status
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#cpu-monitoring">
      CPU Monitoring
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#overview">
        Overview
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#requirements">
        Requirements
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#introduction">
        Introduction
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#cpu-and-core-fields">
        CPU And Core Fields
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#examples">
        Examples
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#profiling-metrics">
      Profiling Metrics
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#metrics">
        Metrics
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#multiplexing-of-profiling-counters">
        Multiplexing of Profiling Counters
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#concurrent-usage-of-nvidia-profiling-tools">
        Concurrent Usage of NVIDIA Profiling Tools
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#cuda-test-generator-dcgmproftester">
        CUDA Test Generator (dcgmproftester)
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#metrics-on-multi-instance-gpu">
        Metrics on Multi-Instance GPU
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#example-1">
          Example 1
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#understanding-metrics">
          Understanding Metrics
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#platform-support">
          Platform Support
         </a>
        </li>
       </ul>
      </li>
     </ul>
    </li>
   </ul>
  </li>
  <li class="toctree-l1">
   <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html">
    DCGM Diagnostics
   </a>
   <ul>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#overview">
      Overview
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#dcgm-diagnostic-goals">
        DCGM Diagnostic Goals
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#beyond-the-scope-of-the-dcgm-diagnostics">
        Beyond the Scope of the DCGM Diagnostics
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#run-levels-and-tests">
        Run Levels and Tests
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#getting-started-with-dcgm-diagnostics">
      Getting Started with DCGM Diagnostics
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#command-line-options">
        Command Line options
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#configuration-file">
        Configuration File
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#usage-examples">
        Usage Examples
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#custom-configuration-file">
          Custom Configuration File
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#tests-and-parameters">
          Tests and Parameters
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#iterations">
          Iterations
         </a>
        </li>
       </ul>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#logging">
      Logging
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#overview-of-plugins">
      Overview of Plugins
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#deployment-plugin">
        Deployment Plugin
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#preconditions">
          Preconditions
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#configuration-parameters">
          Configuration Parameters
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#stat-outputs">
          Stat Outputs
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#failure">
          Failure
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#diagnostic-plugin">
        Diagnostic Plugin
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#id2">
          Overview
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#test-description">
          Test Description
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#supported-parameters">
          Supported Parameters
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#sample-commands">
          Sample Commands
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#failure-conditions">
          Failure Conditions
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#pcie-gpu-bandwidth-plugin">
        PCIe - GPU Bandwidth Plugin
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#id3">
          Preconditions
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#sub-tests">
          Sub tests
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#memtest-diagnostic">
        Memtest Diagnostic
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#id4">
          Overview
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#test-descriptions">
          Test Descriptions
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#id5">
          Supported Parameters
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#id6">
          Sample Commands
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#pulse-test-diagnostic">
        Pulse Test Diagnostic
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#id7">
          Overview
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#id8">
          Test Description
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#id9">
          Sample Commands
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#id10">
          Failure Conditions
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#extended-utility-diagnostics-eud">
        Extended Utility Diagnostics (EUD)
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#supported-products">
          Supported Products
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#included-tests">
          Included Tests
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#getting-started-with-eud">
          Getting Started with EUD
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#supported-deployment-models">
          Supported Deployment Models
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#running-the-eud">
          Running the EUD
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#id11">
          Logging
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#automating-responses-to-dcgm-diagnostic-failures">
        Automating Responses to DCGM Diagnostic Failures
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html#id12">
          Overview
         </a>
        </li>
       </ul>
      </li>
     </ul>
    </li>
   </ul>
  </li>
  <li class="toctree-l1">
   <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-modularity.html">
    DCGM Modularity
   </a>
   <ul>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-modularity.html#module-list">
      Module List
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-modularity.html#disabling-modules">
      Disabling Modules
     </a>
    </li>
   </ul>
  </li>
  <li class="toctree-l1">
   <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-error-injection.html">
    Error Injection
   </a>
   <ul>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-error-injection.html#overview">
      Overview
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-error-injection.html#error-injection-workflow">
        Error Injection Workflow
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-error-injection.html#field-identifiers">
        Field Identifiers
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-error-injection.html#examples-with-dcgmi">
        Examples with
        <span class="pre">
         dcgmi
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-error-injection.html#thermal-violation">
          Thermal Violation
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-error-injection.html#pcie-replay-errors">
          PCIe Replay Errors
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-error-injection.html#ecc-errors">
          ECC Errors
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-error-injection.html#api-examples">
        API Examples
       </a>
      </li>
     </ul>
    </li>
   </ul>
  </li>
 </ul>
 <p class="caption" role="heading">
  <span class="caption-text">
   API Reference:
  </span>
 </p>
 <ul>
  <li class="toctree-l1">
   <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/index.html">
    Modules
   </a>
   <ul>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-admin.html">
      Administrative
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-admin.html#init-and-shutdown">
        Init and Shutdown
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-admin.html#_CPPv48dcgmInitv">
          <span class="pre">
           dcgmInit()
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-admin.html#_CPPv412dcgmShutdownv">
          <span class="pre">
           dcgmShutdown()
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-admin.html#_CPPv417dcgmStartEmbedded19dcgmOperationMode_tP12dcgmHandle_t">
          <span class="pre">
           dcgmStartEmbedded()
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-admin.html#_CPPv420dcgmStartEmbedded_v2P28dcgmStartEmbeddedV2Params_v1">
          <span class="pre">
           dcgmStartEmbedded_v2()
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-admin.html#_CPPv416dcgmStopEmbedded12dcgmHandle_t">
          <span class="pre">
           dcgmStopEmbedded()
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-admin.html#_CPPv411dcgmConnectPKcP12dcgmHandle_t">
          <span class="pre">
           dcgmConnect()
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-admin.html#_CPPv414dcgmConnect_v2PKcP21dcgmConnectV2Params_tP12dcgmHandle_t">
          <span class="pre">
           dcgmConnect_v2()
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-admin.html#_CPPv414dcgmDisconnect12dcgmHandle_t">
          <span class="pre">
           dcgmDisconnect()
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-admin.html#auxilary-information-about-dcgm-engine">
        Auxilary information about DCGM engine
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-admin.html#_CPPv415dcgmVersionInfoP17dcgmVersionInfo_t">
          <span class="pre">
           dcgmVersionInfo()
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-admin.html#_CPPv425dcgmHostengineVersionInfo12dcgmHandle_tP17dcgmVersionInfo_t">
          <span class="pre">
           dcgmHostengineVersionInfo()
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-admin.html#_CPPv432dcgmHostengineSetLoggingSeverity12dcgmHandle_tP32dcgmSettingsSetLoggingSeverity_t">
          <span class="pre">
           dcgmHostengineSetLoggingSeverity()
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-admin.html#_CPPv423dcgmHostengineIsHealthy12dcgmHandle_tP22dcgmHostengineHealth_t">
          <span class="pre">
           dcgmHostengineIsHealthy()
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-admin.html#_CPPv411errorString12dcgmReturn_t">
          <span class="pre">
           errorString()
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-admin.html#_CPPv418dcgmModuleIdToName14dcgmModuleId_tPPKc">
          <span class="pre">
           dcgmModuleIdToName()
          </span>
         </a>
        </li>
       </ul>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-system.html">
      System
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-system.html#_CPPv417dcgmGetAllDevices12dcgmHandle_tAL32E_jPi">
        <span class="pre">
         dcgmGetAllDevices()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-system.html#_CPPv426dcgmGetAllSupportedDevices12dcgmHandle_tAL32E_jPi">
        <span class="pre">
         dcgmGetAllSupportedDevices()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-system.html#_CPPv423dcgmGetDeviceAttributes12dcgmHandle_tjP22dcgmDeviceAttributes_t">
        <span class="pre">
         dcgmGetDeviceAttributes()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-system.html#_CPPv426dcgmGetEntityGroupEntities12dcgmHandle_t25dcgm_field_entity_group_tP16dcgm_field_eid_tPij">
        <span class="pre">
         dcgmGetEntityGroupEntities()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-system.html#_CPPv427dcgmGetGpuInstanceHierarchy12dcgmHandle_tP19dcgmMigHierarchy_v2">
        <span class="pre">
         dcgmGetGpuInstanceHierarchy()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-system.html#_CPPv423dcgmGetNvLinkLinkStatus12dcgmHandle_tP19dcgmNvLinkStatus_v3">
        <span class="pre">
         dcgmGetNvLinkLinkStatus()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-system.html#_CPPv419dcgmGetCpuHierarchy12dcgmHandle_tP19dcgmCpuHierarchy_v1">
        <span class="pre">
         dcgmGetCpuHierarchy()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-system.html#_CPPv415dcgmGroupCreate12dcgmHandle_t15dcgmGroupType_tPKcP12dcgmGpuGrp_t">
        <span class="pre">
         dcgmGroupCreate()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-system.html#_CPPv416dcgmGroupDestroy12dcgmHandle_t12dcgmGpuGrp_t">
        <span class="pre">
         dcgmGroupDestroy()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-system.html#_CPPv418dcgmGroupAddDevice12dcgmHandle_t12dcgmGpuGrp_tj">
        <span class="pre">
         dcgmGroupAddDevice()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-system.html#_CPPv418dcgmGroupAddEntity12dcgmHandle_t12dcgmGpuGrp_t25dcgm_field_entity_group_t16dcgm_field_eid_t">
        <span class="pre">
         dcgmGroupAddEntity()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-system.html#_CPPv421dcgmGroupRemoveDevice12dcgmHandle_t12dcgmGpuGrp_tj">
        <span class="pre">
         dcgmGroupRemoveDevice()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-system.html#_CPPv421dcgmGroupRemoveEntity12dcgmHandle_t12dcgmGpuGrp_t25dcgm_field_entity_group_t16dcgm_field_eid_t">
        <span class="pre">
         dcgmGroupRemoveEntity()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-system.html#_CPPv416dcgmGroupGetInfo12dcgmHandle_t12dcgmGpuGrp_tP15dcgmGroupInfo_t">
        <span class="pre">
         dcgmGroupGetInfo()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-system.html#_CPPv418dcgmGroupGetAllIds12dcgmHandle_tA_12dcgmGpuGrp_tPj">
        <span class="pre">
         dcgmGroupGetAllIds()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-system.html#_CPPv420dcgmFieldGroupCreate12dcgmHandle_tiPtPKcP14dcgmFieldGrp_t">
        <span class="pre">
         dcgmFieldGroupCreate()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-system.html#_CPPv421dcgmFieldGroupDestroy12dcgmHandle_t14dcgmFieldGrp_t">
        <span class="pre">
         dcgmFieldGroupDestroy()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-system.html#_CPPv421dcgmFieldGroupGetInfo12dcgmHandle_tP20dcgmFieldGroupInfo_t">
        <span class="pre">
         dcgmFieldGroupGetInfo()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-system.html#_CPPv420dcgmFieldGroupGetAll12dcgmHandle_tP19dcgmAllFieldGroup_t">
        <span class="pre">
         dcgmFieldGroupGetAll()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-system.html#_CPPv416dcgmStatusCreateP12dcgmStatus_t">
        <span class="pre">
         dcgmStatusCreate()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-system.html#_CPPv417dcgmStatusDestroy12dcgmStatus_t">
        <span class="pre">
         dcgmStatusDestroy()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-system.html#_CPPv418dcgmStatusGetCount12dcgmStatus_tPj">
        <span class="pre">
         dcgmStatusGetCount()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-system.html#_CPPv418dcgmStatusPopError12dcgmStatus_tP15dcgmErrorInfo_t">
        <span class="pre">
         dcgmStatusPopError()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-system.html#_CPPv415dcgmStatusClear12dcgmStatus_t">
        <span class="pre">
         dcgmStatusClear()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-system.html#discovery">
        Discovery
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-system.html#grouping">
        Grouping
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-system.html#field-grouping">
        Field Grouping
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-system.html#status-handling">
        Status Handling
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-config.html">
      Configuration
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-config.html#_CPPv413dcgmConfigSet12dcgmHandle_t12dcgmGpuGrp_tP12dcgmConfig_t12dcgmStatus_t">
        <span class="pre">
         dcgmConfigSet()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-config.html#_CPPv413dcgmConfigGet12dcgmHandle_t12dcgmGpuGrp_t16dcgmConfigType_tiA_12dcgmConfig_t12dcgmStatus_t">
        <span class="pre">
         dcgmConfigGet()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-config.html#_CPPv417dcgmConfigEnforce12dcgmHandle_t12dcgmGpuGrp_t12dcgmStatus_t">
        <span class="pre">
         dcgmConfigEnforce()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-config.html#setup-and-management">
        Setup and Management
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-config.html#manual-invocation">
        Manual Invocation
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-apis.html">
      Field APIs
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-apis.html#_CPPv415dcgmWatchFields12dcgmHandle_t12dcgmGpuGrp_t14dcgmFieldGrp_txdi">
        <span class="pre">
         dcgmWatchFields()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-apis.html#_CPPv417dcgmUnwatchFields12dcgmHandle_t12dcgmGpuGrp_t14dcgmFieldGrp_t">
        <span class="pre">
         dcgmUnwatchFields()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-apis.html#_CPPv418dcgmGetValuesSince12dcgmHandle_t12dcgmGpuGrp_t14dcgmFieldGrp_txPx27dcgmFieldValueEnumeration_fPv">
        <span class="pre">
         dcgmGetValuesSince()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-apis.html#_CPPv421dcgmGetValuesSince_v212dcgmHandle_t12dcgmGpuGrp_t14dcgmFieldGrp_txPx33dcgmFieldValueEntityEnumeration_fPv">
        <span class="pre">
         dcgmGetValuesSince_v2()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-apis.html#_CPPv419dcgmGetLatestValues12dcgmHandle_t12dcgmGpuGrp_t14dcgmFieldGrp_t27dcgmFieldValueEnumeration_fPv">
        <span class="pre">
         dcgmGetLatestValues()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-apis.html#_CPPv422dcgmGetLatestValues_v212dcgmHandle_t12dcgmGpuGrp_t14dcgmFieldGrp_t33dcgmFieldValueEntityEnumeration_fPv">
        <span class="pre">
         dcgmGetLatestValues_v2()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-apis.html#_CPPv428dcgmGetLatestValuesForFields12dcgmHandle_tiA_tjA_17dcgmFieldValue_v1">
        <span class="pre">
         dcgmGetLatestValuesForFields()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-apis.html#_CPPv425dcgmEntityGetLatestValues12dcgmHandle_t25dcgm_field_entity_group_tiA_tjA_17dcgmFieldValue_v1">
        <span class="pre">
         dcgmEntityGetLatestValues()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-apis.html#_CPPv427dcgmEntitiesGetLatestValues12dcgmHandle_tA_21dcgmGroupEntityPair_tjA_tjjA_17dcgmFieldValue_v2">
        <span class="pre">
         dcgmEntitiesGetLatestValues()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-apis.html#_CPPv419dcgmGetFieldSummary12dcgmHandle_tP25dcgmFieldSummaryRequest_t">
        <span class="pre">
         dcgmGetFieldSummary()
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-process-stats.html">
      Process Statistics
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-process-stats.html#_CPPv418dcgmWatchPidFields12dcgmHandle_t12dcgmGpuGrp_txdi">
        <span class="pre">
         dcgmWatchPidFields()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-process-stats.html#_CPPv414dcgmGetPidInfo12dcgmHandle_t12dcgmGpuGrp_tP13dcgmPidInfo_t">
        <span class="pre">
         dcgmGetPidInfo()
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-job-stats.html">
      Job Statistics
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-job-stats.html#_CPPv418dcgmWatchJobFields12dcgmHandle_t12dcgmGpuGrp_txdi">
        <span class="pre">
         dcgmWatchJobFields()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-job-stats.html#_CPPv417dcgmJobStartStats12dcgmHandle_t12dcgmGpuGrp_tAL64E_c">
        <span class="pre">
         dcgmJobStartStats()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-job-stats.html#_CPPv416dcgmJobStopStats12dcgmHandle_tAL64E_c">
        <span class="pre">
         dcgmJobStopStats()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-job-stats.html#_CPPv415dcgmJobGetStats12dcgmHandle_tAL64E_cP13dcgmJobInfo_t">
        <span class="pre">
         dcgmJobGetStats()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-job-stats.html#_CPPv413dcgmJobRemove12dcgmHandle_tAL64E_c">
        <span class="pre">
         dcgmJobRemove()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-job-stats.html#_CPPv416dcgmJobRemoveAll12dcgmHandle_t">
        <span class="pre">
         dcgmJobRemoveAll()
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-health-mon.html">
      Health Monitor
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-health-mon.html#_CPPv413dcgmHealthSet12dcgmHandle_t12dcgmGpuGrp_t19dcgmHealthSystems_t">
        <span class="pre">
         dcgmHealthSet()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-health-mon.html#_CPPv416dcgmHealthSet_v212dcgmHandle_tP22dcgmHealthSetParams_v2">
        <span class="pre">
         dcgmHealthSet_v2()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-health-mon.html#_CPPv413dcgmHealthGet12dcgmHandle_t12dcgmGpuGrp_tP19dcgmHealthSystems_t">
        <span class="pre">
         dcgmHealthGet()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-health-mon.html#_CPPv415dcgmHealthCheck12dcgmHandle_t12dcgmGpuGrp_tP20dcgmHealthResponse_t">
        <span class="pre">
         dcgmHealthCheck()
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-policies.html">
      Policies
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-policies.html#_CPPv413dcgmPolicySet12dcgmHandle_t12dcgmGpuGrp_tP12dcgmPolicy_t12dcgmStatus_t">
        <span class="pre">
         dcgmPolicySet()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-policies.html#_CPPv413dcgmPolicyGet12dcgmHandle_t12dcgmGpuGrp_tiP12dcgmPolicy_t12dcgmStatus_t">
        <span class="pre">
         dcgmPolicyGet()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-policies.html#_CPPv418dcgmPolicyRegister12dcgmHandle_t12dcgmGpuGrp_t21dcgmPolicyCondition_t13fpRecvUpdates13fpRecvUpdates">
        <span class="pre">
         dcgmPolicyRegister()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-policies.html#_CPPv420dcgmPolicyUnregister12dcgmHandle_t12dcgmGpuGrp_t21dcgmPolicyCondition_t">
        <span class="pre">
         dcgmPolicyUnregister()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-policies.html#_CPPv418dcgmActionValidate12dcgmHandle_t12dcgmGpuGrp_t22dcgmPolicyValidation_tP18dcgmDiagResponse_t">
        <span class="pre">
         dcgmActionValidate()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-policies.html#_CPPv421dcgmActionValidate_v212dcgmHandle_tP14dcgmRunDiag_v7P18dcgmDiagResponse_t">
        <span class="pre">
         dcgmActionValidate_v2()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-policies.html#_CPPv417dcgmRunDiagnostic12dcgmHandle_t12dcgmGpuGrp_t21dcgmDiagnosticLevel_tP18dcgmDiagResponse_t">
        <span class="pre">
         dcgmRunDiagnostic()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-policies.html#setup-and-management">
        Setup and Management
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-policies.html#manual-invocation">
        Manual Invocation
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-topo.html">
      Topology
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-topo.html#_CPPv421dcgmGetDeviceTopology12dcgmHandle_tjP20dcgmDeviceTopology_t">
        <span class="pre">
         dcgmGetDeviceTopology()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-topo.html#_CPPv420dcgmGetGroupTopology12dcgmHandle_t12dcgmGpuGrp_tP19dcgmGroupTopology_t">
        <span class="pre">
         dcgmGetGroupTopology()
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-metadata.html">
      Metadata
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-metadata.html#_CPPv438dcgmIntrospectGetHostengineMemoryUsage12dcgmHandle_tP22dcgmIntrospectMemory_ti">
        <span class="pre">
         dcgmIntrospectGetHostengineMemoryUsage()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-metadata.html#_CPPv441dcgmIntrospectGetHostengineCpuUtilization12dcgmHandle_tP23dcgmIntrospectCpuUtil_ti">
        <span class="pre">
         dcgmIntrospectGetHostengineCpuUtilization()
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-topology.html">
      Topology
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-topology.html#_CPPv424dcgmSelectGpusByTopology12dcgmHandle_t8uint64_t8uint32_tP8uint64_t8uint64_t">
        <span class="pre">
         dcgmSelectGpusByTopology()
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-modules.html">
      Modules
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-modules.html#_CPPv418dcgmModuleDenylist12dcgmHandle_t14dcgmModuleId_t">
        <span class="pre">
         dcgmModuleDenylist()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-modules.html#_CPPv421dcgmModuleGetStatuses12dcgmHandle_tP23dcgmModuleGetStatuses_t">
        <span class="pre">
         dcgmModuleGetStatuses()
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-profiling.html">
      Profiling
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-profiling.html#_CPPv432dcgmProfGetSupportedMetricGroups12dcgmHandle_tP25dcgmProfGetMetricGroups_t">
        <span class="pre">
         dcgmProfGetSupportedMetricGroups()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-profiling.html#_CPPv419dcgmProfWatchFields12dcgmHandle_tP21dcgmProfWatchFields_t">
        <span class="pre">
         dcgmProfWatchFields()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-profiling.html#_CPPv421dcgmProfUnwatchFields12dcgmHandle_tP23dcgmProfUnwatchFields_t">
        <span class="pre">
         dcgmProfUnwatchFields()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-profiling.html#_CPPv413dcgmProfPause12dcgmHandle_t">
        <span class="pre">
         dcgmProfPause()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-profiling.html#_CPPv414dcgmProfResume12dcgmHandle_t">
        <span class="pre">
         dcgmProfResume()
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html">
      Enums and Macros
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv419dcgmOperationMode_t">
        <span class="pre">
         dcgmOperationMode_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv411dcgmOrder_t">
        <span class="pre">
         dcgmOrder_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv412dcgmReturn_t">
        <span class="pre">
         dcgmReturn_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv415dcgmGroupType_t">
        <span class="pre">
         dcgmGroupType_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv422dcgmChipArchitecture_t">
        <span class="pre">
         dcgmChipArchitecture_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv416dcgmConfigType_t">
        <span class="pre">
         dcgmConfigType_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv426dcgmConfigPowerLimitType_t">
        <span class="pre">
         dcgmConfigPowerLimitType_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv422dcgmOperationMode_enum">
        <span class="pre">
         dcgmOperationMode_enum
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N22dcgmOperationMode_enum24DCGM_OPERATION_MODE_AUTOE">
          <span class="pre">
           dcgmOperationMode_enum::DCGM_OPERATION_MODE_AUTO
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N22dcgmOperationMode_enum26DCGM_OPERATION_MODE_MANUALE">
          <span class="pre">
           dcgmOperationMode_enum::DCGM_OPERATION_MODE_MANUAL
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv414dcgmOrder_enum">
        <span class="pre">
         dcgmOrder_enum
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N14dcgmOrder_enum20DCGM_ORDER_ASCENDINGE">
          <span class="pre">
           dcgmOrder_enum::DCGM_ORDER_ASCENDING
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N14dcgmOrder_enum21DCGM_ORDER_DESCENDINGE">
          <span class="pre">
           dcgmOrder_enum::DCGM_ORDER_DESCENDING
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv415dcgmReturn_enum">
        <span class="pre">
         dcgmReturn_enum
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum10DCGM_ST_OKE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_OK
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum16DCGM_ST_BADPARAME">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_BADPARAM
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum21DCGM_ST_GENERIC_ERRORE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_GENERIC_ERROR
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum14DCGM_ST_MEMORYE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_MEMORY
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum22DCGM_ST_NOT_CONFIGUREDE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_NOT_CONFIGURED
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum21DCGM_ST_NOT_SUPPORTEDE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_NOT_SUPPORTED
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum18DCGM_ST_INIT_ERRORE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_INIT_ERROR
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum18DCGM_ST_NVML_ERRORE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_NVML_ERROR
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum15DCGM_ST_PENDINGE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_PENDING
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum21DCGM_ST_UNINITIALIZEDE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_UNINITIALIZED
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum15DCGM_ST_TIMEOUTE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_TIMEOUT
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum20DCGM_ST_VER_MISMATCHE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_VER_MISMATCH
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum21DCGM_ST_UNKNOWN_FIELDE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_UNKNOWN_FIELD
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum15DCGM_ST_NO_DATAE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_NO_DATA
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum18DCGM_ST_STALE_DATAE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_STALE_DATA
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum19DCGM_ST_NOT_WATCHEDE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_NOT_WATCHED
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum21DCGM_ST_NO_PERMISSIONE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_NO_PERMISSION
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum19DCGM_ST_GPU_IS_LOSTE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_GPU_IS_LOST
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum22DCGM_ST_RESET_REQUIREDE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_RESET_REQUIRED
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum26DCGM_ST_FUNCTION_NOT_FOUNDE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_FUNCTION_NOT_FOUND
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum28DCGM_ST_CONNECTION_NOT_VALIDE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_CONNECTION_NOT_VALID
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum25DCGM_ST_GPU_NOT_SUPPORTEDE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_GPU_NOT_SUPPORTED
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum26DCGM_ST_GROUP_INCOMPATIBLEE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_GROUP_INCOMPATIBLE
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum17DCGM_ST_MAX_LIMITE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_MAX_LIMIT
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum25DCGM_ST_LIBRARY_NOT_FOUNDE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_LIBRARY_NOT_FOUND
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum21DCGM_ST_DUPLICATE_KEYE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_DUPLICATE_KEY
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum31DCGM_ST_GPU_IN_SYNC_BOOST_GROUPE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_GPU_IN_SYNC_BOOST_GROUP
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum35DCGM_ST_GPU_NOT_IN_SYNC_BOOST_GROUPE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_GPU_NOT_IN_SYNC_BOOST_GROUP
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum21DCGM_ST_REQUIRES_ROOTE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_REQUIRES_ROOT
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum18DCGM_ST_NVVS_ERRORE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_NVVS_ERROR
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum25DCGM_ST_INSUFFICIENT_SIZEE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_INSUFFICIENT_SIZE
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum32DCGM_ST_FIELD_UNSUPPORTED_BY_APIE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_FIELD_UNSUPPORTED_BY_API
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum25DCGM_ST_MODULE_NOT_LOADEDE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_MODULE_NOT_LOADED
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum14DCGM_ST_IN_USEE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_IN_USE
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum22DCGM_ST_GROUP_IS_EMPTYE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_GROUP_IS_EMPTY
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum31DCGM_ST_PROFILING_NOT_SUPPORTEDE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_PROFILING_NOT_SUPPORTED
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum31DCGM_ST_PROFILING_LIBRARY_ERRORE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_PROFILING_LIBRARY_ERROR
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum28DCGM_ST_PROFILING_MULTI_PASSE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_PROFILING_MULTI_PASS
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum28DCGM_ST_DIAG_ALREADY_RUNNINGE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_DIAG_ALREADY_RUNNING
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum21DCGM_ST_DIAG_BAD_JSONE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_DIAG_BAD_JSON
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum23DCGM_ST_DIAG_BAD_LAUNCHE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_DIAG_BAD_LAUNCH
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum19DCGM_ST_DIAG_UNUSEDE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_DIAG_UNUSED
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum31DCGM_ST_DIAG_THRESHOLD_EXCEEDEDE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_DIAG_THRESHOLD_EXCEEDED
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum35DCGM_ST_INSUFFICIENT_DRIVER_VERSIONE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_INSUFFICIENT_DRIVER_VERSION
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum26DCGM_ST_INSTANCE_NOT_FOUNDE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_INSTANCE_NOT_FOUND
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum34DCGM_ST_COMPUTE_INSTANCE_NOT_FOUNDE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_COMPUTE_INSTANCE_NOT_FOUND
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum24DCGM_ST_CHILD_NOT_KILLEDE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_CHILD_NOT_KILLED
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum31DCGM_ST_3RD_PARTY_LIBRARY_ERRORE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_3RD_PARTY_LIBRARY_ERROR
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum30DCGM_ST_INSUFFICIENT_RESOURCESE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_INSUFFICIENT_RESOURCES
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum24DCGM_ST_PLUGIN_EXCEPTIONE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_PLUGIN_EXCEPTION
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum26DCGM_ST_NVVS_ISOLATE_ERRORE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_NVVS_ISOLATE_ERROR
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum29DCGM_ST_NVVS_BINARY_NOT_FOUNDE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_NVVS_BINARY_NOT_FOUND
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum19DCGM_ST_NVVS_KILLEDE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_NVVS_KILLED
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum14DCGM_ST_PAUSEDE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_PAUSED
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N15dcgmReturn_enum27DCGM_ST_ALREADY_INITIALIZEDE">
          <span class="pre">
           dcgmReturn_enum::DCGM_ST_ALREADY_INITIALIZED
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv418dcgmGroupType_enum">
        <span class="pre">
         dcgmGroupType_enum
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N18dcgmGroupType_enum18DCGM_GROUP_DEFAULTE">
          <span class="pre">
           dcgmGroupType_enum::DCGM_GROUP_DEFAULT
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N18dcgmGroupType_enum16DCGM_GROUP_EMPTYE">
          <span class="pre">
           dcgmGroupType_enum::DCGM_GROUP_EMPTY
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N18dcgmGroupType_enum29DCGM_GROUP_DEFAULT_NVSWITCHESE">
          <span class="pre">
           dcgmGroupType_enum::DCGM_GROUP_DEFAULT_NVSWITCHES
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N18dcgmGroupType_enum28DCGM_GROUP_DEFAULT_INSTANCESE">
          <span class="pre">
           dcgmGroupType_enum::DCGM_GROUP_DEFAULT_INSTANCES
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N18dcgmGroupType_enum36DCGM_GROUP_DEFAULT_COMPUTE_INSTANCESE">
          <span class="pre">
           dcgmGroupType_enum::DCGM_GROUP_DEFAULT_COMPUTE_INSTANCES
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N18dcgmGroupType_enum29DCGM_GROUP_DEFAULT_EVERYTHINGE">
          <span class="pre">
           dcgmGroupType_enum::DCGM_GROUP_DEFAULT_EVERYTHING
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv425dcgmChipArchitecture_enum">
        <span class="pre">
         dcgmChipArchitecture_enum
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N25dcgmChipArchitecture_enum20DCGM_CHIP_ARCH_OLDERE">
          <span class="pre">
           dcgmChipArchitecture_enum::DCGM_CHIP_ARCH_OLDER
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N25dcgmChipArchitecture_enum21DCGM_CHIP_ARCH_KEPLERE">
          <span class="pre">
           dcgmChipArchitecture_enum::DCGM_CHIP_ARCH_KEPLER
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N25dcgmChipArchitecture_enum22DCGM_CHIP_ARCH_MAXWELLE">
          <span class="pre">
           dcgmChipArchitecture_enum::DCGM_CHIP_ARCH_MAXWELL
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N25dcgmChipArchitecture_enum21DCGM_CHIP_ARCH_PASCALE">
          <span class="pre">
           dcgmChipArchitecture_enum::DCGM_CHIP_ARCH_PASCAL
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N25dcgmChipArchitecture_enum20DCGM_CHIP_ARCH_VOLTAE">
          <span class="pre">
           dcgmChipArchitecture_enum::DCGM_CHIP_ARCH_VOLTA
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N25dcgmChipArchitecture_enum21DCGM_CHIP_ARCH_TURINGE">
          <span class="pre">
           dcgmChipArchitecture_enum::DCGM_CHIP_ARCH_TURING
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N25dcgmChipArchitecture_enum21DCGM_CHIP_ARCH_AMPEREE">
          <span class="pre">
           dcgmChipArchitecture_enum::DCGM_CHIP_ARCH_AMPERE
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N25dcgmChipArchitecture_enum18DCGM_CHIP_ARCH_ADAE">
          <span class="pre">
           dcgmChipArchitecture_enum::DCGM_CHIP_ARCH_ADA
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N25dcgmChipArchitecture_enum21DCGM_CHIP_ARCH_HOPPERE">
          <span class="pre">
           dcgmChipArchitecture_enum::DCGM_CHIP_ARCH_HOPPER
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N25dcgmChipArchitecture_enum20DCGM_CHIP_ARCH_COUNTE">
          <span class="pre">
           dcgmChipArchitecture_enum::DCGM_CHIP_ARCH_COUNT
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N25dcgmChipArchitecture_enum22DCGM_CHIP_ARCH_UNKNOWNE">
          <span class="pre">
           dcgmChipArchitecture_enum::DCGM_CHIP_ARCH_UNKNOWN
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv419dcgmConfigType_enum">
        <span class="pre">
         dcgmConfigType_enum
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N19dcgmConfigType_enum24DCGM_CONFIG_TARGET_STATEE">
          <span class="pre">
           dcgmConfigType_enum::DCGM_CONFIG_TARGET_STATE
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N19dcgmConfigType_enum25DCGM_CONFIG_CURRENT_STATEE">
          <span class="pre">
           dcgmConfigType_enum::DCGM_CONFIG_CURRENT_STATE
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv429dcgmConfigPowerLimitType_enum">
        <span class="pre">
         dcgmConfigPowerLimitType_enum
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N29dcgmConfigPowerLimitType_enum32DCGM_CONFIG_POWER_CAP_INDIVIDUALE">
          <span class="pre">
           dcgmConfigPowerLimitType_enum::DCGM_CONFIG_POWER_CAP_INDIVIDUAL
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv4N29dcgmConfigPowerLimitType_enum30DCGM_CONFIG_POWER_BUDGET_GROUPE">
          <span class="pre">
           dcgmConfigPowerLimitType_enum::DCGM_CONFIG_POWER_BUDGET_GROUP
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-enums.html#_CPPv411errorString12dcgmReturn_t">
        <span class="pre">
         errorString()
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html">
      Structure Definitions
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv412dcgmHandle_t">
        <span class="pre">
         dcgmHandle_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv412dcgmGpuGrp_t">
        <span class="pre">
         dcgmGpuGrp_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv414dcgmFieldGrp_t">
        <span class="pre">
         dcgmFieldGrp_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv412dcgmStatus_t">
        <span class="pre">
         dcgmStatus_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv411dcgm_link_t">
        <span class="pre">
         dcgm_link_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv421dcgmConnectV2Params_t">
        <span class="pre">
         dcgmConnectV2Params_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv422dcgmHostengineHealth_t">
        <span class="pre">
         dcgmHostengineHealth_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv415dcgmGroupInfo_t">
        <span class="pre">
         dcgmGroupInfo_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv428dcgmCpuHierarchyOwnedCores_t">
        <span class="pre">
         dcgmCpuHierarchyOwnedCores_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv418dcgmCpuHierarchy_t">
        <span class="pre">
         dcgmCpuHierarchy_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv420dcgmFieldGroupInfo_t">
        <span class="pre">
         dcgmFieldGroupInfo_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv419dcgmAllFieldGroup_t">
        <span class="pre">
         dcgmAllFieldGroup_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv414dcgmClockSet_t">
        <span class="pre">
         dcgmClockSet_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv430dcgmDeviceSupportedClockSets_t">
        <span class="pre">
         dcgmDeviceSupportedClockSets_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv430dcgmDevicePidAccountingStats_t">
        <span class="pre">
         dcgmDevicePidAccountingStats_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv420dcgmDeviceThermals_t">
        <span class="pre">
         dcgmDeviceThermals_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv423dcgmDevicePowerLimits_t">
        <span class="pre">
         dcgmDevicePowerLimits_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv423dcgmDeviceIdentifiers_t">
        <span class="pre">
         dcgmDeviceIdentifiers_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv423dcgmDeviceMemoryUsage_t">
        <span class="pre">
         dcgmDeviceMemoryUsage_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv424dcgmDeviceVgpuUtilInfo_t">
        <span class="pre">
         dcgmDeviceVgpuUtilInfo_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv420dcgmDeviceEncStats_t">
        <span class="pre">
         dcgmDeviceEncStats_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv420dcgmDeviceFbcStats_t">
        <span class="pre">
         dcgmDeviceFbcStats_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv420dcgmFBCSessionType_t">
        <span class="pre">
         dcgmFBCSessionType_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv426dcgmDeviceFbcSessionInfo_t">
        <span class="pre">
         dcgmDeviceFbcSessionInfo_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv423dcgmDeviceFbcSessions_t">
        <span class="pre">
         dcgmDeviceFbcSessions_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv417dcgmEncoderType_t">
        <span class="pre">
         dcgmEncoderType_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv427dcgmDeviceVgpuEncSessions_t">
        <span class="pre">
         dcgmDeviceVgpuEncSessions_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv431dcgmDeviceVgpuProcessUtilInfo_t">
        <span class="pre">
         dcgmDeviceVgpuProcessUtilInfo_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv424dcgmDeviceVgpuTypeInfo_t">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv433dcgmDeviceSupportedVgpuTypeInfo_t">
        <span class="pre">
         dcgmDeviceSupportedVgpuTypeInfo_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv420dcgmDeviceSettings_t">
        <span class="pre">
         dcgmDeviceSettings_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv422dcgmDeviceAttributes_t">
        <span class="pre">
         dcgmDeviceAttributes_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv429dcgmDeviceMigAttributesInfo_t">
        <span class="pre">
         dcgmDeviceMigAttributesInfo_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv425dcgmDeviceMigAttributes_t">
        <span class="pre">
         dcgmDeviceMigAttributes_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv428dcgmGpuInstanceProfileInfo_t">
        <span class="pre">
         dcgmGpuInstanceProfileInfo_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv425dcgmGpuInstanceProfiles_t">
        <span class="pre">
         dcgmGpuInstanceProfiles_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv432dcgmComputeInstanceProfileInfo_t">
        <span class="pre">
         dcgmComputeInstanceProfileInfo_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv429dcgmComputeInstanceProfiles_t">
        <span class="pre">
         dcgmComputeInstanceProfiles_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv412dcgmConfig_t">
        <span class="pre">
         dcgmConfig_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv413fpRecvUpdates">
        <span class="pre">
         fpRecvUpdates
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv421dcgmPolicyViolation_t">
        <span class="pre">
         dcgmPolicyViolation_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv424dcgmPolicyConditionIdx_t">
        <span class="pre">
         dcgmPolicyConditionIdx_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv421dcgmPolicyCondition_t">
        <span class="pre">
         dcgmPolicyCondition_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv427dcgmPolicyConditionParams_t">
        <span class="pre">
         dcgmPolicyConditionParams_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv416dcgmPolicyMode_t">
        <span class="pre">
         dcgmPolicyMode_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv421dcgmPolicyIsolation_t">
        <span class="pre">
         dcgmPolicyIsolation_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv418dcgmPolicyAction_t">
        <span class="pre">
         dcgmPolicyAction_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv422dcgmPolicyValidation_t">
        <span class="pre">
         dcgmPolicyValidation_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv423dcgmPolicyFailureResp_t">
        <span class="pre">
         dcgmPolicyFailureResp_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv412dcgmPolicy_t">
        <span class="pre">
         dcgmPolicy_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv428dcgmPolicyCallbackResponse_t">
        <span class="pre">
         dcgmPolicyCallbackResponse_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv427dcgmFieldValueEnumeration_f">
        <span class="pre">
         dcgmFieldValueEnumeration_f
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv433dcgmFieldValueEntityEnumeration_f">
        <span class="pre">
         dcgmFieldValueEntityEnumeration_f
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv419dcgmHealthSystems_t">
        <span class="pre">
         dcgmHealthSystems_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv424dcgmHealthWatchResults_t">
        <span class="pre">
         dcgmHealthWatchResults_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv420dcgmHealthResponse_t">
        <span class="pre">
         dcgmHealthResponse_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv413dcgmPidInfo_t">
        <span class="pre">
         dcgmPidInfo_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv413dcgmJobInfo_t">
        <span class="pre">
         dcgmJobInfo_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv420dcgmRunningProcess_t">
        <span class="pre">
         dcgmRunningProcess_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv416dcgmDiagResult_t">
        <span class="pre">
         dcgmDiagResult_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv423dcgmPerGpuTestIndices_t">
        <span class="pre">
         dcgmPerGpuTestIndices_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv418dcgmSoftwareTest_t">
        <span class="pre">
         dcgmSoftwareTest_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv418dcgmDiagResponse_t">
        <span class="pre">
         dcgmDiagResponse_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv422dcgmGpuTopologyLevel_t">
        <span class="pre">
         dcgmGpuTopologyLevel_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv420dcgmDeviceTopology_t">
        <span class="pre">
         dcgmDeviceTopology_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv419dcgmGroupTopology_t">
        <span class="pre">
         dcgmGroupTopology_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv422dcgmIntrospectMemory_t">
        <span class="pre">
         dcgmIntrospectMemory_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv423dcgmIntrospectCpuUtil_t">
        <span class="pre">
         dcgmIntrospectCpuUtil_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv424dcgmGpuNVLinkErrorType_t">
        <span class="pre">
         dcgmGpuNVLinkErrorType_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv419dcgmTopoSchedHint_t">
        <span class="pre">
         dcgmTopoSchedHint_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv421dcgmNvLinkLinkState_t">
        <span class="pre">
         dcgmNvLinkLinkState_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv418dcgmNvLinkStatus_t">
        <span class="pre">
         dcgmNvLinkStatus_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv425dcgmFieldSummaryRequest_t">
        <span class="pre">
         dcgmFieldSummaryRequest_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv423dcgmModuleGetStatuses_t">
        <span class="pre">
         dcgmModuleGetStatuses_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv425dcgmProfGetMetricGroups_t">
        <span class="pre">
         dcgmProfGetMetricGroups_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv421dcgmProfWatchFields_t">
        <span class="pre">
         dcgmProfWatchFields_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv423dcgmProfUnwatchFields_t">
        <span class="pre">
         dcgmProfUnwatchFields_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv432dcgmSettingsSetLoggingSeverity_t">
        <span class="pre">
         dcgmSettingsSetLoggingSeverity_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv417dcgmVersionInfo_t">
        <span class="pre">
         dcgmVersionInfo_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv421DcgmLoggingSeverity_t">
        <span class="pre">
         DcgmLoggingSeverity_t
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21DcgmLoggingSeverity_t30DcgmLoggingSeverityUnspecifiedE">
          <span class="pre">
           DcgmLoggingSeverity_t::DcgmLoggingSeverityUnspecified
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21DcgmLoggingSeverity_t23DcgmLoggingSeverityNoneE">
          <span class="pre">
           DcgmLoggingSeverity_t::DcgmLoggingSeverityNone
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21DcgmLoggingSeverity_t24DcgmLoggingSeverityFatalE">
          <span class="pre">
           DcgmLoggingSeverity_t::DcgmLoggingSeverityFatal
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21DcgmLoggingSeverity_t24DcgmLoggingSeverityErrorE">
          <span class="pre">
           DcgmLoggingSeverity_t::DcgmLoggingSeverityError
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21DcgmLoggingSeverity_t26DcgmLoggingSeverityWarningE">
          <span class="pre">
           DcgmLoggingSeverity_t::DcgmLoggingSeverityWarning
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21DcgmLoggingSeverity_t23DcgmLoggingSeverityInfoE">
          <span class="pre">
           DcgmLoggingSeverity_t::DcgmLoggingSeverityInfo
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21DcgmLoggingSeverity_t24DcgmLoggingSeverityDebugE">
          <span class="pre">
           DcgmLoggingSeverity_t::DcgmLoggingSeverityDebug
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21DcgmLoggingSeverity_t26DcgmLoggingSeverityVerboseE">
          <span class="pre">
           DcgmLoggingSeverity_t::DcgmLoggingSeverityVerbose
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv416dcgmMigProfile_t">
        <span class="pre">
         dcgmMigProfile_t
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N16dcgmMigProfile_t18DcgmMigProfileNoneE">
          <span class="pre">
           dcgmMigProfile_t::DcgmMigProfileNone
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N16dcgmMigProfile_t31DcgmMigProfileGpuInstanceSlice1E">
          <span class="pre">
           dcgmMigProfile_t::DcgmMigProfileGpuInstanceSlice1
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N16dcgmMigProfile_t31DcgmMigProfileGpuInstanceSlice2E">
          <span class="pre">
           dcgmMigProfile_t::DcgmMigProfileGpuInstanceSlice2
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N16dcgmMigProfile_t31DcgmMigProfileGpuInstanceSlice3E">
          <span class="pre">
           dcgmMigProfile_t::DcgmMigProfileGpuInstanceSlice3
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N16dcgmMigProfile_t31DcgmMigProfileGpuInstanceSlice4E">
          <span class="pre">
           dcgmMigProfile_t::DcgmMigProfileGpuInstanceSlice4
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N16dcgmMigProfile_t31DcgmMigProfileGpuInstanceSlice7E">
          <span class="pre">
           dcgmMigProfile_t::DcgmMigProfileGpuInstanceSlice7
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N16dcgmMigProfile_t31DcgmMigProfileGpuInstanceSlice8E">
          <span class="pre">
           dcgmMigProfile_t::DcgmMigProfileGpuInstanceSlice8
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N16dcgmMigProfile_t31DcgmMigProfileGpuInstanceSlice6E">
          <span class="pre">
           dcgmMigProfile_t::DcgmMigProfileGpuInstanceSlice6
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N16dcgmMigProfile_t35DcgmMigProfileGpuInstanceSlice1Rev1E">
          <span class="pre">
           dcgmMigProfile_t::DcgmMigProfileGpuInstanceSlice1Rev1
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N16dcgmMigProfile_t35DcgmMigProfileGpuInstanceSlice2Rev1E">
          <span class="pre">
           dcgmMigProfile_t::DcgmMigProfileGpuInstanceSlice2Rev1
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N16dcgmMigProfile_t35DcgmMigProfileGpuInstanceSlice1Rev2E">
          <span class="pre">
           dcgmMigProfile_t::DcgmMigProfileGpuInstanceSlice1Rev2
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N16dcgmMigProfile_t35DcgmMigProfileComputeInstanceSlice1E">
          <span class="pre">
           dcgmMigProfile_t::DcgmMigProfileComputeInstanceSlice1
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N16dcgmMigProfile_t35DcgmMigProfileComputeInstanceSlice2E">
          <span class="pre">
           dcgmMigProfile_t::DcgmMigProfileComputeInstanceSlice2
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N16dcgmMigProfile_t35DcgmMigProfileComputeInstanceSlice3E">
          <span class="pre">
           dcgmMigProfile_t::DcgmMigProfileComputeInstanceSlice3
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N16dcgmMigProfile_t35DcgmMigProfileComputeInstanceSlice4E">
          <span class="pre">
           dcgmMigProfile_t::DcgmMigProfileComputeInstanceSlice4
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N16dcgmMigProfile_t35DcgmMigProfileComputeInstanceSlice7E">
          <span class="pre">
           dcgmMigProfile_t::DcgmMigProfileComputeInstanceSlice7
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N16dcgmMigProfile_t35DcgmMigProfileComputeInstanceSlice8E">
          <span class="pre">
           dcgmMigProfile_t::DcgmMigProfileComputeInstanceSlice8
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N16dcgmMigProfile_t35DcgmMigProfileComputeInstanceSlice6E">
          <span class="pre">
           dcgmMigProfile_t::DcgmMigProfileComputeInstanceSlice6
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N16dcgmMigProfile_t39DcgmMigProfileComputeInstanceSlice1Rev1E">
          <span class="pre">
           dcgmMigProfile_t::DcgmMigProfileComputeInstanceSlice1Rev1
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv423dcgmFBCSessionType_enum">
        <span class="pre">
         dcgmFBCSessionType_enum
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N23dcgmFBCSessionType_enum29DCGM_FBC_SESSION_TYPE_UNKNOWNE">
          <span class="pre">
           dcgmFBCSessionType_enum::DCGM_FBC_SESSION_TYPE_UNKNOWN
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N23dcgmFBCSessionType_enum27DCGM_FBC_SESSION_TYPE_TOSYSE">
          <span class="pre">
           dcgmFBCSessionType_enum::DCGM_FBC_SESSION_TYPE_TOSYS
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N23dcgmFBCSessionType_enum26DCGM_FBC_SESSION_TYPE_CUDAE">
          <span class="pre">
           dcgmFBCSessionType_enum::DCGM_FBC_SESSION_TYPE_CUDA
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N23dcgmFBCSessionType_enum25DCGM_FBC_SESSION_TYPE_VIDE">
          <span class="pre">
           dcgmFBCSessionType_enum::DCGM_FBC_SESSION_TYPE_VID
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N23dcgmFBCSessionType_enum27DCGM_FBC_SESSION_TYPE_HWENCE">
          <span class="pre">
           dcgmFBCSessionType_enum::DCGM_FBC_SESSION_TYPE_HWENC
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv425dcgmEncoderQueryType_enum">
        <span class="pre">
         dcgmEncoderQueryType_enum
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmEncoderQueryType_enum23DCGM_ENCODER_QUERY_H264E">
          <span class="pre">
           dcgmEncoderQueryType_enum::DCGM_ENCODER_QUERY_H264
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmEncoderQueryType_enum23DCGM_ENCODER_QUERY_HEVCE">
          <span class="pre">
           dcgmEncoderQueryType_enum::DCGM_ENCODER_QUERY_HEVC
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv427dcgmPolicyConditionIdx_enum">
        <span class="pre">
         dcgmPolicyConditionIdx_enum
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N27dcgmPolicyConditionIdx_enum24DCGM_POLICY_COND_IDX_DBEE">
          <span class="pre">
           dcgmPolicyConditionIdx_enum::DCGM_POLICY_COND_IDX_DBE
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N27dcgmPolicyConditionIdx_enum24DCGM_POLICY_COND_IDX_PCIE">
          <span class="pre">
           dcgmPolicyConditionIdx_enum::DCGM_POLICY_COND_IDX_PCI
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N27dcgmPolicyConditionIdx_enum38DCGM_POLICY_COND_IDX_MAX_PAGES_RETIREDE">
          <span class="pre">
           dcgmPolicyConditionIdx_enum::DCGM_POLICY_COND_IDX_MAX_PAGES_RETIRED
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N27dcgmPolicyConditionIdx_enum28DCGM_POLICY_COND_IDX_THERMALE">
          <span class="pre">
           dcgmPolicyConditionIdx_enum::DCGM_POLICY_COND_IDX_THERMAL
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N27dcgmPolicyConditionIdx_enum26DCGM_POLICY_COND_IDX_POWERE">
          <span class="pre">
           dcgmPolicyConditionIdx_enum::DCGM_POLICY_COND_IDX_POWER
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N27dcgmPolicyConditionIdx_enum27DCGM_POLICY_COND_IDX_NVLINKE">
          <span class="pre">
           dcgmPolicyConditionIdx_enum::DCGM_POLICY_COND_IDX_NVLINK
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N27dcgmPolicyConditionIdx_enum24DCGM_POLICY_COND_IDX_XIDE">
          <span class="pre">
           dcgmPolicyConditionIdx_enum::DCGM_POLICY_COND_IDX_XID
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv424dcgmPolicyCondition_enum">
        <span class="pre">
         dcgmPolicyCondition_enum
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmPolicyCondition_enum20DCGM_POLICY_COND_DBEE">
          <span class="pre">
           dcgmPolicyCondition_enum::DCGM_POLICY_COND_DBE
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmPolicyCondition_enum20DCGM_POLICY_COND_PCIE">
          <span class="pre">
           dcgmPolicyCondition_enum::DCGM_POLICY_COND_PCI
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmPolicyCondition_enum34DCGM_POLICY_COND_MAX_PAGES_RETIREDE">
          <span class="pre">
           dcgmPolicyCondition_enum::DCGM_POLICY_COND_MAX_PAGES_RETIRED
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmPolicyCondition_enum24DCGM_POLICY_COND_THERMALE">
          <span class="pre">
           dcgmPolicyCondition_enum::DCGM_POLICY_COND_THERMAL
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmPolicyCondition_enum22DCGM_POLICY_COND_POWERE">
          <span class="pre">
           dcgmPolicyCondition_enum::DCGM_POLICY_COND_POWER
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmPolicyCondition_enum23DCGM_POLICY_COND_NVLINKE">
          <span class="pre">
           dcgmPolicyCondition_enum::DCGM_POLICY_COND_NVLINK
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmPolicyCondition_enum20DCGM_POLICY_COND_XIDE">
          <span class="pre">
           dcgmPolicyCondition_enum::DCGM_POLICY_COND_XID
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv419dcgmPolicyMode_enum">
        <span class="pre">
         dcgmPolicyMode_enum
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPolicyMode_enum26DCGM_POLICY_MODE_AUTOMATEDE">
          <span class="pre">
           dcgmPolicyMode_enum::DCGM_POLICY_MODE_AUTOMATED
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPolicyMode_enum23DCGM_POLICY_MODE_MANUALE">
          <span class="pre">
           dcgmPolicyMode_enum::DCGM_POLICY_MODE_MANUAL
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv424dcgmPolicyIsolation_enum">
        <span class="pre">
         dcgmPolicyIsolation_enum
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmPolicyIsolation_enum26DCGM_POLICY_ISOLATION_NONEE">
          <span class="pre">
           dcgmPolicyIsolation_enum::DCGM_POLICY_ISOLATION_NONE
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv421dcgmPolicyAction_enum">
        <span class="pre">
         dcgmPolicyAction_enum
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmPolicyAction_enum23DCGM_POLICY_ACTION_NONEE">
          <span class="pre">
           dcgmPolicyAction_enum::DCGM_POLICY_ACTION_NONE
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmPolicyAction_enum27DCGM_POLICY_ACTION_GPURESETE">
          <span class="pre">
           dcgmPolicyAction_enum::DCGM_POLICY_ACTION_GPURESET
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv425dcgmPolicyValidation_enum">
        <span class="pre">
         dcgmPolicyValidation_enum
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmPolicyValidation_enum22DCGM_POLICY_VALID_NONEE">
          <span class="pre">
           dcgmPolicyValidation_enum::DCGM_POLICY_VALID_NONE
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmPolicyValidation_enum26DCGM_POLICY_VALID_SV_SHORTE">
          <span class="pre">
           dcgmPolicyValidation_enum::DCGM_POLICY_VALID_SV_SHORT
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmPolicyValidation_enum24DCGM_POLICY_VALID_SV_MEDE">
          <span class="pre">
           dcgmPolicyValidation_enum::DCGM_POLICY_VALID_SV_MED
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmPolicyValidation_enum25DCGM_POLICY_VALID_SV_LONGE">
          <span class="pre">
           dcgmPolicyValidation_enum::DCGM_POLICY_VALID_SV_LONG
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmPolicyValidation_enum26DCGM_POLICY_VALID_SV_XLONGE">
          <span class="pre">
           dcgmPolicyValidation_enum::DCGM_POLICY_VALID_SV_XLONG
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv426dcgmPolicyFailureResp_enum">
        <span class="pre">
         dcgmPolicyFailureResp_enum
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmPolicyFailureResp_enum24DCGM_POLICY_FAILURE_NONEE">
          <span class="pre">
           dcgmPolicyFailureResp_enum::DCGM_POLICY_FAILURE_NONE
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv422dcgmHealthSystems_enum">
        <span class="pre">
         dcgmHealthSystems_enum
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmHealthSystems_enum22DCGM_HEALTH_WATCH_PCIEE">
          <span class="pre">
           dcgmHealthSystems_enum::DCGM_HEALTH_WATCH_PCIE
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmHealthSystems_enum24DCGM_HEALTH_WATCH_NVLINKE">
          <span class="pre">
           dcgmHealthSystems_enum::DCGM_HEALTH_WATCH_NVLINK
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmHealthSystems_enum21DCGM_HEALTH_WATCH_PMUE">
          <span class="pre">
           dcgmHealthSystems_enum::DCGM_HEALTH_WATCH_PMU
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmHealthSystems_enum21DCGM_HEALTH_WATCH_MCUE">
          <span class="pre">
           dcgmHealthSystems_enum::DCGM_HEALTH_WATCH_MCU
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmHealthSystems_enum21DCGM_HEALTH_WATCH_MEME">
          <span class="pre">
           dcgmHealthSystems_enum::DCGM_HEALTH_WATCH_MEM
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmHealthSystems_enum20DCGM_HEALTH_WATCH_SME">
          <span class="pre">
           dcgmHealthSystems_enum::DCGM_HEALTH_WATCH_SM
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmHealthSystems_enum25DCGM_HEALTH_WATCH_INFOROME">
          <span class="pre">
           dcgmHealthSystems_enum::DCGM_HEALTH_WATCH_INFOROM
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmHealthSystems_enum25DCGM_HEALTH_WATCH_THERMALE">
          <span class="pre">
           dcgmHealthSystems_enum::DCGM_HEALTH_WATCH_THERMAL
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmHealthSystems_enum23DCGM_HEALTH_WATCH_POWERE">
          <span class="pre">
           dcgmHealthSystems_enum::DCGM_HEALTH_WATCH_POWER
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmHealthSystems_enum24DCGM_HEALTH_WATCH_DRIVERE">
          <span class="pre">
           dcgmHealthSystems_enum::DCGM_HEALTH_WATCH_DRIVER
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmHealthSystems_enum35DCGM_HEALTH_WATCH_NVSWITCH_NONFATALE">
          <span class="pre">
           dcgmHealthSystems_enum::DCGM_HEALTH_WATCH_NVSWITCH_NONFATAL
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmHealthSystems_enum32DCGM_HEALTH_WATCH_NVSWITCH_FATALE">
          <span class="pre">
           dcgmHealthSystems_enum::DCGM_HEALTH_WATCH_NVSWITCH_FATAL
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmHealthSystems_enum21DCGM_HEALTH_WATCH_ALLE">
          <span class="pre">
           dcgmHealthSystems_enum::DCGM_HEALTH_WATCH_ALL
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv426dcgmHealthWatchResult_enum">
        <span class="pre">
         dcgmHealthWatchResult_enum
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmHealthWatchResult_enum23DCGM_HEALTH_RESULT_PASSE">
          <span class="pre">
           dcgmHealthWatchResult_enum::DCGM_HEALTH_RESULT_PASS
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmHealthWatchResult_enum23DCGM_HEALTH_RESULT_WARNE">
          <span class="pre">
           dcgmHealthWatchResult_enum::DCGM_HEALTH_RESULT_WARN
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmHealthWatchResult_enum23DCGM_HEALTH_RESULT_FAILE">
          <span class="pre">
           dcgmHealthWatchResult_enum::DCGM_HEALTH_RESULT_FAIL
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv421dcgmDiagnosticLevel_t">
        <span class="pre">
         dcgmDiagnosticLevel_t
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmDiagnosticLevel_t21DCGM_DIAG_LVL_INVALIDE">
          <span class="pre">
           dcgmDiagnosticLevel_t::DCGM_DIAG_LVL_INVALID
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmDiagnosticLevel_t19DCGM_DIAG_LVL_SHORTE">
          <span class="pre">
           dcgmDiagnosticLevel_t::DCGM_DIAG_LVL_SHORT
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmDiagnosticLevel_t17DCGM_DIAG_LVL_MEDE">
          <span class="pre">
           dcgmDiagnosticLevel_t::DCGM_DIAG_LVL_MED
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmDiagnosticLevel_t18DCGM_DIAG_LVL_LONGE">
          <span class="pre">
           dcgmDiagnosticLevel_t::DCGM_DIAG_LVL_LONG
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmDiagnosticLevel_t19DCGM_DIAG_LVL_XLONGE">
          <span class="pre">
           dcgmDiagnosticLevel_t::DCGM_DIAG_LVL_XLONG
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv419dcgmDiagResult_enum">
        <span class="pre">
         dcgmDiagResult_enum
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResult_enum21DCGM_DIAG_RESULT_PASSE">
          <span class="pre">
           dcgmDiagResult_enum::DCGM_DIAG_RESULT_PASS
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResult_enum21DCGM_DIAG_RESULT_SKIPE">
          <span class="pre">
           dcgmDiagResult_enum::DCGM_DIAG_RESULT_SKIP
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResult_enum21DCGM_DIAG_RESULT_WARNE">
          <span class="pre">
           dcgmDiagResult_enum::DCGM_DIAG_RESULT_WARN
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResult_enum21DCGM_DIAG_RESULT_FAILE">
          <span class="pre">
           dcgmDiagResult_enum::DCGM_DIAG_RESULT_FAIL
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResult_enum24DCGM_DIAG_RESULT_NOT_RUNE">
          <span class="pre">
           dcgmDiagResult_enum::DCGM_DIAG_RESULT_NOT_RUN
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv426dcgmPerGpuTestIndices_enum">
        <span class="pre">
         dcgmPerGpuTestIndices_enum
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum17DCGM_MEMORY_INDEXE">
          <span class="pre">
           dcgmPerGpuTestIndices_enum::DCGM_MEMORY_INDEX
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum21DCGM_DIAGNOSTIC_INDEXE">
          <span class="pre">
           dcgmPerGpuTestIndices_enum::DCGM_DIAGNOSTIC_INDEX
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum14DCGM_PCI_INDEXE">
          <span class="pre">
           dcgmPerGpuTestIndices_enum::DCGM_PCI_INDEX
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum20DCGM_SM_STRESS_INDEXE">
          <span class="pre">
           dcgmPerGpuTestIndices_enum::DCGM_SM_STRESS_INDEX
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum26DCGM_TARGETED_STRESS_INDEXE">
          <span class="pre">
           dcgmPerGpuTestIndices_enum::DCGM_TARGETED_STRESS_INDEX
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum25DCGM_TARGETED_POWER_INDEXE">
          <span class="pre">
           dcgmPerGpuTestIndices_enum::DCGM_TARGETED_POWER_INDEX
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum27DCGM_MEMORY_BANDWIDTH_INDEXE">
          <span class="pre">
           dcgmPerGpuTestIndices_enum::DCGM_MEMORY_BANDWIDTH_INDEX
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum18DCGM_MEMTEST_INDEXE">
          <span class="pre">
           dcgmPerGpuTestIndices_enum::DCGM_MEMTEST_INDEX
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum21DCGM_PULSE_TEST_INDEXE">
          <span class="pre">
           dcgmPerGpuTestIndices_enum::DCGM_PULSE_TEST_INDEX
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum19DCGM_EUD_TEST_INDEXE">
          <span class="pre">
           dcgmPerGpuTestIndices_enum::DCGM_EUD_TEST_INDEX
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum23DCGM_UNUSED2_TEST_INDEXE">
          <span class="pre">
           dcgmPerGpuTestIndices_enum::DCGM_UNUSED2_TEST_INDEX
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum23DCGM_UNUSED3_TEST_INDEXE">
          <span class="pre">
           dcgmPerGpuTestIndices_enum::DCGM_UNUSED3_TEST_INDEX
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum23DCGM_UNUSED4_TEST_INDEXE">
          <span class="pre">
           dcgmPerGpuTestIndices_enum::DCGM_UNUSED4_TEST_INDEX
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum23DCGM_UNUSED5_TEST_INDEXE">
          <span class="pre">
           dcgmPerGpuTestIndices_enum::DCGM_UNUSED5_TEST_INDEX
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum19DCGM_SOFTWARE_INDEXE">
          <span class="pre">
           dcgmPerGpuTestIndices_enum::DCGM_SOFTWARE_INDEX
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum25DCGM_CONTEXT_CREATE_INDEXE">
          <span class="pre">
           dcgmPerGpuTestIndices_enum::DCGM_CONTEXT_CREATE_INDEX
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum18DCGM_UNKNOWN_INDEXE">
          <span class="pre">
           dcgmPerGpuTestIndices_enum::DCGM_UNKNOWN_INDEX
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv421dcgmSoftwareTest_enum">
        <span class="pre">
         dcgmSoftwareTest_enum
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmSoftwareTest_enum20DCGM_SWTEST_DENYLISTE">
          <span class="pre">
           dcgmSoftwareTest_enum::DCGM_SWTEST_DENYLIST
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmSoftwareTest_enum24DCGM_SWTEST_NVML_LIBRARYE">
          <span class="pre">
           dcgmSoftwareTest_enum::DCGM_SWTEST_NVML_LIBRARY
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmSoftwareTest_enum29DCGM_SWTEST_CUDA_MAIN_LIBRARYE">
          <span class="pre">
           dcgmSoftwareTest_enum::DCGM_SWTEST_CUDA_MAIN_LIBRARY
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmSoftwareTest_enum32DCGM_SWTEST_CUDA_RUNTIME_LIBRARYE">
          <span class="pre">
           dcgmSoftwareTest_enum::DCGM_SWTEST_CUDA_RUNTIME_LIBRARY
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmSoftwareTest_enum23DCGM_SWTEST_PERMISSIONSE">
          <span class="pre">
           dcgmSoftwareTest_enum::DCGM_SWTEST_PERMISSIONS
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmSoftwareTest_enum28DCGM_SWTEST_PERSISTENCE_MODEE">
          <span class="pre">
           dcgmSoftwareTest_enum::DCGM_SWTEST_PERSISTENCE_MODE
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmSoftwareTest_enum23DCGM_SWTEST_ENVIRONMENTE">
          <span class="pre">
           dcgmSoftwareTest_enum::DCGM_SWTEST_ENVIRONMENT
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmSoftwareTest_enum27DCGM_SWTEST_PAGE_RETIREMENTE">
          <span class="pre">
           dcgmSoftwareTest_enum::DCGM_SWTEST_PAGE_RETIREMENT
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmSoftwareTest_enum30DCGM_SWTEST_GRAPHICS_PROCESSESE">
          <span class="pre">
           dcgmSoftwareTest_enum::DCGM_SWTEST_GRAPHICS_PROCESSES
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmSoftwareTest_enum19DCGM_SWTEST_INFOROME">
          <span class="pre">
           dcgmSoftwareTest_enum::DCGM_SWTEST_INFOROM
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv417dcgmGpuLevel_enum">
        <span class="pre">
         dcgmGpuLevel_enum
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmGpuLevel_enum27DCGM_TOPOLOGY_UNINITIALIZEDE">
          <span class="pre">
           dcgmGpuLevel_enum::DCGM_TOPOLOGY_UNINITIALIZED
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmGpuLevel_enum19DCGM_TOPOLOGY_BOARDE">
          <span class="pre">
           dcgmGpuLevel_enum::DCGM_TOPOLOGY_BOARD
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmGpuLevel_enum20DCGM_TOPOLOGY_SINGLEE">
          <span class="pre">
           dcgmGpuLevel_enum::DCGM_TOPOLOGY_SINGLE
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmGpuLevel_enum22DCGM_TOPOLOGY_MULTIPLEE">
          <span class="pre">
           dcgmGpuLevel_enum::DCGM_TOPOLOGY_MULTIPLE
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmGpuLevel_enum24DCGM_TOPOLOGY_HOSTBRIDGEE">
          <span class="pre">
           dcgmGpuLevel_enum::DCGM_TOPOLOGY_HOSTBRIDGE
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmGpuLevel_enum17DCGM_TOPOLOGY_CPUE">
          <span class="pre">
           dcgmGpuLevel_enum::DCGM_TOPOLOGY_CPU
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmGpuLevel_enum20DCGM_TOPOLOGY_SYSTEME">
          <span class="pre">
           dcgmGpuLevel_enum::DCGM_TOPOLOGY_SYSTEM
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmGpuLevel_enum21DCGM_TOPOLOGY_NVLINK1E">
          <span class="pre">
           dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK1
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmGpuLevel_enum21DCGM_TOPOLOGY_NVLINK2E">
          <span class="pre">
           dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK2
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmGpuLevel_enum21DCGM_TOPOLOGY_NVLINK3E">
          <span class="pre">
           dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK3
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmGpuLevel_enum21DCGM_TOPOLOGY_NVLINK4E">
          <span class="pre">
           dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK4
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmGpuLevel_enum21DCGM_TOPOLOGY_NVLINK5E">
          <span class="pre">
           dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK5
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmGpuLevel_enum21DCGM_TOPOLOGY_NVLINK6E">
          <span class="pre">
           dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK6
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmGpuLevel_enum21DCGM_TOPOLOGY_NVLINK7E">
          <span class="pre">
           dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK7
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmGpuLevel_enum21DCGM_TOPOLOGY_NVLINK8E">
          <span class="pre">
           dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK8
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmGpuLevel_enum21DCGM_TOPOLOGY_NVLINK9E">
          <span class="pre">
           dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK9
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmGpuLevel_enum22DCGM_TOPOLOGY_NVLINK10E">
          <span class="pre">
           dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK10
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmGpuLevel_enum22DCGM_TOPOLOGY_NVLINK11E">
          <span class="pre">
           dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK11
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmGpuLevel_enum22DCGM_TOPOLOGY_NVLINK12E">
          <span class="pre">
           dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK12
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmGpuLevel_enum22DCGM_TOPOLOGY_NVLINK13E">
          <span class="pre">
           dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK13
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmGpuLevel_enum22DCGM_TOPOLOGY_NVLINK14E">
          <span class="pre">
           dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK14
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmGpuLevel_enum22DCGM_TOPOLOGY_NVLINK15E">
          <span class="pre">
           dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK15
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmGpuLevel_enum22DCGM_TOPOLOGY_NVLINK16E">
          <span class="pre">
           dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK16
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmGpuLevel_enum22DCGM_TOPOLOGY_NVLINK17E">
          <span class="pre">
           dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK17
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmGpuLevel_enum22DCGM_TOPOLOGY_NVLINK18E">
          <span class="pre">
           dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK18
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv427dcgmGpuNVLinkErrorType_enum">
        <span class="pre">
         dcgmGpuNVLinkErrorType_enum
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N27dcgmGpuNVLinkErrorType_enum39DCGM_GPU_NVLINK_ERROR_RECOVERY_REQUIREDE">
          <span class="pre">
           dcgmGpuNVLinkErrorType_enum::DCGM_GPU_NVLINK_ERROR_RECOVERY_REQUIRED
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N27dcgmGpuNVLinkErrorType_enum27DCGM_GPU_NVLINK_ERROR_FATALE">
          <span class="pre">
           dcgmGpuNVLinkErrorType_enum::DCGM_GPU_NVLINK_ERROR_FATAL
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv424dcgmNvLinkLinkState_enum">
        <span class="pre">
         dcgmNvLinkLinkState_enum
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmNvLinkLinkState_enum31DcgmNvLinkLinkStateNotSupportedE">
          <span class="pre">
           dcgmNvLinkLinkState_enum::DcgmNvLinkLinkStateNotSupported
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmNvLinkLinkState_enum27DcgmNvLinkLinkStateDisabledE">
          <span class="pre">
           dcgmNvLinkLinkState_enum::DcgmNvLinkLinkStateDisabled
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmNvLinkLinkState_enum23DcgmNvLinkLinkStateDownE">
          <span class="pre">
           dcgmNvLinkLinkState_enum::DcgmNvLinkLinkStateDown
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmNvLinkLinkState_enum21DcgmNvLinkLinkStateUpE">
          <span class="pre">
           dcgmNvLinkLinkState_enum::DcgmNvLinkLinkStateUp
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv414dcgmModuleId_t">
        <span class="pre">
         dcgmModuleId_t
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmModuleId_t16DcgmModuleIdCoreE">
          <span class="pre">
           dcgmModuleId_t::DcgmModuleIdCore
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmModuleId_t20DcgmModuleIdNvSwitchE">
          <span class="pre">
           dcgmModuleId_t::DcgmModuleIdNvSwitch
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmModuleId_t16DcgmModuleIdVGPUE">
          <span class="pre">
           dcgmModuleId_t::DcgmModuleIdVGPU
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmModuleId_t22DcgmModuleIdIntrospectE">
          <span class="pre">
           dcgmModuleId_t::DcgmModuleIdIntrospect
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmModuleId_t18DcgmModuleIdHealthE">
          <span class="pre">
           dcgmModuleId_t::DcgmModuleIdHealth
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmModuleId_t18DcgmModuleIdPolicyE">
          <span class="pre">
           dcgmModuleId_t::DcgmModuleIdPolicy
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmModuleId_t18DcgmModuleIdConfigE">
          <span class="pre">
           dcgmModuleId_t::DcgmModuleIdConfig
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmModuleId_t16DcgmModuleIdDiagE">
          <span class="pre">
           dcgmModuleId_t::DcgmModuleIdDiag
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmModuleId_t21DcgmModuleIdProfilingE">
          <span class="pre">
           dcgmModuleId_t::DcgmModuleIdProfiling
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmModuleId_t18DcgmModuleIdSysmonE">
          <span class="pre">
           dcgmModuleId_t::DcgmModuleIdSysmon
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmModuleId_t17DcgmModuleIdCountE">
          <span class="pre">
           dcgmModuleId_t::DcgmModuleIdCount
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv418dcgmModuleStatus_t">
        <span class="pre">
         dcgmModuleStatus_t
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmModuleStatus_t25DcgmModuleStatusNotLoadedE">
          <span class="pre">
           dcgmModuleStatus_t::DcgmModuleStatusNotLoaded
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmModuleStatus_t26DcgmModuleStatusDenylistedE">
          <span class="pre">
           dcgmModuleStatus_t::DcgmModuleStatusDenylisted
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmModuleStatus_t22DcgmModuleStatusFailedE">
          <span class="pre">
           dcgmModuleStatus_t::DcgmModuleStatusFailed
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmModuleStatus_t22DcgmModuleStatusLoadedE">
          <span class="pre">
           dcgmModuleStatus_t::DcgmModuleStatusLoaded
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmModuleStatus_t24DcgmModuleStatusUnloadedE">
          <span class="pre">
           dcgmModuleStatus_t::DcgmModuleStatusUnloaded
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmModuleStatus_t22DcgmModuleStatusPausedE">
          <span class="pre">
           dcgmModuleStatus_t::DcgmModuleStatusPaused
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv411dcgm_link_s">
        <span class="pre">
         dcgm_link_s
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N11dcgm_link_s4typeE">
          <span class="pre">
           dcgm_link_s::type
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N11dcgm_link_s5indexE">
          <span class="pre">
           dcgm_link_s::index
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N11dcgm_link_s5gpuIdE">
          <span class="pre">
           dcgm_link_s::gpuId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N11dcgm_link_s8switchIdE">
          <span class="pre">
           dcgm_link_s::switchId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N11dcgm_link_s6parsedE">
          <span class="pre">
           dcgm_link_s::parsed
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N11dcgm_link_s3rawE">
          <span class="pre">
           dcgm_link_s::raw
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv422dcgmConnectV2Params_v1">
        <span class="pre">
         dcgmConnectV2Params_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmConnectV2Params_v17versionE">
          <span class="pre">
           dcgmConnectV2Params_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmConnectV2Params_v122persistAfterDisconnectE">
          <span class="pre">
           dcgmConnectV2Params_v1::persistAfterDisconnect
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv422dcgmConnectV2Params_v2">
        <span class="pre">
         dcgmConnectV2Params_v2
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmConnectV2Params_v27versionE">
          <span class="pre">
           dcgmConnectV2Params_v2::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmConnectV2Params_v222persistAfterDisconnectE">
          <span class="pre">
           dcgmConnectV2Params_v2::persistAfterDisconnect
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmConnectV2Params_v29timeoutMsE">
          <span class="pre">
           dcgmConnectV2Params_v2::timeoutMs
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmConnectV2Params_v219addressIsUnixSocketE">
          <span class="pre">
           dcgmConnectV2Params_v2::addressIsUnixSocket
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv423dcgmHostengineHealth_v1">
        <span class="pre">
         dcgmHostengineHealth_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N23dcgmHostengineHealth_v17versionE">
          <span class="pre">
           dcgmHostengineHealth_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N23dcgmHostengineHealth_v113overallHealthE">
          <span class="pre">
           dcgmHostengineHealth_v1::overallHealth
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv421dcgmGroupEntityPair_t">
        <span class="pre">
         dcgmGroupEntityPair_t
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmGroupEntityPair_t13entityGroupIdE">
          <span class="pre">
           dcgmGroupEntityPair_t::entityGroupId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmGroupEntityPair_t8entityIdE">
          <span class="pre">
           dcgmGroupEntityPair_t::entityId
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv416dcgmGroupInfo_v2">
        <span class="pre">
         dcgmGroupInfo_v2
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N16dcgmGroupInfo_v27versionE">
          <span class="pre">
           dcgmGroupInfo_v2::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N16dcgmGroupInfo_v25countE">
          <span class="pre">
           dcgmGroupInfo_v2::count
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N16dcgmGroupInfo_v29groupNameE">
          <span class="pre">
           dcgmGroupInfo_v2::groupName
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N16dcgmGroupInfo_v210entityListE">
          <span class="pre">
           dcgmGroupInfo_v2::entityList
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv422dcgmMigHierarchyInfo_t">
        <span class="pre">
         dcgmMigHierarchyInfo_t
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmMigHierarchyInfo_t6entityE">
          <span class="pre">
           dcgmMigHierarchyInfo_t::entity
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmMigHierarchyInfo_t6parentE">
          <span class="pre">
           dcgmMigHierarchyInfo_t::parent
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmMigHierarchyInfo_t12sliceProfileE">
          <span class="pre">
           dcgmMigHierarchyInfo_t::sliceProfile
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv419dcgmMigEntityInfo_t">
        <span class="pre">
         dcgmMigEntityInfo_t
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmMigEntityInfo_t7gpuUuidE">
          <span class="pre">
           dcgmMigEntityInfo_t::gpuUuid
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmMigEntityInfo_t12nvmlGpuIndexE">
          <span class="pre">
           dcgmMigEntityInfo_t::nvmlGpuIndex
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmMigEntityInfo_t14nvmlInstanceIdE">
          <span class="pre">
           dcgmMigEntityInfo_t::nvmlInstanceId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmMigEntityInfo_t21nvmlComputeInstanceIdE">
          <span class="pre">
           dcgmMigEntityInfo_t::nvmlComputeInstanceId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmMigEntityInfo_t16nvmlMigProfileIdE">
          <span class="pre">
           dcgmMigEntityInfo_t::nvmlMigProfileId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmMigEntityInfo_t17nvmlProfileSlicesE">
          <span class="pre">
           dcgmMigEntityInfo_t::nvmlProfileSlices
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv423dcgmMigHierarchyInfo_v2">
        <span class="pre">
         dcgmMigHierarchyInfo_v2
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv419dcgmMigHierarchy_v2">
        <span class="pre">
         dcgmMigHierarchy_v2
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv429dcgmCpuHierarchyOwnedCores_v1">
        <span class="pre">
         dcgmCpuHierarchyOwnedCores_v1
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv419dcgmCpuHierarchy_v1">
        <span class="pre">
         dcgmCpuHierarchy_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmCpuHierarchy_v122dcgmCpuHierarchyCpu_v1E">
          <span class="pre">
           dcgmCpuHierarchy_v1::dcgmCpuHierarchyCpu_v1
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv421dcgmFieldGroupInfo_v1">
        <span class="pre">
         dcgmFieldGroupInfo_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmFieldGroupInfo_v17versionE">
          <span class="pre">
           dcgmFieldGroupInfo_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmFieldGroupInfo_v111numFieldIdsE">
          <span class="pre">
           dcgmFieldGroupInfo_v1::numFieldIds
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmFieldGroupInfo_v112fieldGroupIdE">
          <span class="pre">
           dcgmFieldGroupInfo_v1::fieldGroupId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmFieldGroupInfo_v114fieldGroupNameE">
          <span class="pre">
           dcgmFieldGroupInfo_v1::fieldGroupName
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmFieldGroupInfo_v18fieldIdsE">
          <span class="pre">
           dcgmFieldGroupInfo_v1::fieldIds
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv420dcgmAllFieldGroup_v1">
        <span class="pre">
         dcgmAllFieldGroup_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N20dcgmAllFieldGroup_v17versionE">
          <span class="pre">
           dcgmAllFieldGroup_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N20dcgmAllFieldGroup_v114numFieldGroupsE">
          <span class="pre">
           dcgmAllFieldGroup_v1::numFieldGroups
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N20dcgmAllFieldGroup_v111fieldGroupsE">
          <span class="pre">
           dcgmAllFieldGroup_v1::fieldGroups
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv415dcgmErrorInfo_t">
        <span class="pre">
         dcgmErrorInfo_t
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N15dcgmErrorInfo_t5gpuIdE">
          <span class="pre">
           dcgmErrorInfo_t::gpuId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N15dcgmErrorInfo_t7fieldIdE">
          <span class="pre">
           dcgmErrorInfo_t::fieldId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N15dcgmErrorInfo_t6statusE">
          <span class="pre">
           dcgmErrorInfo_t::status
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv415dcgmClockSet_v1">
        <span class="pre">
         dcgmClockSet_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N15dcgmClockSet_v17versionE">
          <span class="pre">
           dcgmClockSet_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N15dcgmClockSet_v18memClockE">
          <span class="pre">
           dcgmClockSet_v1::memClock
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N15dcgmClockSet_v17smClockE">
          <span class="pre">
           dcgmClockSet_v1::smClock
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv431dcgmDeviceSupportedClockSets_v1">
        <span class="pre">
         dcgmDeviceSupportedClockSets_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N31dcgmDeviceSupportedClockSets_v17versionE">
          <span class="pre">
           dcgmDeviceSupportedClockSets_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N31dcgmDeviceSupportedClockSets_v15countE">
          <span class="pre">
           dcgmDeviceSupportedClockSets_v1::count
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N31dcgmDeviceSupportedClockSets_v18clockSetE">
          <span class="pre">
           dcgmDeviceSupportedClockSets_v1::clockSet
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv431dcgmDevicePidAccountingStats_v1">
        <span class="pre">
         dcgmDevicePidAccountingStats_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N31dcgmDevicePidAccountingStats_v17versionE">
          <span class="pre">
           dcgmDevicePidAccountingStats_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N31dcgmDevicePidAccountingStats_v13pidE">
          <span class="pre">
           dcgmDevicePidAccountingStats_v1::pid
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N31dcgmDevicePidAccountingStats_v114gpuUtilizationE">
          <span class="pre">
           dcgmDevicePidAccountingStats_v1::gpuUtilization
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N31dcgmDevicePidAccountingStats_v117memoryUtilizationE">
          <span class="pre">
           dcgmDevicePidAccountingStats_v1::memoryUtilization
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N31dcgmDevicePidAccountingStats_v114maxMemoryUsageE">
          <span class="pre">
           dcgmDevicePidAccountingStats_v1::maxMemoryUsage
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N31dcgmDevicePidAccountingStats_v114startTimestampE">
          <span class="pre">
           dcgmDevicePidAccountingStats_v1::startTimestamp
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N31dcgmDevicePidAccountingStats_v114activeTimeUsecE">
          <span class="pre">
           dcgmDevicePidAccountingStats_v1::activeTimeUsec
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv421dcgmDeviceThermals_v1">
        <span class="pre">
         dcgmDeviceThermals_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmDeviceThermals_v17versionE">
          <span class="pre">
           dcgmDeviceThermals_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmDeviceThermals_v112slowdownTempE">
          <span class="pre">
           dcgmDeviceThermals_v1::slowdownTemp
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmDeviceThermals_v112shutdownTempE">
          <span class="pre">
           dcgmDeviceThermals_v1::shutdownTemp
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv424dcgmDevicePowerLimits_v1">
        <span class="pre">
         dcgmDevicePowerLimits_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmDevicePowerLimits_v17versionE">
          <span class="pre">
           dcgmDevicePowerLimits_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmDevicePowerLimits_v113curPowerLimitE">
          <span class="pre">
           dcgmDevicePowerLimits_v1::curPowerLimit
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmDevicePowerLimits_v117defaultPowerLimitE">
          <span class="pre">
           dcgmDevicePowerLimits_v1::defaultPowerLimit
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmDevicePowerLimits_v118enforcedPowerLimitE">
          <span class="pre">
           dcgmDevicePowerLimits_v1::enforcedPowerLimit
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmDevicePowerLimits_v113minPowerLimitE">
          <span class="pre">
           dcgmDevicePowerLimits_v1::minPowerLimit
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmDevicePowerLimits_v113maxPowerLimitE">
          <span class="pre">
           dcgmDevicePowerLimits_v1::maxPowerLimit
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv424dcgmDeviceIdentifiers_v1">
        <span class="pre">
         dcgmDeviceIdentifiers_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmDeviceIdentifiers_v17versionE">
          <span class="pre">
           dcgmDeviceIdentifiers_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmDeviceIdentifiers_v19brandNameE">
          <span class="pre">
           dcgmDeviceIdentifiers_v1::brandName
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmDeviceIdentifiers_v110deviceNameE">
          <span class="pre">
           dcgmDeviceIdentifiers_v1::deviceName
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmDeviceIdentifiers_v18pciBusIdE">
          <span class="pre">
           dcgmDeviceIdentifiers_v1::pciBusId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmDeviceIdentifiers_v16serialE">
          <span class="pre">
           dcgmDeviceIdentifiers_v1::serial
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmDeviceIdentifiers_v14uuidE">
          <span class="pre">
           dcgmDeviceIdentifiers_v1::uuid
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmDeviceIdentifiers_v15vbiosE">
          <span class="pre">
           dcgmDeviceIdentifiers_v1::vbios
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmDeviceIdentifiers_v119inforomImageVersionE">
          <span class="pre">
           dcgmDeviceIdentifiers_v1::inforomImageVersion
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmDeviceIdentifiers_v111pciDeviceIdE">
          <span class="pre">
           dcgmDeviceIdentifiers_v1::pciDeviceId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmDeviceIdentifiers_v114pciSubSystemIdE">
          <span class="pre">
           dcgmDeviceIdentifiers_v1::pciSubSystemId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmDeviceIdentifiers_v113driverVersionE">
          <span class="pre">
           dcgmDeviceIdentifiers_v1::driverVersion
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmDeviceIdentifiers_v118virtualizationModeE">
          <span class="pre">
           dcgmDeviceIdentifiers_v1::virtualizationMode
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv424dcgmDeviceMemoryUsage_v1">
        <span class="pre">
         dcgmDeviceMemoryUsage_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmDeviceMemoryUsage_v17versionE">
          <span class="pre">
           dcgmDeviceMemoryUsage_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmDeviceMemoryUsage_v19bar1TotalE">
          <span class="pre">
           dcgmDeviceMemoryUsage_v1::bar1Total
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmDeviceMemoryUsage_v17fbTotalE">
          <span class="pre">
           dcgmDeviceMemoryUsage_v1::fbTotal
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmDeviceMemoryUsage_v16fbUsedE">
          <span class="pre">
           dcgmDeviceMemoryUsage_v1::fbUsed
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmDeviceMemoryUsage_v16fbFreeE">
          <span class="pre">
           dcgmDeviceMemoryUsage_v1::fbFree
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv425dcgmDeviceVgpuUtilInfo_v1">
        <span class="pre">
         dcgmDeviceVgpuUtilInfo_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuUtilInfo_v17versionE">
          <span class="pre">
           dcgmDeviceVgpuUtilInfo_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuUtilInfo_v16vgpuIdE">
          <span class="pre">
           dcgmDeviceVgpuUtilInfo_v1::vgpuId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuUtilInfo_v16smUtilE">
          <span class="pre">
           dcgmDeviceVgpuUtilInfo_v1::smUtil
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuUtilInfo_v17memUtilE">
          <span class="pre">
           dcgmDeviceVgpuUtilInfo_v1::memUtil
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuUtilInfo_v17encUtilE">
          <span class="pre">
           dcgmDeviceVgpuUtilInfo_v1::encUtil
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuUtilInfo_v17decUtilE">
          <span class="pre">
           dcgmDeviceVgpuUtilInfo_v1::decUtil
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv421dcgmDeviceEncStats_v1">
        <span class="pre">
         dcgmDeviceEncStats_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmDeviceEncStats_v17versionE">
          <span class="pre">
           dcgmDeviceEncStats_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmDeviceEncStats_v112sessionCountE">
          <span class="pre">
           dcgmDeviceEncStats_v1::sessionCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmDeviceEncStats_v110averageFpsE">
          <span class="pre">
           dcgmDeviceEncStats_v1::averageFps
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmDeviceEncStats_v114averageLatencyE">
          <span class="pre">
           dcgmDeviceEncStats_v1::averageLatency
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv421dcgmDeviceFbcStats_v1">
        <span class="pre">
         dcgmDeviceFbcStats_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmDeviceFbcStats_v17versionE">
          <span class="pre">
           dcgmDeviceFbcStats_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmDeviceFbcStats_v112sessionCountE">
          <span class="pre">
           dcgmDeviceFbcStats_v1::sessionCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmDeviceFbcStats_v110averageFpsE">
          <span class="pre">
           dcgmDeviceFbcStats_v1::averageFps
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmDeviceFbcStats_v114averageLatencyE">
          <span class="pre">
           dcgmDeviceFbcStats_v1::averageLatency
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv427dcgmDeviceFbcSessionInfo_v1">
        <span class="pre">
         dcgmDeviceFbcSessionInfo_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N27dcgmDeviceFbcSessionInfo_v17versionE">
          <span class="pre">
           dcgmDeviceFbcSessionInfo_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N27dcgmDeviceFbcSessionInfo_v19sessionIdE">
          <span class="pre">
           dcgmDeviceFbcSessionInfo_v1::sessionId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N27dcgmDeviceFbcSessionInfo_v13pidE">
          <span class="pre">
           dcgmDeviceFbcSessionInfo_v1::pid
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N27dcgmDeviceFbcSessionInfo_v16vgpuIdE">
          <span class="pre">
           dcgmDeviceFbcSessionInfo_v1::vgpuId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N27dcgmDeviceFbcSessionInfo_v114displayOrdinalE">
          <span class="pre">
           dcgmDeviceFbcSessionInfo_v1::displayOrdinal
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N27dcgmDeviceFbcSessionInfo_v111sessionTypeE">
          <span class="pre">
           dcgmDeviceFbcSessionInfo_v1::sessionType
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N27dcgmDeviceFbcSessionInfo_v112sessionFlagsE">
          <span class="pre">
           dcgmDeviceFbcSessionInfo_v1::sessionFlags
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N27dcgmDeviceFbcSessionInfo_v114hMaxResolutionE">
          <span class="pre">
           dcgmDeviceFbcSessionInfo_v1::hMaxResolution
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N27dcgmDeviceFbcSessionInfo_v114vMaxResolutionE">
          <span class="pre">
           dcgmDeviceFbcSessionInfo_v1::vMaxResolution
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N27dcgmDeviceFbcSessionInfo_v111hResolutionE">
          <span class="pre">
           dcgmDeviceFbcSessionInfo_v1::hResolution
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N27dcgmDeviceFbcSessionInfo_v111vResolutionE">
          <span class="pre">
           dcgmDeviceFbcSessionInfo_v1::vResolution
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N27dcgmDeviceFbcSessionInfo_v110averageFpsE">
          <span class="pre">
           dcgmDeviceFbcSessionInfo_v1::averageFps
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N27dcgmDeviceFbcSessionInfo_v114averageLatencyE">
          <span class="pre">
           dcgmDeviceFbcSessionInfo_v1::averageLatency
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv424dcgmDeviceFbcSessions_v1">
        <span class="pre">
         dcgmDeviceFbcSessions_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmDeviceFbcSessions_v17versionE">
          <span class="pre">
           dcgmDeviceFbcSessions_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmDeviceFbcSessions_v112sessionCountE">
          <span class="pre">
           dcgmDeviceFbcSessions_v1::sessionCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmDeviceFbcSessions_v111sessionInfoE">
          <span class="pre">
           dcgmDeviceFbcSessions_v1::sessionInfo
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv428dcgmDeviceVgpuEncSessions_v1">
        <span class="pre">
         dcgmDeviceVgpuEncSessions_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N28dcgmDeviceVgpuEncSessions_v17versionE">
          <span class="pre">
           dcgmDeviceVgpuEncSessions_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N28dcgmDeviceVgpuEncSessions_v16vgpuIdE">
          <span class="pre">
           dcgmDeviceVgpuEncSessions_v1::vgpuId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N28dcgmDeviceVgpuEncSessions_v19sessionIdE">
          <span class="pre">
           dcgmDeviceVgpuEncSessions_v1::sessionId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N28dcgmDeviceVgpuEncSessions_v13pidE">
          <span class="pre">
           dcgmDeviceVgpuEncSessions_v1::pid
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N28dcgmDeviceVgpuEncSessions_v19codecTypeE">
          <span class="pre">
           dcgmDeviceVgpuEncSessions_v1::codecType
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N28dcgmDeviceVgpuEncSessions_v111hResolutionE">
          <span class="pre">
           dcgmDeviceVgpuEncSessions_v1::hResolution
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N28dcgmDeviceVgpuEncSessions_v111vResolutionE">
          <span class="pre">
           dcgmDeviceVgpuEncSessions_v1::vResolution
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N28dcgmDeviceVgpuEncSessions_v110averageFpsE">
          <span class="pre">
           dcgmDeviceVgpuEncSessions_v1::averageFps
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N28dcgmDeviceVgpuEncSessions_v114averageLatencyE">
          <span class="pre">
           dcgmDeviceVgpuEncSessions_v1::averageLatency
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv432dcgmDeviceVgpuProcessUtilInfo_v1">
        <span class="pre">
         dcgmDeviceVgpuProcessUtilInfo_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N32dcgmDeviceVgpuProcessUtilInfo_v17versionE">
          <span class="pre">
           dcgmDeviceVgpuProcessUtilInfo_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N32dcgmDeviceVgpuProcessUtilInfo_v16vgpuIdE">
          <span class="pre">
           dcgmDeviceVgpuProcessUtilInfo_v1::vgpuId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N32dcgmDeviceVgpuProcessUtilInfo_v123vgpuProcessSamplesCountE">
          <span class="pre">
           dcgmDeviceVgpuProcessUtilInfo_v1::vgpuProcessSamplesCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N32dcgmDeviceVgpuProcessUtilInfo_v13pidE">
          <span class="pre">
           dcgmDeviceVgpuProcessUtilInfo_v1::pid
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N32dcgmDeviceVgpuProcessUtilInfo_v111processNameE">
          <span class="pre">
           dcgmDeviceVgpuProcessUtilInfo_v1::processName
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N32dcgmDeviceVgpuProcessUtilInfo_v16smUtilE">
          <span class="pre">
           dcgmDeviceVgpuProcessUtilInfo_v1::smUtil
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N32dcgmDeviceVgpuProcessUtilInfo_v17memUtilE">
          <span class="pre">
           dcgmDeviceVgpuProcessUtilInfo_v1::memUtil
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N32dcgmDeviceVgpuProcessUtilInfo_v17encUtilE">
          <span class="pre">
           dcgmDeviceVgpuProcessUtilInfo_v1::encUtil
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N32dcgmDeviceVgpuProcessUtilInfo_v17decUtilE">
          <span class="pre">
           dcgmDeviceVgpuProcessUtilInfo_v1::decUtil
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv425dcgmDeviceVgpuTypeInfo_v1">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v17versionE">
          <span class="pre">
           dcgmDeviceVgpuTypeInfo_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v112vgpuTypeInfoE">
          <span class="pre">
           dcgmDeviceVgpuTypeInfo_v1::vgpuTypeInfo
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v112vgpuTypeNameE">
          <span class="pre">
           dcgmDeviceVgpuTypeInfo_v1::vgpuTypeName
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v113vgpuTypeClassE">
          <span class="pre">
           dcgmDeviceVgpuTypeInfo_v1::vgpuTypeClass
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v115vgpuTypeLicenseE">
          <span class="pre">
           dcgmDeviceVgpuTypeInfo_v1::vgpuTypeLicense
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v18deviceIdE">
          <span class="pre">
           dcgmDeviceVgpuTypeInfo_v1::deviceId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v111subsystemIdE">
          <span class="pre">
           dcgmDeviceVgpuTypeInfo_v1::subsystemId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v115numDisplayHeadsE">
          <span class="pre">
           dcgmDeviceVgpuTypeInfo_v1::numDisplayHeads
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v112maxInstancesE">
          <span class="pre">
           dcgmDeviceVgpuTypeInfo_v1::maxInstances
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v114frameRateLimitE">
          <span class="pre">
           dcgmDeviceVgpuTypeInfo_v1::frameRateLimit
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v114maxResolutionXE">
          <span class="pre">
           dcgmDeviceVgpuTypeInfo_v1::maxResolutionX
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v114maxResolutionYE">
          <span class="pre">
           dcgmDeviceVgpuTypeInfo_v1::maxResolutionY
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v17fbTotalE">
          <span class="pre">
           dcgmDeviceVgpuTypeInfo_v1::fbTotal
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv425dcgmDeviceVgpuTypeInfo_v2">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_v2
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v27versionE">
          <span class="pre">
           dcgmDeviceVgpuTypeInfo_v2::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v212vgpuTypeInfoE">
          <span class="pre">
           dcgmDeviceVgpuTypeInfo_v2::vgpuTypeInfo
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v212vgpuTypeNameE">
          <span class="pre">
           dcgmDeviceVgpuTypeInfo_v2::vgpuTypeName
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v213vgpuTypeClassE">
          <span class="pre">
           dcgmDeviceVgpuTypeInfo_v2::vgpuTypeClass
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v215vgpuTypeLicenseE">
          <span class="pre">
           dcgmDeviceVgpuTypeInfo_v2::vgpuTypeLicense
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v28deviceIdE">
          <span class="pre">
           dcgmDeviceVgpuTypeInfo_v2::deviceId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v211subsystemIdE">
          <span class="pre">
           dcgmDeviceVgpuTypeInfo_v2::subsystemId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v215numDisplayHeadsE">
          <span class="pre">
           dcgmDeviceVgpuTypeInfo_v2::numDisplayHeads
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v212maxInstancesE">
          <span class="pre">
           dcgmDeviceVgpuTypeInfo_v2::maxInstances
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v214frameRateLimitE">
          <span class="pre">
           dcgmDeviceVgpuTypeInfo_v2::frameRateLimit
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v214maxResolutionXE">
          <span class="pre">
           dcgmDeviceVgpuTypeInfo_v2::maxResolutionX
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v214maxResolutionYE">
          <span class="pre">
           dcgmDeviceVgpuTypeInfo_v2::maxResolutionY
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v27fbTotalE">
          <span class="pre">
           dcgmDeviceVgpuTypeInfo_v2::fbTotal
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v220gpuInstanceProfileIdE">
          <span class="pre">
           dcgmDeviceVgpuTypeInfo_v2::gpuInstanceProfileId
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv434dcgmDeviceSupportedVgpuTypeInfo_v1">
        <span class="pre">
         dcgmDeviceSupportedVgpuTypeInfo_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N34dcgmDeviceSupportedVgpuTypeInfo_v17versionE">
          <span class="pre">
           dcgmDeviceSupportedVgpuTypeInfo_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N34dcgmDeviceSupportedVgpuTypeInfo_v18deviceIdE">
          <span class="pre">
           dcgmDeviceSupportedVgpuTypeInfo_v1::deviceId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N34dcgmDeviceSupportedVgpuTypeInfo_v111subsystemIdE">
          <span class="pre">
           dcgmDeviceSupportedVgpuTypeInfo_v1::subsystemId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N34dcgmDeviceSupportedVgpuTypeInfo_v115numDisplayHeadsE">
          <span class="pre">
           dcgmDeviceSupportedVgpuTypeInfo_v1::numDisplayHeads
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N34dcgmDeviceSupportedVgpuTypeInfo_v112maxInstancesE">
          <span class="pre">
           dcgmDeviceSupportedVgpuTypeInfo_v1::maxInstances
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N34dcgmDeviceSupportedVgpuTypeInfo_v114frameRateLimitE">
          <span class="pre">
           dcgmDeviceSupportedVgpuTypeInfo_v1::frameRateLimit
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N34dcgmDeviceSupportedVgpuTypeInfo_v114maxResolutionXE">
          <span class="pre">
           dcgmDeviceSupportedVgpuTypeInfo_v1::maxResolutionX
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N34dcgmDeviceSupportedVgpuTypeInfo_v114maxResolutionYE">
          <span class="pre">
           dcgmDeviceSupportedVgpuTypeInfo_v1::maxResolutionY
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N34dcgmDeviceSupportedVgpuTypeInfo_v17fbTotalE">
          <span class="pre">
           dcgmDeviceSupportedVgpuTypeInfo_v1::fbTotal
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N34dcgmDeviceSupportedVgpuTypeInfo_v120gpuInstanceProfileIdE">
          <span class="pre">
           dcgmDeviceSupportedVgpuTypeInfo_v1::gpuInstanceProfileId
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv421dcgmDeviceSettings_v2">
        <span class="pre">
         dcgmDeviceSettings_v2
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv423dcgmDeviceAttributes_v3">
        <span class="pre">
         dcgmDeviceAttributes_v3
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N23dcgmDeviceAttributes_v37versionE">
          <span class="pre">
           dcgmDeviceAttributes_v3::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N23dcgmDeviceAttributes_v39clockSetsE">
          <span class="pre">
           dcgmDeviceAttributes_v3::clockSets
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N23dcgmDeviceAttributes_v315thermalSettingsE">
          <span class="pre">
           dcgmDeviceAttributes_v3::thermalSettings
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N23dcgmDeviceAttributes_v311powerLimitsE">
          <span class="pre">
           dcgmDeviceAttributes_v3::powerLimits
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N23dcgmDeviceAttributes_v311identifiersE">
          <span class="pre">
           dcgmDeviceAttributes_v3::identifiers
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N23dcgmDeviceAttributes_v311memoryUsageE">
          <span class="pre">
           dcgmDeviceAttributes_v3::memoryUsage
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N23dcgmDeviceAttributes_v38settingsE">
          <span class="pre">
           dcgmDeviceAttributes_v3::settings
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv430dcgmDeviceMigAttributesInfo_v1">
        <span class="pre">
         dcgmDeviceMigAttributesInfo_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N30dcgmDeviceMigAttributesInfo_v17versionE">
          <span class="pre">
           dcgmDeviceMigAttributesInfo_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N30dcgmDeviceMigAttributesInfo_v113gpuInstanceIdE">
          <span class="pre">
           dcgmDeviceMigAttributesInfo_v1::gpuInstanceId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N30dcgmDeviceMigAttributesInfo_v117computeInstanceIdE">
          <span class="pre">
           dcgmDeviceMigAttributesInfo_v1::computeInstanceId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N30dcgmDeviceMigAttributesInfo_v119multiprocessorCountE">
          <span class="pre">
           dcgmDeviceMigAttributesInfo_v1::multiprocessorCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N30dcgmDeviceMigAttributesInfo_v121sharedCopyEngineCountE">
          <span class="pre">
           dcgmDeviceMigAttributesInfo_v1::sharedCopyEngineCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N30dcgmDeviceMigAttributesInfo_v118sharedDecoderCountE">
          <span class="pre">
           dcgmDeviceMigAttributesInfo_v1::sharedDecoderCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N30dcgmDeviceMigAttributesInfo_v118sharedEncoderCountE">
          <span class="pre">
           dcgmDeviceMigAttributesInfo_v1::sharedEncoderCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N30dcgmDeviceMigAttributesInfo_v115sharedJpegCountE">
          <span class="pre">
           dcgmDeviceMigAttributesInfo_v1::sharedJpegCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N30dcgmDeviceMigAttributesInfo_v114sharedOfaCountE">
          <span class="pre">
           dcgmDeviceMigAttributesInfo_v1::sharedOfaCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N30dcgmDeviceMigAttributesInfo_v121gpuInstanceSliceCountE">
          <span class="pre">
           dcgmDeviceMigAttributesInfo_v1::gpuInstanceSliceCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N30dcgmDeviceMigAttributesInfo_v125computeInstanceSliceCountE">
          <span class="pre">
           dcgmDeviceMigAttributesInfo_v1::computeInstanceSliceCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N30dcgmDeviceMigAttributesInfo_v112memorySizeMBE">
          <span class="pre">
           dcgmDeviceMigAttributesInfo_v1::memorySizeMB
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv426dcgmDeviceMigAttributes_v1">
        <span class="pre">
         dcgmDeviceMigAttributes_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmDeviceMigAttributes_v17versionE">
          <span class="pre">
           dcgmDeviceMigAttributes_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmDeviceMigAttributes_v115migDevicesCountE">
          <span class="pre">
           dcgmDeviceMigAttributes_v1::migDevicesCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmDeviceMigAttributes_v117migAttributesInfoE">
          <span class="pre">
           dcgmDeviceMigAttributes_v1::migAttributesInfo
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv429dcgmGpuInstanceProfileInfo_v1">
        <span class="pre">
         dcgmGpuInstanceProfileInfo_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N29dcgmGpuInstanceProfileInfo_v17versionE">
          <span class="pre">
           dcgmGpuInstanceProfileInfo_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N29dcgmGpuInstanceProfileInfo_v12idE">
          <span class="pre">
           dcgmGpuInstanceProfileInfo_v1::id
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N29dcgmGpuInstanceProfileInfo_v114isP2pSupportedE">
          <span class="pre">
           dcgmGpuInstanceProfileInfo_v1::isP2pSupported
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N29dcgmGpuInstanceProfileInfo_v110sliceCountE">
          <span class="pre">
           dcgmGpuInstanceProfileInfo_v1::sliceCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N29dcgmGpuInstanceProfileInfo_v113instanceCountE">
          <span class="pre">
           dcgmGpuInstanceProfileInfo_v1::instanceCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N29dcgmGpuInstanceProfileInfo_v119multiprocessorCountE">
          <span class="pre">
           dcgmGpuInstanceProfileInfo_v1::multiprocessorCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N29dcgmGpuInstanceProfileInfo_v115copyEngineCountE">
          <span class="pre">
           dcgmGpuInstanceProfileInfo_v1::copyEngineCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N29dcgmGpuInstanceProfileInfo_v112decoderCountE">
          <span class="pre">
           dcgmGpuInstanceProfileInfo_v1::decoderCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N29dcgmGpuInstanceProfileInfo_v112encoderCountE">
          <span class="pre">
           dcgmGpuInstanceProfileInfo_v1::encoderCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N29dcgmGpuInstanceProfileInfo_v19jpegCountE">
          <span class="pre">
           dcgmGpuInstanceProfileInfo_v1::jpegCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N29dcgmGpuInstanceProfileInfo_v18ofaCountE">
          <span class="pre">
           dcgmGpuInstanceProfileInfo_v1::ofaCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N29dcgmGpuInstanceProfileInfo_v112memorySizeMBE">
          <span class="pre">
           dcgmGpuInstanceProfileInfo_v1::memorySizeMB
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv426dcgmGpuInstanceProfiles_v1">
        <span class="pre">
         dcgmGpuInstanceProfiles_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmGpuInstanceProfiles_v17versionE">
          <span class="pre">
           dcgmGpuInstanceProfiles_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmGpuInstanceProfiles_v112profileCountE">
          <span class="pre">
           dcgmGpuInstanceProfiles_v1::profileCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmGpuInstanceProfiles_v111profileInfoE">
          <span class="pre">
           dcgmGpuInstanceProfiles_v1::profileInfo
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv433dcgmComputeInstanceProfileInfo_v1">
        <span class="pre">
         dcgmComputeInstanceProfileInfo_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N33dcgmComputeInstanceProfileInfo_v17versionE">
          <span class="pre">
           dcgmComputeInstanceProfileInfo_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N33dcgmComputeInstanceProfileInfo_v113gpuInstanceIdE">
          <span class="pre">
           dcgmComputeInstanceProfileInfo_v1::gpuInstanceId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N33dcgmComputeInstanceProfileInfo_v12idE">
          <span class="pre">
           dcgmComputeInstanceProfileInfo_v1::id
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N33dcgmComputeInstanceProfileInfo_v110sliceCountE">
          <span class="pre">
           dcgmComputeInstanceProfileInfo_v1::sliceCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N33dcgmComputeInstanceProfileInfo_v113instanceCountE">
          <span class="pre">
           dcgmComputeInstanceProfileInfo_v1::instanceCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N33dcgmComputeInstanceProfileInfo_v119multiprocessorCountE">
          <span class="pre">
           dcgmComputeInstanceProfileInfo_v1::multiprocessorCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N33dcgmComputeInstanceProfileInfo_v121sharedCopyEngineCountE">
          <span class="pre">
           dcgmComputeInstanceProfileInfo_v1::sharedCopyEngineCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N33dcgmComputeInstanceProfileInfo_v118sharedDecoderCountE">
          <span class="pre">
           dcgmComputeInstanceProfileInfo_v1::sharedDecoderCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N33dcgmComputeInstanceProfileInfo_v118sharedEncoderCountE">
          <span class="pre">
           dcgmComputeInstanceProfileInfo_v1::sharedEncoderCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N33dcgmComputeInstanceProfileInfo_v115sharedJpegCountE">
          <span class="pre">
           dcgmComputeInstanceProfileInfo_v1::sharedJpegCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N33dcgmComputeInstanceProfileInfo_v114sharedOfaCountE">
          <span class="pre">
           dcgmComputeInstanceProfileInfo_v1::sharedOfaCount
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv430dcgmComputeInstanceProfiles_v1">
        <span class="pre">
         dcgmComputeInstanceProfiles_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N30dcgmComputeInstanceProfiles_v17versionE">
          <span class="pre">
           dcgmComputeInstanceProfiles_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N30dcgmComputeInstanceProfiles_v112profileCountE">
          <span class="pre">
           dcgmComputeInstanceProfiles_v1::profileCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N30dcgmComputeInstanceProfiles_v111profileInfoE">
          <span class="pre">
           dcgmComputeInstanceProfiles_v1::profileInfo
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv429dcgmConfigPerfStateSettings_t">
        <span class="pre">
         dcgmConfigPerfStateSettings_t
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N29dcgmConfigPerfStateSettings_t9syncBoostE">
          <span class="pre">
           dcgmConfigPerfStateSettings_t::syncBoost
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N29dcgmConfigPerfStateSettings_t12targetClocksE">
          <span class="pre">
           dcgmConfigPerfStateSettings_t::targetClocks
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv422dcgmConfigPowerLimit_t">
        <span class="pre">
         dcgmConfigPowerLimit_t
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmConfigPowerLimit_t4typeE">
          <span class="pre">
           dcgmConfigPowerLimit_t::type
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmConfigPowerLimit_t3valE">
          <span class="pre">
           dcgmConfigPowerLimit_t::val
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv413dcgmConfig_v1">
        <span class="pre">
         dcgmConfig_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N13dcgmConfig_v17versionE">
          <span class="pre">
           dcgmConfig_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N13dcgmConfig_v15gpuIdE">
          <span class="pre">
           dcgmConfig_v1::gpuId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N13dcgmConfig_v17eccModeE">
          <span class="pre">
           dcgmConfig_v1::eccMode
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N13dcgmConfig_v111computeModeE">
          <span class="pre">
           dcgmConfig_v1::computeMode
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N13dcgmConfig_v19perfStateE">
          <span class="pre">
           dcgmConfig_v1::perfState
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N13dcgmConfig_v110powerLimitE">
          <span class="pre">
           dcgmConfig_v1::powerLimit
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv422dcgmPolicyViolation_v1">
        <span class="pre">
         dcgmPolicyViolation_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmPolicyViolation_v17versionE">
          <span class="pre">
           dcgmPolicyViolation_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmPolicyViolation_v114notifyOnEccDbeE">
          <span class="pre">
           dcgmPolicyViolation_v1::notifyOnEccDbe
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmPolicyViolation_v116notifyOnPciEventE">
          <span class="pre">
           dcgmPolicyViolation_v1::notifyOnPciEvent
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmPolicyViolation_v123notifyOnMaxRetiredPagesE">
          <span class="pre">
           dcgmPolicyViolation_v1::notifyOnMaxRetiredPages
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv428dcgmPolicyConditionParams_st">
        <span class="pre">
         dcgmPolicyConditionParams_st
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv427dcgmPolicyViolationNotify_t">
        <span class="pre">
         dcgmPolicyViolationNotify_t
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N27dcgmPolicyViolationNotify_t5gpuIdE">
          <span class="pre">
           dcgmPolicyViolationNotify_t::gpuId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N27dcgmPolicyViolationNotify_t17violationOccurredE">
          <span class="pre">
           dcgmPolicyViolationNotify_t::violationOccurred
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv413dcgmPolicy_v1">
        <span class="pre">
         dcgmPolicy_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N13dcgmPolicy_v17versionE">
          <span class="pre">
           dcgmPolicy_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N13dcgmPolicy_v19conditionE">
          <span class="pre">
           dcgmPolicy_v1::condition
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N13dcgmPolicy_v14modeE">
          <span class="pre">
           dcgmPolicy_v1::mode
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N13dcgmPolicy_v19isolationE">
          <span class="pre">
           dcgmPolicy_v1::isolation
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N13dcgmPolicy_v16actionE">
          <span class="pre">
           dcgmPolicy_v1::action
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N13dcgmPolicy_v110validationE">
          <span class="pre">
           dcgmPolicy_v1::validation
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N13dcgmPolicy_v18responseE">
          <span class="pre">
           dcgmPolicy_v1::response
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N13dcgmPolicy_v15parmsE">
          <span class="pre">
           dcgmPolicy_v1::parms
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv424dcgmPolicyConditionDbe_t">
        <span class="pre">
         dcgmPolicyConditionDbe_t
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmPolicyConditionDbe_t9timestampE">
          <span class="pre">
           dcgmPolicyConditionDbe_t::timestamp
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmPolicyConditionDbe_t8locationE">
          <span class="pre">
           dcgmPolicyConditionDbe_t::location
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmPolicyConditionDbe_t9numerrorsE">
          <span class="pre">
           dcgmPolicyConditionDbe_t::numerrors
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv424dcgmPolicyConditionPci_t">
        <span class="pre">
         dcgmPolicyConditionPci_t
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmPolicyConditionPci_t9timestampE">
          <span class="pre">
           dcgmPolicyConditionPci_t::timestamp
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmPolicyConditionPci_t7counterE">
          <span class="pre">
           dcgmPolicyConditionPci_t::counter
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv424dcgmPolicyConditionMpr_t">
        <span class="pre">
         dcgmPolicyConditionMpr_t
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmPolicyConditionMpr_t9timestampE">
          <span class="pre">
           dcgmPolicyConditionMpr_t::timestamp
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmPolicyConditionMpr_t8sbepagesE">
          <span class="pre">
           dcgmPolicyConditionMpr_t::sbepages
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmPolicyConditionMpr_t8dbepagesE">
          <span class="pre">
           dcgmPolicyConditionMpr_t::dbepages
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv428dcgmPolicyConditionThermal_t">
        <span class="pre">
         dcgmPolicyConditionThermal_t
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N28dcgmPolicyConditionThermal_t9timestampE">
          <span class="pre">
           dcgmPolicyConditionThermal_t::timestamp
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N28dcgmPolicyConditionThermal_t16thermalViolationE">
          <span class="pre">
           dcgmPolicyConditionThermal_t::thermalViolation
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv426dcgmPolicyConditionPower_t">
        <span class="pre">
         dcgmPolicyConditionPower_t
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmPolicyConditionPower_t9timestampE">
          <span class="pre">
           dcgmPolicyConditionPower_t::timestamp
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmPolicyConditionPower_t14powerViolationE">
          <span class="pre">
           dcgmPolicyConditionPower_t::powerViolation
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv427dcgmPolicyConditionNvlink_t">
        <span class="pre">
         dcgmPolicyConditionNvlink_t
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N27dcgmPolicyConditionNvlink_t9timestampE">
          <span class="pre">
           dcgmPolicyConditionNvlink_t::timestamp
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N27dcgmPolicyConditionNvlink_t7fieldIdE">
          <span class="pre">
           dcgmPolicyConditionNvlink_t::fieldId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N27dcgmPolicyConditionNvlink_t7counterE">
          <span class="pre">
           dcgmPolicyConditionNvlink_t::counter
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv424dcgmPolicyConditionXID_t">
        <span class="pre">
         dcgmPolicyConditionXID_t
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmPolicyConditionXID_t9timestampE">
          <span class="pre">
           dcgmPolicyConditionXID_t::timestamp
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmPolicyConditionXID_t6errnumE">
          <span class="pre">
           dcgmPolicyConditionXID_t::errnum
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv429dcgmPolicyCallbackResponse_v1">
        <span class="pre">
         dcgmPolicyCallbackResponse_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N29dcgmPolicyCallbackResponse_v17versionE">
          <span class="pre">
           dcgmPolicyCallbackResponse_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N29dcgmPolicyCallbackResponse_v19conditionE">
          <span class="pre">
           dcgmPolicyCallbackResponse_v1::condition
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N29dcgmPolicyCallbackResponse_v13dbeE">
          <span class="pre">
           dcgmPolicyCallbackResponse_v1::dbe
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N29dcgmPolicyCallbackResponse_v13pciE">
          <span class="pre">
           dcgmPolicyCallbackResponse_v1::pci
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N29dcgmPolicyCallbackResponse_v13mprE">
          <span class="pre">
           dcgmPolicyCallbackResponse_v1::mpr
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N29dcgmPolicyCallbackResponse_v17thermalE">
          <span class="pre">
           dcgmPolicyCallbackResponse_v1::thermal
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N29dcgmPolicyCallbackResponse_v15powerE">
          <span class="pre">
           dcgmPolicyCallbackResponse_v1::power
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N29dcgmPolicyCallbackResponse_v16nvlinkE">
          <span class="pre">
           dcgmPolicyCallbackResponse_v1::nvlink
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N29dcgmPolicyCallbackResponse_v13xidE">
          <span class="pre">
           dcgmPolicyCallbackResponse_v1::xid
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv417dcgmFieldValue_v1">
        <span class="pre">
         dcgmFieldValue_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmFieldValue_v17versionE">
          <span class="pre">
           dcgmFieldValue_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmFieldValue_v17fieldIdE">
          <span class="pre">
           dcgmFieldValue_v1::fieldId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmFieldValue_v19fieldTypeE">
          <span class="pre">
           dcgmFieldValue_v1::fieldType
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmFieldValue_v16statusE">
          <span class="pre">
           dcgmFieldValue_v1::status
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmFieldValue_v12tsE">
          <span class="pre">
           dcgmFieldValue_v1::ts
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmFieldValue_v13i64E">
          <span class="pre">
           dcgmFieldValue_v1::i64
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmFieldValue_v13dblE">
          <span class="pre">
           dcgmFieldValue_v1::dbl
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmFieldValue_v13strE">
          <span class="pre">
           dcgmFieldValue_v1::str
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmFieldValue_v14blobE">
          <span class="pre">
           dcgmFieldValue_v1::blob
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmFieldValue_v15valueE">
          <span class="pre">
           dcgmFieldValue_v1::value
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv417dcgmFieldValue_v2">
        <span class="pre">
         dcgmFieldValue_v2
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmFieldValue_v27versionE">
          <span class="pre">
           dcgmFieldValue_v2::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmFieldValue_v213entityGroupIdE">
          <span class="pre">
           dcgmFieldValue_v2::entityGroupId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmFieldValue_v28entityIdE">
          <span class="pre">
           dcgmFieldValue_v2::entityId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmFieldValue_v27fieldIdE">
          <span class="pre">
           dcgmFieldValue_v2::fieldId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmFieldValue_v29fieldTypeE">
          <span class="pre">
           dcgmFieldValue_v2::fieldType
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmFieldValue_v26statusE">
          <span class="pre">
           dcgmFieldValue_v2::status
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmFieldValue_v26unusedE">
          <span class="pre">
           dcgmFieldValue_v2::unused
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmFieldValue_v22tsE">
          <span class="pre">
           dcgmFieldValue_v2::ts
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmFieldValue_v23i64E">
          <span class="pre">
           dcgmFieldValue_v2::i64
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmFieldValue_v23dblE">
          <span class="pre">
           dcgmFieldValue_v2::dbl
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmFieldValue_v23strE">
          <span class="pre">
           dcgmFieldValue_v2::str
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmFieldValue_v24blobE">
          <span class="pre">
           dcgmFieldValue_v2::blob
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N17dcgmFieldValue_v25valueE">
          <span class="pre">
           dcgmFieldValue_v2::value
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv422dcgmStatSummaryInt64_t">
        <span class="pre">
         dcgmStatSummaryInt64_t
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmStatSummaryInt64_t8minValueE">
          <span class="pre">
           dcgmStatSummaryInt64_t::minValue
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmStatSummaryInt64_t8maxValueE">
          <span class="pre">
           dcgmStatSummaryInt64_t::maxValue
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmStatSummaryInt64_t7averageE">
          <span class="pre">
           dcgmStatSummaryInt64_t::average
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv422dcgmStatSummaryInt32_t">
        <span class="pre">
         dcgmStatSummaryInt32_t
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmStatSummaryInt32_t8minValueE">
          <span class="pre">
           dcgmStatSummaryInt32_t::minValue
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmStatSummaryInt32_t8maxValueE">
          <span class="pre">
           dcgmStatSummaryInt32_t::maxValue
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmStatSummaryInt32_t7averageE">
          <span class="pre">
           dcgmStatSummaryInt32_t::average
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv421dcgmStatSummaryFp64_t">
        <span class="pre">
         dcgmStatSummaryFp64_t
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmStatSummaryFp64_t8minValueE">
          <span class="pre">
           dcgmStatSummaryFp64_t::minValue
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmStatSummaryFp64_t8maxValueE">
          <span class="pre">
           dcgmStatSummaryFp64_t::maxValue
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmStatSummaryFp64_t7averageE">
          <span class="pre">
           dcgmStatSummaryFp64_t::average
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv421dcgmDiagErrorDetail_t">
        <span class="pre">
         dcgmDiagErrorDetail_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv422dcgmDiagErrorDetail_v2">
        <span class="pre">
         dcgmDiagErrorDetail_v2
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmDiagErrorDetail_v28categoryE">
          <span class="pre">
           dcgmDiagErrorDetail_v2::category
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmDiagErrorDetail_v28severityE">
          <span class="pre">
           dcgmDiagErrorDetail_v2::severity
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv418dcgmIncidentInfo_t">
        <span class="pre">
         dcgmIncidentInfo_t
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmIncidentInfo_t6systemE">
          <span class="pre">
           dcgmIncidentInfo_t::system
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmIncidentInfo_t6healthE">
          <span class="pre">
           dcgmIncidentInfo_t::health
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmIncidentInfo_t5errorE">
          <span class="pre">
           dcgmIncidentInfo_t::error
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmIncidentInfo_t10entityInfoE">
          <span class="pre">
           dcgmIncidentInfo_t::entityInfo
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv421dcgmHealthResponse_v4">
        <span class="pre">
         dcgmHealthResponse_v4
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmHealthResponse_v47versionE">
          <span class="pre">
           dcgmHealthResponse_v4::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmHealthResponse_v413overallHealthE">
          <span class="pre">
           dcgmHealthResponse_v4::overallHealth
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmHealthResponse_v413incidentCountE">
          <span class="pre">
           dcgmHealthResponse_v4::incidentCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmHealthResponse_v49incidentsE">
          <span class="pre">
           dcgmHealthResponse_v4::incidents
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv422dcgmHealthSetParams_v2">
        <span class="pre">
         dcgmHealthSetParams_v2
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmHealthSetParams_v27versionE">
          <span class="pre">
           dcgmHealthSetParams_v2::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmHealthSetParams_v27groupIdE">
          <span class="pre">
           dcgmHealthSetParams_v2::groupId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmHealthSetParams_v27systemsE">
          <span class="pre">
           dcgmHealthSetParams_v2::systems
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmHealthSetParams_v214updateIntervalE">
          <span class="pre">
           dcgmHealthSetParams_v2::updateInterval
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmHealthSetParams_v210maxKeepAgeE">
          <span class="pre">
           dcgmHealthSetParams_v2::maxKeepAge
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv421dcgmProcessUtilInfo_t">
        <span class="pre">
         dcgmProcessUtilInfo_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv423dcgmProcessUtilSample_t">
        <span class="pre">
         dcgmProcessUtilSample_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv419dcgmPidSingleInfo_t">
        <span class="pre">
         dcgmPidSingleInfo_t
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t5gpuIdE">
          <span class="pre">
           dcgmPidSingleInfo_t::gpuId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t14energyConsumedE">
          <span class="pre">
           dcgmPidSingleInfo_t::energyConsumed
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t15pcieRxBandwidthE">
          <span class="pre">
           dcgmPidSingleInfo_t::pcieRxBandwidth
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t15pcieTxBandwidthE">
          <span class="pre">
           dcgmPidSingleInfo_t::pcieTxBandwidth
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t11pcieReplaysE">
          <span class="pre">
           dcgmPidSingleInfo_t::pcieReplays
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t9startTimeE">
          <span class="pre">
           dcgmPidSingleInfo_t::startTime
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t7endTimeE">
          <span class="pre">
           dcgmPidSingleInfo_t::endTime
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t18processUtilizationE">
          <span class="pre">
           dcgmPidSingleInfo_t::processUtilization
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t13smUtilizationE">
          <span class="pre">
           dcgmPidSingleInfo_t::smUtilization
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t17memoryUtilizationE">
          <span class="pre">
           dcgmPidSingleInfo_t::memoryUtilization
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t12eccSingleBitE">
          <span class="pre">
           dcgmPidSingleInfo_t::eccSingleBit
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t12eccDoubleBitE">
          <span class="pre">
           dcgmPidSingleInfo_t::eccDoubleBit
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t11memoryClockE">
          <span class="pre">
           dcgmPidSingleInfo_t::memoryClock
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t7smClockE">
          <span class="pre">
           dcgmPidSingleInfo_t::smClock
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t20numXidCriticalErrorsE">
          <span class="pre">
           dcgmPidSingleInfo_t::numXidCriticalErrors
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t19xidCriticalErrorsTsE">
          <span class="pre">
           dcgmPidSingleInfo_t::xidCriticalErrorsTs
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t19numOtherComputePidsE">
          <span class="pre">
           dcgmPidSingleInfo_t::numOtherComputePids
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t16otherComputePidsE">
          <span class="pre">
           dcgmPidSingleInfo_t::otherComputePids
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t20numOtherGraphicsPidsE">
          <span class="pre">
           dcgmPidSingleInfo_t::numOtherGraphicsPids
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t17otherGraphicsPidsE">
          <span class="pre">
           dcgmPidSingleInfo_t::otherGraphicsPids
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t16maxGpuMemoryUsedE">
          <span class="pre">
           dcgmPidSingleInfo_t::maxGpuMemoryUsed
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t18powerViolationTimeE">
          <span class="pre">
           dcgmPidSingleInfo_t::powerViolationTime
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t20thermalViolationTimeE">
          <span class="pre">
           dcgmPidSingleInfo_t::thermalViolationTime
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t24reliabilityViolationTimeE">
          <span class="pre">
           dcgmPidSingleInfo_t::reliabilityViolationTime
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t23boardLimitViolationTimeE">
          <span class="pre">
           dcgmPidSingleInfo_t::boardLimitViolationTime
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t18lowUtilizationTimeE">
          <span class="pre">
           dcgmPidSingleInfo_t::lowUtilizationTime
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t13syncBoostTimeE">
          <span class="pre">
           dcgmPidSingleInfo_t::syncBoostTime
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t13overallHealthE">
          <span class="pre">
           dcgmPidSingleInfo_t::overallHealth
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t6systemE">
          <span class="pre">
           dcgmPidSingleInfo_t::system
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmPidSingleInfo_t6healthE">
          <span class="pre">
           dcgmPidSingleInfo_t::health
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv414dcgmPidInfo_v2">
        <span class="pre">
         dcgmPidInfo_v2
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmPidInfo_v27versionE">
          <span class="pre">
           dcgmPidInfo_v2::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmPidInfo_v23pidE">
          <span class="pre">
           dcgmPidInfo_v2::pid
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmPidInfo_v27numGpusE">
          <span class="pre">
           dcgmPidInfo_v2::numGpus
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmPidInfo_v27summaryE">
          <span class="pre">
           dcgmPidInfo_v2::summary
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmPidInfo_v24gpusE">
          <span class="pre">
           dcgmPidInfo_v2::gpus
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv418dcgmGpuUsageInfo_t">
        <span class="pre">
         dcgmGpuUsageInfo_t
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t5gpuIdE">
          <span class="pre">
           dcgmGpuUsageInfo_t::gpuId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t14energyConsumedE">
          <span class="pre">
           dcgmGpuUsageInfo_t::energyConsumed
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t10powerUsageE">
          <span class="pre">
           dcgmGpuUsageInfo_t::powerUsage
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t15pcieRxBandwidthE">
          <span class="pre">
           dcgmGpuUsageInfo_t::pcieRxBandwidth
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t15pcieTxBandwidthE">
          <span class="pre">
           dcgmGpuUsageInfo_t::pcieTxBandwidth
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t11pcieReplaysE">
          <span class="pre">
           dcgmGpuUsageInfo_t::pcieReplays
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t9startTimeE">
          <span class="pre">
           dcgmGpuUsageInfo_t::startTime
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t7endTimeE">
          <span class="pre">
           dcgmGpuUsageInfo_t::endTime
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t13smUtilizationE">
          <span class="pre">
           dcgmGpuUsageInfo_t::smUtilization
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t17memoryUtilizationE">
          <span class="pre">
           dcgmGpuUsageInfo_t::memoryUtilization
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t12eccSingleBitE">
          <span class="pre">
           dcgmGpuUsageInfo_t::eccSingleBit
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t12eccDoubleBitE">
          <span class="pre">
           dcgmGpuUsageInfo_t::eccDoubleBit
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t11memoryClockE">
          <span class="pre">
           dcgmGpuUsageInfo_t::memoryClock
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t7smClockE">
          <span class="pre">
           dcgmGpuUsageInfo_t::smClock
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t20numXidCriticalErrorsE">
          <span class="pre">
           dcgmGpuUsageInfo_t::numXidCriticalErrors
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t19xidCriticalErrorsTsE">
          <span class="pre">
           dcgmGpuUsageInfo_t::xidCriticalErrorsTs
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t14numComputePidsE">
          <span class="pre">
           dcgmGpuUsageInfo_t::numComputePids
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t14computePidInfoE">
          <span class="pre">
           dcgmGpuUsageInfo_t::computePidInfo
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t15numGraphicsPidsE">
          <span class="pre">
           dcgmGpuUsageInfo_t::numGraphicsPids
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t15graphicsPidInfoE">
          <span class="pre">
           dcgmGpuUsageInfo_t::graphicsPidInfo
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t16maxGpuMemoryUsedE">
          <span class="pre">
           dcgmGpuUsageInfo_t::maxGpuMemoryUsed
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t18powerViolationTimeE">
          <span class="pre">
           dcgmGpuUsageInfo_t::powerViolationTime
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t20thermalViolationTimeE">
          <span class="pre">
           dcgmGpuUsageInfo_t::thermalViolationTime
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t24reliabilityViolationTimeE">
          <span class="pre">
           dcgmGpuUsageInfo_t::reliabilityViolationTime
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t23boardLimitViolationTimeE">
          <span class="pre">
           dcgmGpuUsageInfo_t::boardLimitViolationTime
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t18lowUtilizationTimeE">
          <span class="pre">
           dcgmGpuUsageInfo_t::lowUtilizationTime
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t13syncBoostTimeE">
          <span class="pre">
           dcgmGpuUsageInfo_t::syncBoostTime
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t13overallHealthE">
          <span class="pre">
           dcgmGpuUsageInfo_t::overallHealth
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t6systemE">
          <span class="pre">
           dcgmGpuUsageInfo_t::system
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmGpuUsageInfo_t6healthE">
          <span class="pre">
           dcgmGpuUsageInfo_t::health
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv414dcgmJobInfo_v3">
        <span class="pre">
         dcgmJobInfo_v3
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmJobInfo_v37versionE">
          <span class="pre">
           dcgmJobInfo_v3::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmJobInfo_v37numGpusE">
          <span class="pre">
           dcgmJobInfo_v3::numGpus
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmJobInfo_v37summaryE">
          <span class="pre">
           dcgmJobInfo_v3::summary
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmJobInfo_v34gpusE">
          <span class="pre">
           dcgmJobInfo_v3::gpus
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv421dcgmRunningProcess_v1">
        <span class="pre">
         dcgmRunningProcess_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmRunningProcess_v17versionE">
          <span class="pre">
           dcgmRunningProcess_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmRunningProcess_v13pidE">
          <span class="pre">
           dcgmRunningProcess_v1::pid
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmRunningProcess_v110memoryUsedE">
          <span class="pre">
           dcgmRunningProcess_v1::memoryUsed
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv421dcgmDiagTestResult_v2">
        <span class="pre">
         dcgmDiagTestResult_v2
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmDiagTestResult_v26statusE">
          <span class="pre">
           dcgmDiagTestResult_v2::status
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmDiagTestResult_v25errorE">
          <span class="pre">
           dcgmDiagTestResult_v2::error
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmDiagTestResult_v24infoE">
          <span class="pre">
           dcgmDiagTestResult_v2::info
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv421dcgmDiagTestResult_v3">
        <span class="pre">
         dcgmDiagTestResult_v3
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmDiagTestResult_v36statusE">
          <span class="pre">
           dcgmDiagTestResult_v3::status
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmDiagTestResult_v35errorE">
          <span class="pre">
           dcgmDiagTestResult_v3::error
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmDiagTestResult_v34infoE">
          <span class="pre">
           dcgmDiagTestResult_v3::info
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv425dcgmDiagResponsePerGpu_v4">
        <span class="pre">
         dcgmDiagResponsePerGpu_v4
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDiagResponsePerGpu_v45gpuIdE">
          <span class="pre">
           dcgmDiagResponsePerGpu_v4::gpuId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDiagResponsePerGpu_v418hwDiagnosticReturnE">
          <span class="pre">
           dcgmDiagResponsePerGpu_v4::hwDiagnosticReturn
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDiagResponsePerGpu_v47resultsE">
          <span class="pre">
           dcgmDiagResponsePerGpu_v4::results
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv425dcgmDiagResponsePerGpu_v5">
        <span class="pre">
         dcgmDiagResponsePerGpu_v5
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDiagResponsePerGpu_v55gpuIdE">
          <span class="pre">
           dcgmDiagResponsePerGpu_v5::gpuId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDiagResponsePerGpu_v518hwDiagnosticReturnE">
          <span class="pre">
           dcgmDiagResponsePerGpu_v5::hwDiagnosticReturn
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDiagResponsePerGpu_v57resultsE">
          <span class="pre">
           dcgmDiagResponsePerGpu_v5::results
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv425dcgmDiagResponsePerGpu_v3">
        <span class="pre">
         dcgmDiagResponsePerGpu_v3
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDiagResponsePerGpu_v35gpuIdE">
          <span class="pre">
           dcgmDiagResponsePerGpu_v3::gpuId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDiagResponsePerGpu_v318hwDiagnosticReturnE">
          <span class="pre">
           dcgmDiagResponsePerGpu_v3::hwDiagnosticReturn
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N25dcgmDiagResponsePerGpu_v37resultsE">
          <span class="pre">
           dcgmDiagResponsePerGpu_v3::results
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv419dcgmDiagResponse_v9">
        <span class="pre">
         dcgmDiagResponse_v9
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResponse_v97versionE">
          <span class="pre">
           dcgmDiagResponse_v9::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResponse_v98gpuCountE">
          <span class="pre">
           dcgmDiagResponse_v9::gpuCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResponse_v917levelOneTestCountE">
          <span class="pre">
           dcgmDiagResponse_v9::levelOneTestCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResponse_v915levelOneResultsE">
          <span class="pre">
           dcgmDiagResponse_v9::levelOneResults
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResponse_v915perGpuResponsesE">
          <span class="pre">
           dcgmDiagResponse_v9::perGpuResponses
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResponse_v911systemErrorE">
          <span class="pre">
           dcgmDiagResponse_v9::systemError
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResponse_v96devIdsE">
          <span class="pre">
           dcgmDiagResponse_v9::devIds
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResponse_v910devSerialsE">
          <span class="pre">
           dcgmDiagResponse_v9::devSerials
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResponse_v911dcgmVersionE">
          <span class="pre">
           dcgmDiagResponse_v9::dcgmVersion
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResponse_v913driverVersionE">
          <span class="pre">
           dcgmDiagResponse_v9::driverVersion
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResponse_v97_unusedE">
          <span class="pre">
           dcgmDiagResponse_v9::_unused
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv419dcgmDiagResponse_v8">
        <span class="pre">
         dcgmDiagResponse_v8
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResponse_v87versionE">
          <span class="pre">
           dcgmDiagResponse_v8::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResponse_v88gpuCountE">
          <span class="pre">
           dcgmDiagResponse_v8::gpuCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResponse_v817levelOneTestCountE">
          <span class="pre">
           dcgmDiagResponse_v8::levelOneTestCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResponse_v815levelOneResultsE">
          <span class="pre">
           dcgmDiagResponse_v8::levelOneResults
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResponse_v815perGpuResponsesE">
          <span class="pre">
           dcgmDiagResponse_v8::perGpuResponses
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResponse_v811systemErrorE">
          <span class="pre">
           dcgmDiagResponse_v8::systemError
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResponse_v86devIdsE">
          <span class="pre">
           dcgmDiagResponse_v8::devIds
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResponse_v811dcgmVersionE">
          <span class="pre">
           dcgmDiagResponse_v8::dcgmVersion
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResponse_v813driverVersionE">
          <span class="pre">
           dcgmDiagResponse_v8::driverVersion
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResponse_v87_unusedE">
          <span class="pre">
           dcgmDiagResponse_v8::_unused
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv419dcgmDiagResponse_v7">
        <span class="pre">
         dcgmDiagResponse_v7
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResponse_v77versionE">
          <span class="pre">
           dcgmDiagResponse_v7::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResponse_v78gpuCountE">
          <span class="pre">
           dcgmDiagResponse_v7::gpuCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResponse_v717levelOneTestCountE">
          <span class="pre">
           dcgmDiagResponse_v7::levelOneTestCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResponse_v715levelOneResultsE">
          <span class="pre">
           dcgmDiagResponse_v7::levelOneResults
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResponse_v715perGpuResponsesE">
          <span class="pre">
           dcgmDiagResponse_v7::perGpuResponses
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResponse_v711systemErrorE">
          <span class="pre">
           dcgmDiagResponse_v7::systemError
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmDiagResponse_v77_unusedE">
          <span class="pre">
           dcgmDiagResponse_v7::_unused
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv421dcgmDeviceTopology_v1">
        <span class="pre">
         dcgmDeviceTopology_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmDeviceTopology_v17versionE">
          <span class="pre">
           dcgmDeviceTopology_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmDeviceTopology_v115cpuAffinityMaskE">
          <span class="pre">
           dcgmDeviceTopology_v1::cpuAffinityMask
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmDeviceTopology_v17numGpusE">
          <span class="pre">
           dcgmDeviceTopology_v1::numGpus
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmDeviceTopology_v15gpuIdE">
          <span class="pre">
           dcgmDeviceTopology_v1::gpuId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmDeviceTopology_v14pathE">
          <span class="pre">
           dcgmDeviceTopology_v1::path
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmDeviceTopology_v114localNvLinkIdsE">
          <span class="pre">
           dcgmDeviceTopology_v1::localNvLinkIds
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv420dcgmGroupTopology_v1">
        <span class="pre">
         dcgmGroupTopology_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N20dcgmGroupTopology_v17versionE">
          <span class="pre">
           dcgmGroupTopology_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N20dcgmGroupTopology_v120groupCpuAffinityMaskE">
          <span class="pre">
           dcgmGroupTopology_v1::groupCpuAffinityMask
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N20dcgmGroupTopology_v115numaOptimalFlagE">
          <span class="pre">
           dcgmGroupTopology_v1::numaOptimalFlag
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N20dcgmGroupTopology_v111slowestPathE">
          <span class="pre">
           dcgmGroupTopology_v1::slowestPath
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv423dcgmIntrospectMemory_v1">
        <span class="pre">
         dcgmIntrospectMemory_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N23dcgmIntrospectMemory_v17versionE">
          <span class="pre">
           dcgmIntrospectMemory_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N23dcgmIntrospectMemory_v19bytesUsedE">
          <span class="pre">
           dcgmIntrospectMemory_v1::bytesUsed
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv424dcgmIntrospectCpuUtil_v1">
        <span class="pre">
         dcgmIntrospectCpuUtil_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmIntrospectCpuUtil_v17versionE">
          <span class="pre">
           dcgmIntrospectCpuUtil_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmIntrospectCpuUtil_v15totalE">
          <span class="pre">
           dcgmIntrospectCpuUtil_v1::total
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmIntrospectCpuUtil_v16kernelE">
          <span class="pre">
           dcgmIntrospectCpuUtil_v1::kernel
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmIntrospectCpuUtil_v14userE">
          <span class="pre">
           dcgmIntrospectCpuUtil_v1::user
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv414dcgmRunDiag_v7">
        <span class="pre">
         dcgmRunDiag_v7
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmRunDiag_v77versionE">
          <span class="pre">
           dcgmRunDiag_v7::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmRunDiag_v75flagsE">
          <span class="pre">
           dcgmRunDiag_v7::flags
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmRunDiag_v710debugLevelE">
          <span class="pre">
           dcgmRunDiag_v7::debugLevel
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmRunDiag_v77groupIdE">
          <span class="pre">
           dcgmRunDiag_v7::groupId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmRunDiag_v78validateE">
          <span class="pre">
           dcgmRunDiag_v7::validate
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmRunDiag_v79testNamesE">
          <span class="pre">
           dcgmRunDiag_v7::testNames
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmRunDiag_v79testParmsE">
          <span class="pre">
           dcgmRunDiag_v7::testParms
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmRunDiag_v711fakeGpuListE">
          <span class="pre">
           dcgmRunDiag_v7::fakeGpuList
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmRunDiag_v77gpuListE">
          <span class="pre">
           dcgmRunDiag_v7::gpuList
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmRunDiag_v712debugLogFileE">
          <span class="pre">
           dcgmRunDiag_v7::debugLogFile
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmRunDiag_v79statsPathE">
          <span class="pre">
           dcgmRunDiag_v7::statsPath
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmRunDiag_v718configFileContentsE">
          <span class="pre">
           dcgmRunDiag_v7::configFileContents
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmRunDiag_v712throttleMaskE">
          <span class="pre">
           dcgmRunDiag_v7::throttleMask
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmRunDiag_v710pluginPathE">
          <span class="pre">
           dcgmRunDiag_v7::pluginPath
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmRunDiag_v716currentIterationE">
          <span class="pre">
           dcgmRunDiag_v7::currentIteration
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmRunDiag_v715totalIterationsE">
          <span class="pre">
           dcgmRunDiag_v7::totalIterations
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmRunDiag_v711_unusedInt1E">
          <span class="pre">
           dcgmRunDiag_v7::_unusedInt1
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmRunDiag_v710_unusedBufE">
          <span class="pre">
           dcgmRunDiag_v7::_unusedBuf
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N14dcgmRunDiag_v717failCheckIntervalE">
          <span class="pre">
           dcgmRunDiag_v7::failCheckInterval
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv420dcgmTopoSchedHint_v1">
        <span class="pre">
         dcgmTopoSchedHint_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N20dcgmTopoSchedHint_v17versionE">
          <span class="pre">
           dcgmTopoSchedHint_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N20dcgmTopoSchedHint_v111inputGpuIdsE">
          <span class="pre">
           dcgmTopoSchedHint_v1::inputGpuIds
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N20dcgmTopoSchedHint_v17numGpusE">
          <span class="pre">
           dcgmTopoSchedHint_v1::numGpus
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N20dcgmTopoSchedHint_v19hintFlagsE">
          <span class="pre">
           dcgmTopoSchedHint_v1::hintFlags
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv426dcgmNvLinkGpuLinkStatus_v1">
        <span class="pre">
         dcgmNvLinkGpuLinkStatus_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmNvLinkGpuLinkStatus_v18entityIdE">
          <span class="pre">
           dcgmNvLinkGpuLinkStatus_v1::entityId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmNvLinkGpuLinkStatus_v19linkStateE">
          <span class="pre">
           dcgmNvLinkGpuLinkStatus_v1::linkState
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv426dcgmNvLinkGpuLinkStatus_v2">
        <span class="pre">
         dcgmNvLinkGpuLinkStatus_v2
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmNvLinkGpuLinkStatus_v28entityIdE">
          <span class="pre">
           dcgmNvLinkGpuLinkStatus_v2::entityId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmNvLinkGpuLinkStatus_v29linkStateE">
          <span class="pre">
           dcgmNvLinkGpuLinkStatus_v2::linkState
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv426dcgmNvLinkGpuLinkStatus_v3">
        <span class="pre">
         dcgmNvLinkGpuLinkStatus_v3
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmNvLinkGpuLinkStatus_v38entityIdE">
          <span class="pre">
           dcgmNvLinkGpuLinkStatus_v3::entityId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmNvLinkGpuLinkStatus_v39linkStateE">
          <span class="pre">
           dcgmNvLinkGpuLinkStatus_v3::linkState
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv430dcgmNvLinkNvSwitchLinkStatus_t">
        <span class="pre">
         dcgmNvLinkNvSwitchLinkStatus_t
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N30dcgmNvLinkNvSwitchLinkStatus_t8entityIdE">
          <span class="pre">
           dcgmNvLinkNvSwitchLinkStatus_t::entityId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N30dcgmNvLinkNvSwitchLinkStatus_t9linkStateE">
          <span class="pre">
           dcgmNvLinkNvSwitchLinkStatus_t::linkState
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv419dcgmNvLinkStatus_v3">
        <span class="pre">
         dcgmNvLinkStatus_v3
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmNvLinkStatus_v37versionE">
          <span class="pre">
           dcgmNvLinkStatus_v3::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmNvLinkStatus_v37numGpusE">
          <span class="pre">
           dcgmNvLinkStatus_v3::numGpus
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmNvLinkStatus_v34gpusE">
          <span class="pre">
           dcgmNvLinkStatus_v3::gpus
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmNvLinkStatus_v313numNvSwitchesE">
          <span class="pre">
           dcgmNvLinkStatus_v3::numNvSwitches
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N19dcgmNvLinkStatus_v310nvSwitchesE">
          <span class="pre">
           dcgmNvLinkStatus_v3::nvSwitches
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv421dcgmSummaryResponse_t">
        <span class="pre">
         dcgmSummaryResponse_t
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmSummaryResponse_t9fieldTypeE">
          <span class="pre">
           dcgmSummaryResponse_t::fieldType
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmSummaryResponse_t12summaryCountE">
          <span class="pre">
           dcgmSummaryResponse_t::summaryCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N21dcgmSummaryResponse_t6valuesE">
          <span class="pre">
           dcgmSummaryResponse_t::values
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv426dcgmFieldSummaryRequest_v1">
        <span class="pre">
         dcgmFieldSummaryRequest_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmFieldSummaryRequest_v17versionE">
          <span class="pre">
           dcgmFieldSummaryRequest_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmFieldSummaryRequest_v17fieldIdE">
          <span class="pre">
           dcgmFieldSummaryRequest_v1::fieldId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmFieldSummaryRequest_v113entityGroupIdE">
          <span class="pre">
           dcgmFieldSummaryRequest_v1::entityGroupId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmFieldSummaryRequest_v18entityIdE">
          <span class="pre">
           dcgmFieldSummaryRequest_v1::entityId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmFieldSummaryRequest_v115summaryTypeMaskE">
          <span class="pre">
           dcgmFieldSummaryRequest_v1::summaryTypeMask
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmFieldSummaryRequest_v19startTimeE">
          <span class="pre">
           dcgmFieldSummaryRequest_v1::startTime
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmFieldSummaryRequest_v17endTimeE">
          <span class="pre">
           dcgmFieldSummaryRequest_v1::endTime
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmFieldSummaryRequest_v18responseE">
          <span class="pre">
           dcgmFieldSummaryRequest_v1::response
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv429dcgmModuleGetStatusesModule_t">
        <span class="pre">
         dcgmModuleGetStatusesModule_t
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N29dcgmModuleGetStatusesModule_t2idE">
          <span class="pre">
           dcgmModuleGetStatusesModule_t::id
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N29dcgmModuleGetStatusesModule_t6statusE">
          <span class="pre">
           dcgmModuleGetStatusesModule_t::status
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv424dcgmModuleGetStatuses_v1">
        <span class="pre">
         dcgmModuleGetStatuses_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmModuleGetStatuses_v17versionE">
          <span class="pre">
           dcgmModuleGetStatuses_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmModuleGetStatuses_v111numStatusesE">
          <span class="pre">
           dcgmModuleGetStatuses_v1::numStatuses
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmModuleGetStatuses_v18statusesE">
          <span class="pre">
           dcgmModuleGetStatuses_v1::statuses
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv428dcgmStartEmbeddedV2Params_v1">
        <span class="pre">
         dcgmStartEmbeddedV2Params_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N28dcgmStartEmbeddedV2Params_v17versionE">
          <span class="pre">
           dcgmStartEmbeddedV2Params_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N28dcgmStartEmbeddedV2Params_v16opModeE">
          <span class="pre">
           dcgmStartEmbeddedV2Params_v1::opMode
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N28dcgmStartEmbeddedV2Params_v110dcgmHandleE">
          <span class="pre">
           dcgmStartEmbeddedV2Params_v1::dcgmHandle
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N28dcgmStartEmbeddedV2Params_v17logFileE">
          <span class="pre">
           dcgmStartEmbeddedV2Params_v1::logFile
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N28dcgmStartEmbeddedV2Params_v18severityE">
          <span class="pre">
           dcgmStartEmbeddedV2Params_v1::severity
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N28dcgmStartEmbeddedV2Params_v113denyListCountE">
          <span class="pre">
           dcgmStartEmbeddedV2Params_v1::denyListCount
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv428dcgmStartEmbeddedV2Params_v2">
        <span class="pre">
         dcgmStartEmbeddedV2Params_v2
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N28dcgmStartEmbeddedV2Params_v27versionE">
          <span class="pre">
           dcgmStartEmbeddedV2Params_v2::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N28dcgmStartEmbeddedV2Params_v26opModeE">
          <span class="pre">
           dcgmStartEmbeddedV2Params_v2::opMode
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N28dcgmStartEmbeddedV2Params_v210dcgmHandleE">
          <span class="pre">
           dcgmStartEmbeddedV2Params_v2::dcgmHandle
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N28dcgmStartEmbeddedV2Params_v27logFileE">
          <span class="pre">
           dcgmStartEmbeddedV2Params_v2::logFile
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N28dcgmStartEmbeddedV2Params_v28severityE">
          <span class="pre">
           dcgmStartEmbeddedV2Params_v2::severity
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N28dcgmStartEmbeddedV2Params_v213denyListCountE">
          <span class="pre">
           dcgmStartEmbeddedV2Params_v2::denyListCount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N28dcgmStartEmbeddedV2Params_v214serviceAccountE">
          <span class="pre">
           dcgmStartEmbeddedV2Params_v2::serviceAccount
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N28dcgmStartEmbeddedV2Params_v28denyListE">
          <span class="pre">
           dcgmStartEmbeddedV2Params_v2::denyList
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv426dcgmProfMetricGroupInfo_v2">
        <span class="pre">
         dcgmProfMetricGroupInfo_v2
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmProfMetricGroupInfo_v27majorIdE">
          <span class="pre">
           dcgmProfMetricGroupInfo_v2::majorId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmProfMetricGroupInfo_v27minorIdE">
          <span class="pre">
           dcgmProfMetricGroupInfo_v2::minorId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmProfMetricGroupInfo_v211numFieldIdsE">
          <span class="pre">
           dcgmProfMetricGroupInfo_v2::numFieldIds
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmProfMetricGroupInfo_v28fieldIdsE">
          <span class="pre">
           dcgmProfMetricGroupInfo_v2::fieldIds
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv426dcgmProfGetMetricGroups_v3">
        <span class="pre">
         dcgmProfGetMetricGroups_v3
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmProfGetMetricGroups_v37versionE">
          <span class="pre">
           dcgmProfGetMetricGroups_v3::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmProfGetMetricGroups_v36unusedE">
          <span class="pre">
           dcgmProfGetMetricGroups_v3::unused
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmProfGetMetricGroups_v35gpuIdE">
          <span class="pre">
           dcgmProfGetMetricGroups_v3::gpuId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmProfGetMetricGroups_v315numMetricGroupsE">
          <span class="pre">
           dcgmProfGetMetricGroups_v3::numMetricGroups
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N26dcgmProfGetMetricGroups_v312metricGroupsE">
          <span class="pre">
           dcgmProfGetMetricGroups_v3::metricGroups
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv422dcgmProfWatchFields_v2">
        <span class="pre">
         dcgmProfWatchFields_v2
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmProfWatchFields_v27versionE">
          <span class="pre">
           dcgmProfWatchFields_v2::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmProfWatchFields_v27groupIdE">
          <span class="pre">
           dcgmProfWatchFields_v2::groupId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmProfWatchFields_v211numFieldIdsE">
          <span class="pre">
           dcgmProfWatchFields_v2::numFieldIds
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmProfWatchFields_v28fieldIdsE">
          <span class="pre">
           dcgmProfWatchFields_v2::fieldIds
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmProfWatchFields_v210updateFreqE">
          <span class="pre">
           dcgmProfWatchFields_v2::updateFreq
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmProfWatchFields_v210maxKeepAgeE">
          <span class="pre">
           dcgmProfWatchFields_v2::maxKeepAge
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmProfWatchFields_v214maxKeepSamplesE">
          <span class="pre">
           dcgmProfWatchFields_v2::maxKeepSamples
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N22dcgmProfWatchFields_v25flagsE">
          <span class="pre">
           dcgmProfWatchFields_v2::flags
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv424dcgmProfUnwatchFields_v1">
        <span class="pre">
         dcgmProfUnwatchFields_v1
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmProfUnwatchFields_v17versionE">
          <span class="pre">
           dcgmProfUnwatchFields_v1::version
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmProfUnwatchFields_v17groupIdE">
          <span class="pre">
           dcgmProfUnwatchFields_v1::groupId
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N24dcgmProfUnwatchFields_v15flagsE">
          <span class="pre">
           dcgmProfUnwatchFields_v1::flags
          </span>
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv433dcgmSettingsSetLoggingSeverity_v1">
        <span class="pre">
         dcgmSettingsSetLoggingSeverity_v1
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv418dcgmVersionInfo_v2">
        <span class="pre">
         dcgmVersionInfo_v2
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-structs.html#_CPPv4N18dcgmVersionInfo_v218rawBuildInfoStringE">
          <span class="pre">
           dcgmVersionInfo_v2::rawBuildInfoString
          </span>
         </a>
        </li>
       </ul>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-types.html">
      Field Types
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-scope.html">
      Field Scope
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-entity.html">
      Field Entity
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-entity.html#_CPPv416dcgm_field_eid_t">
        <span class="pre">
         dcgm_field_eid_t
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-entity.html#_CPPv425dcgm_field_entity_group_t">
        <span class="pre">
         dcgm_field_entity_group_t
        </span>
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-entity.html#_CPPv4N25dcgm_field_entity_group_t12DCGM_FE_NONEE">
          <span class="pre">
           dcgm_field_entity_group_t::DCGM_FE_NONE
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-entity.html#_CPPv4N25dcgm_field_entity_group_t11DCGM_FE_GPUE">
          <span class="pre">
           dcgm_field_entity_group_t::DCGM_FE_GPU
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-entity.html#_CPPv4N25dcgm_field_entity_group_t12DCGM_FE_VGPUE">
          <span class="pre">
           dcgm_field_entity_group_t::DCGM_FE_VGPU
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-entity.html#_CPPv4N25dcgm_field_entity_group_t14DCGM_FE_SWITCHE">
          <span class="pre">
           dcgm_field_entity_group_t::DCGM_FE_SWITCH
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-entity.html#_CPPv4N25dcgm_field_entity_group_t13DCGM_FE_GPU_IE">
          <span class="pre">
           dcgm_field_entity_group_t::DCGM_FE_GPU_I
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-entity.html#_CPPv4N25dcgm_field_entity_group_t14DCGM_FE_GPU_CIE">
          <span class="pre">
           dcgm_field_entity_group_t::DCGM_FE_GPU_CI
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-entity.html#_CPPv4N25dcgm_field_entity_group_t12DCGM_FE_LINKE">
          <span class="pre">
           dcgm_field_entity_group_t::DCGM_FE_LINK
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-entity.html#_CPPv4N25dcgm_field_entity_group_t11DCGM_FE_CPUE">
          <span class="pre">
           dcgm_field_entity_group_t::DCGM_FE_CPU
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-entity.html#_CPPv4N25dcgm_field_entity_group_t16DCGM_FE_CPU_COREE">
          <span class="pre">
           dcgm_field_entity_group_t::DCGM_FE_CPU_CORE
          </span>
         </a>
        </li>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-entity.html#_CPPv4N25dcgm_field_entity_group_t13DCGM_FE_COUNTE">
          <span class="pre">
           dcgm_field_entity_group_t::DCGM_FE_COUNT
          </span>
         </a>
        </li>
       </ul>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-ids.html">
      Field Identifiers
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-ids.html#_CPPv416DcgmFieldGetByIdt">
        <span class="pre">
         DcgmFieldGetById()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-ids.html#_CPPv417DcgmFieldGetByTagPKc">
        <span class="pre">
         DcgmFieldGetByTag()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-ids.html#_CPPv414DcgmFieldsInitv">
        <span class="pre">
         DcgmFieldsInit()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-ids.html#_CPPv414DcgmFieldsTermv">
        <span class="pre">
         DcgmFieldsTerm()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-field-ids.html#_CPPv430DcgmFieldsGetEntityGroupString25dcgm_field_entity_group_t">
        <span class="pre">
         DcgmFieldsGetEntityGroupString()
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-exec-ctrl.html">
      Execution Control
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-exec-ctrl.html#_CPPv419dcgmUpdateAllFields12dcgmHandle_ti">
        <span class="pre">
         dcgmUpdateAllFields()
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-exec-ctrl.html#_CPPv417dcgmPolicyTrigger12dcgmHandle_t">
        <span class="pre">
         dcgmPolicyTrigger()
        </span>
       </a>
      </li>
     </ul>
    </li>
   </ul>
  </li>
  <li class="toctree-l1">
   <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html">
    Data Structures
   </a>
   <ul>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv412dcgmHandle_t">
      <span class="pre">
       dcgmHandle_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv412dcgmGpuGrp_t">
      <span class="pre">
       dcgmGpuGrp_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv414dcgmFieldGrp_t">
      <span class="pre">
       dcgmFieldGrp_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv412dcgmStatus_t">
      <span class="pre">
       dcgmStatus_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv411dcgm_link_t">
      <span class="pre">
       dcgm_link_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv421dcgmConnectV2Params_t">
      <span class="pre">
       dcgmConnectV2Params_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv422dcgmHostengineHealth_t">
      <span class="pre">
       dcgmHostengineHealth_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv415dcgmGroupInfo_t">
      <span class="pre">
       dcgmGroupInfo_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv428dcgmCpuHierarchyOwnedCores_t">
      <span class="pre">
       dcgmCpuHierarchyOwnedCores_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv418dcgmCpuHierarchy_t">
      <span class="pre">
       dcgmCpuHierarchy_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv420dcgmFieldGroupInfo_t">
      <span class="pre">
       dcgmFieldGroupInfo_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv419dcgmAllFieldGroup_t">
      <span class="pre">
       dcgmAllFieldGroup_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv414dcgmClockSet_t">
      <span class="pre">
       dcgmClockSet_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv430dcgmDeviceSupportedClockSets_t">
      <span class="pre">
       dcgmDeviceSupportedClockSets_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv430dcgmDevicePidAccountingStats_t">
      <span class="pre">
       dcgmDevicePidAccountingStats_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv420dcgmDeviceThermals_t">
      <span class="pre">
       dcgmDeviceThermals_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv423dcgmDevicePowerLimits_t">
      <span class="pre">
       dcgmDevicePowerLimits_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv423dcgmDeviceIdentifiers_t">
      <span class="pre">
       dcgmDeviceIdentifiers_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv423dcgmDeviceMemoryUsage_t">
      <span class="pre">
       dcgmDeviceMemoryUsage_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv424dcgmDeviceVgpuUtilInfo_t">
      <span class="pre">
       dcgmDeviceVgpuUtilInfo_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv420dcgmDeviceEncStats_t">
      <span class="pre">
       dcgmDeviceEncStats_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv420dcgmDeviceFbcStats_t">
      <span class="pre">
       dcgmDeviceFbcStats_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv420dcgmFBCSessionType_t">
      <span class="pre">
       dcgmFBCSessionType_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv426dcgmDeviceFbcSessionInfo_t">
      <span class="pre">
       dcgmDeviceFbcSessionInfo_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv423dcgmDeviceFbcSessions_t">
      <span class="pre">
       dcgmDeviceFbcSessions_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv417dcgmEncoderType_t">
      <span class="pre">
       dcgmEncoderType_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv427dcgmDeviceVgpuEncSessions_t">
      <span class="pre">
       dcgmDeviceVgpuEncSessions_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv431dcgmDeviceVgpuProcessUtilInfo_t">
      <span class="pre">
       dcgmDeviceVgpuProcessUtilInfo_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv424dcgmDeviceVgpuTypeInfo_t">
      <span class="pre">
       dcgmDeviceVgpuTypeInfo_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv433dcgmDeviceSupportedVgpuTypeInfo_t">
      <span class="pre">
       dcgmDeviceSupportedVgpuTypeInfo_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv420dcgmDeviceSettings_t">
      <span class="pre">
       dcgmDeviceSettings_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv422dcgmDeviceAttributes_t">
      <span class="pre">
       dcgmDeviceAttributes_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv429dcgmDeviceMigAttributesInfo_t">
      <span class="pre">
       dcgmDeviceMigAttributesInfo_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv425dcgmDeviceMigAttributes_t">
      <span class="pre">
       dcgmDeviceMigAttributes_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv428dcgmGpuInstanceProfileInfo_t">
      <span class="pre">
       dcgmGpuInstanceProfileInfo_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv425dcgmGpuInstanceProfiles_t">
      <span class="pre">
       dcgmGpuInstanceProfiles_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv432dcgmComputeInstanceProfileInfo_t">
      <span class="pre">
       dcgmComputeInstanceProfileInfo_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv429dcgmComputeInstanceProfiles_t">
      <span class="pre">
       dcgmComputeInstanceProfiles_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv412dcgmConfig_t">
      <span class="pre">
       dcgmConfig_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv413fpRecvUpdates">
      <span class="pre">
       fpRecvUpdates
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv421dcgmPolicyViolation_t">
      <span class="pre">
       dcgmPolicyViolation_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv424dcgmPolicyConditionIdx_t">
      <span class="pre">
       dcgmPolicyConditionIdx_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv421dcgmPolicyCondition_t">
      <span class="pre">
       dcgmPolicyCondition_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv427dcgmPolicyConditionParams_t">
      <span class="pre">
       dcgmPolicyConditionParams_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv416dcgmPolicyMode_t">
      <span class="pre">
       dcgmPolicyMode_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv421dcgmPolicyIsolation_t">
      <span class="pre">
       dcgmPolicyIsolation_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv418dcgmPolicyAction_t">
      <span class="pre">
       dcgmPolicyAction_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv422dcgmPolicyValidation_t">
      <span class="pre">
       dcgmPolicyValidation_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv423dcgmPolicyFailureResp_t">
      <span class="pre">
       dcgmPolicyFailureResp_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv412dcgmPolicy_t">
      <span class="pre">
       dcgmPolicy_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv428dcgmPolicyCallbackResponse_t">
      <span class="pre">
       dcgmPolicyCallbackResponse_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv427dcgmFieldValueEnumeration_f">
      <span class="pre">
       dcgmFieldValueEnumeration_f
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv433dcgmFieldValueEntityEnumeration_f">
      <span class="pre">
       dcgmFieldValueEntityEnumeration_f
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv419dcgmHealthSystems_t">
      <span class="pre">
       dcgmHealthSystems_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv424dcgmHealthWatchResults_t">
      <span class="pre">
       dcgmHealthWatchResults_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv420dcgmHealthResponse_t">
      <span class="pre">
       dcgmHealthResponse_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv413dcgmPidInfo_t">
      <span class="pre">
       dcgmPidInfo_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv413dcgmJobInfo_t">
      <span class="pre">
       dcgmJobInfo_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv420dcgmRunningProcess_t">
      <span class="pre">
       dcgmRunningProcess_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv416dcgmDiagResult_t">
      <span class="pre">
       dcgmDiagResult_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv423dcgmPerGpuTestIndices_t">
      <span class="pre">
       dcgmPerGpuTestIndices_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv418dcgmSoftwareTest_t">
      <span class="pre">
       dcgmSoftwareTest_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv418dcgmDiagResponse_t">
      <span class="pre">
       dcgmDiagResponse_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv422dcgmGpuTopologyLevel_t">
      <span class="pre">
       dcgmGpuTopologyLevel_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv420dcgmDeviceTopology_t">
      <span class="pre">
       dcgmDeviceTopology_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv419dcgmGroupTopology_t">
      <span class="pre">
       dcgmGroupTopology_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv422dcgmIntrospectMemory_t">
      <span class="pre">
       dcgmIntrospectMemory_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv423dcgmIntrospectCpuUtil_t">
      <span class="pre">
       dcgmIntrospectCpuUtil_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv424dcgmGpuNVLinkErrorType_t">
      <span class="pre">
       dcgmGpuNVLinkErrorType_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv419dcgmTopoSchedHint_t">
      <span class="pre">
       dcgmTopoSchedHint_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv421dcgmNvLinkLinkState_t">
      <span class="pre">
       dcgmNvLinkLinkState_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv418dcgmNvLinkStatus_t">
      <span class="pre">
       dcgmNvLinkStatus_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv425dcgmFieldSummaryRequest_t">
      <span class="pre">
       dcgmFieldSummaryRequest_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv423dcgmModuleGetStatuses_t">
      <span class="pre">
       dcgmModuleGetStatuses_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv425dcgmProfGetMetricGroups_t">
      <span class="pre">
       dcgmProfGetMetricGroups_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv421dcgmProfWatchFields_t">
      <span class="pre">
       dcgmProfWatchFields_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv423dcgmProfUnwatchFields_t">
      <span class="pre">
       dcgmProfUnwatchFields_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv432dcgmSettingsSetLoggingSeverity_t">
      <span class="pre">
       dcgmSettingsSetLoggingSeverity_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv417dcgmVersionInfo_t">
      <span class="pre">
       dcgmVersionInfo_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv421DcgmLoggingSeverity_t">
      <span class="pre">
       DcgmLoggingSeverity_t
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21DcgmLoggingSeverity_t30DcgmLoggingSeverityUnspecifiedE">
        <span class="pre">
         DcgmLoggingSeverity_t::DcgmLoggingSeverityUnspecified
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21DcgmLoggingSeverity_t23DcgmLoggingSeverityNoneE">
        <span class="pre">
         DcgmLoggingSeverity_t::DcgmLoggingSeverityNone
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21DcgmLoggingSeverity_t24DcgmLoggingSeverityFatalE">
        <span class="pre">
         DcgmLoggingSeverity_t::DcgmLoggingSeverityFatal
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21DcgmLoggingSeverity_t24DcgmLoggingSeverityErrorE">
        <span class="pre">
         DcgmLoggingSeverity_t::DcgmLoggingSeverityError
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21DcgmLoggingSeverity_t26DcgmLoggingSeverityWarningE">
        <span class="pre">
         DcgmLoggingSeverity_t::DcgmLoggingSeverityWarning
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21DcgmLoggingSeverity_t23DcgmLoggingSeverityInfoE">
        <span class="pre">
         DcgmLoggingSeverity_t::DcgmLoggingSeverityInfo
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21DcgmLoggingSeverity_t24DcgmLoggingSeverityDebugE">
        <span class="pre">
         DcgmLoggingSeverity_t::DcgmLoggingSeverityDebug
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21DcgmLoggingSeverity_t26DcgmLoggingSeverityVerboseE">
        <span class="pre">
         DcgmLoggingSeverity_t::DcgmLoggingSeverityVerbose
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv416dcgmMigProfile_t">
      <span class="pre">
       dcgmMigProfile_t
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N16dcgmMigProfile_t18DcgmMigProfileNoneE">
        <span class="pre">
         dcgmMigProfile_t::DcgmMigProfileNone
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N16dcgmMigProfile_t31DcgmMigProfileGpuInstanceSlice1E">
        <span class="pre">
         dcgmMigProfile_t::DcgmMigProfileGpuInstanceSlice1
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N16dcgmMigProfile_t31DcgmMigProfileGpuInstanceSlice2E">
        <span class="pre">
         dcgmMigProfile_t::DcgmMigProfileGpuInstanceSlice2
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N16dcgmMigProfile_t31DcgmMigProfileGpuInstanceSlice3E">
        <span class="pre">
         dcgmMigProfile_t::DcgmMigProfileGpuInstanceSlice3
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N16dcgmMigProfile_t31DcgmMigProfileGpuInstanceSlice4E">
        <span class="pre">
         dcgmMigProfile_t::DcgmMigProfileGpuInstanceSlice4
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N16dcgmMigProfile_t31DcgmMigProfileGpuInstanceSlice7E">
        <span class="pre">
         dcgmMigProfile_t::DcgmMigProfileGpuInstanceSlice7
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N16dcgmMigProfile_t31DcgmMigProfileGpuInstanceSlice8E">
        <span class="pre">
         dcgmMigProfile_t::DcgmMigProfileGpuInstanceSlice8
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N16dcgmMigProfile_t31DcgmMigProfileGpuInstanceSlice6E">
        <span class="pre">
         dcgmMigProfile_t::DcgmMigProfileGpuInstanceSlice6
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N16dcgmMigProfile_t35DcgmMigProfileGpuInstanceSlice1Rev1E">
        <span class="pre">
         dcgmMigProfile_t::DcgmMigProfileGpuInstanceSlice1Rev1
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N16dcgmMigProfile_t35DcgmMigProfileGpuInstanceSlice2Rev1E">
        <span class="pre">
         dcgmMigProfile_t::DcgmMigProfileGpuInstanceSlice2Rev1
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N16dcgmMigProfile_t35DcgmMigProfileGpuInstanceSlice1Rev2E">
        <span class="pre">
         dcgmMigProfile_t::DcgmMigProfileGpuInstanceSlice1Rev2
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N16dcgmMigProfile_t35DcgmMigProfileComputeInstanceSlice1E">
        <span class="pre">
         dcgmMigProfile_t::DcgmMigProfileComputeInstanceSlice1
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N16dcgmMigProfile_t35DcgmMigProfileComputeInstanceSlice2E">
        <span class="pre">
         dcgmMigProfile_t::DcgmMigProfileComputeInstanceSlice2
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N16dcgmMigProfile_t35DcgmMigProfileComputeInstanceSlice3E">
        <span class="pre">
         dcgmMigProfile_t::DcgmMigProfileComputeInstanceSlice3
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N16dcgmMigProfile_t35DcgmMigProfileComputeInstanceSlice4E">
        <span class="pre">
         dcgmMigProfile_t::DcgmMigProfileComputeInstanceSlice4
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N16dcgmMigProfile_t35DcgmMigProfileComputeInstanceSlice7E">
        <span class="pre">
         dcgmMigProfile_t::DcgmMigProfileComputeInstanceSlice7
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N16dcgmMigProfile_t35DcgmMigProfileComputeInstanceSlice8E">
        <span class="pre">
         dcgmMigProfile_t::DcgmMigProfileComputeInstanceSlice8
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N16dcgmMigProfile_t35DcgmMigProfileComputeInstanceSlice6E">
        <span class="pre">
         dcgmMigProfile_t::DcgmMigProfileComputeInstanceSlice6
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N16dcgmMigProfile_t39DcgmMigProfileComputeInstanceSlice1Rev1E">
        <span class="pre">
         dcgmMigProfile_t::DcgmMigProfileComputeInstanceSlice1Rev1
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv423dcgmFBCSessionType_enum">
      <span class="pre">
       dcgmFBCSessionType_enum
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N23dcgmFBCSessionType_enum29DCGM_FBC_SESSION_TYPE_UNKNOWNE">
        <span class="pre">
         dcgmFBCSessionType_enum::DCGM_FBC_SESSION_TYPE_UNKNOWN
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N23dcgmFBCSessionType_enum27DCGM_FBC_SESSION_TYPE_TOSYSE">
        <span class="pre">
         dcgmFBCSessionType_enum::DCGM_FBC_SESSION_TYPE_TOSYS
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N23dcgmFBCSessionType_enum26DCGM_FBC_SESSION_TYPE_CUDAE">
        <span class="pre">
         dcgmFBCSessionType_enum::DCGM_FBC_SESSION_TYPE_CUDA
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N23dcgmFBCSessionType_enum25DCGM_FBC_SESSION_TYPE_VIDE">
        <span class="pre">
         dcgmFBCSessionType_enum::DCGM_FBC_SESSION_TYPE_VID
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N23dcgmFBCSessionType_enum27DCGM_FBC_SESSION_TYPE_HWENCE">
        <span class="pre">
         dcgmFBCSessionType_enum::DCGM_FBC_SESSION_TYPE_HWENC
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv425dcgmEncoderQueryType_enum">
      <span class="pre">
       dcgmEncoderQueryType_enum
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmEncoderQueryType_enum23DCGM_ENCODER_QUERY_H264E">
        <span class="pre">
         dcgmEncoderQueryType_enum::DCGM_ENCODER_QUERY_H264
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmEncoderQueryType_enum23DCGM_ENCODER_QUERY_HEVCE">
        <span class="pre">
         dcgmEncoderQueryType_enum::DCGM_ENCODER_QUERY_HEVC
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv427dcgmPolicyConditionIdx_enum">
      <span class="pre">
       dcgmPolicyConditionIdx_enum
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N27dcgmPolicyConditionIdx_enum24DCGM_POLICY_COND_IDX_DBEE">
        <span class="pre">
         dcgmPolicyConditionIdx_enum::DCGM_POLICY_COND_IDX_DBE
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N27dcgmPolicyConditionIdx_enum24DCGM_POLICY_COND_IDX_PCIE">
        <span class="pre">
         dcgmPolicyConditionIdx_enum::DCGM_POLICY_COND_IDX_PCI
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N27dcgmPolicyConditionIdx_enum38DCGM_POLICY_COND_IDX_MAX_PAGES_RETIREDE">
        <span class="pre">
         dcgmPolicyConditionIdx_enum::DCGM_POLICY_COND_IDX_MAX_PAGES_RETIRED
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N27dcgmPolicyConditionIdx_enum28DCGM_POLICY_COND_IDX_THERMALE">
        <span class="pre">
         dcgmPolicyConditionIdx_enum::DCGM_POLICY_COND_IDX_THERMAL
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N27dcgmPolicyConditionIdx_enum26DCGM_POLICY_COND_IDX_POWERE">
        <span class="pre">
         dcgmPolicyConditionIdx_enum::DCGM_POLICY_COND_IDX_POWER
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N27dcgmPolicyConditionIdx_enum27DCGM_POLICY_COND_IDX_NVLINKE">
        <span class="pre">
         dcgmPolicyConditionIdx_enum::DCGM_POLICY_COND_IDX_NVLINK
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N27dcgmPolicyConditionIdx_enum24DCGM_POLICY_COND_IDX_XIDE">
        <span class="pre">
         dcgmPolicyConditionIdx_enum::DCGM_POLICY_COND_IDX_XID
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv424dcgmPolicyCondition_enum">
      <span class="pre">
       dcgmPolicyCondition_enum
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmPolicyCondition_enum20DCGM_POLICY_COND_DBEE">
        <span class="pre">
         dcgmPolicyCondition_enum::DCGM_POLICY_COND_DBE
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmPolicyCondition_enum20DCGM_POLICY_COND_PCIE">
        <span class="pre">
         dcgmPolicyCondition_enum::DCGM_POLICY_COND_PCI
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmPolicyCondition_enum34DCGM_POLICY_COND_MAX_PAGES_RETIREDE">
        <span class="pre">
         dcgmPolicyCondition_enum::DCGM_POLICY_COND_MAX_PAGES_RETIRED
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmPolicyCondition_enum24DCGM_POLICY_COND_THERMALE">
        <span class="pre">
         dcgmPolicyCondition_enum::DCGM_POLICY_COND_THERMAL
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmPolicyCondition_enum22DCGM_POLICY_COND_POWERE">
        <span class="pre">
         dcgmPolicyCondition_enum::DCGM_POLICY_COND_POWER
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmPolicyCondition_enum23DCGM_POLICY_COND_NVLINKE">
        <span class="pre">
         dcgmPolicyCondition_enum::DCGM_POLICY_COND_NVLINK
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmPolicyCondition_enum20DCGM_POLICY_COND_XIDE">
        <span class="pre">
         dcgmPolicyCondition_enum::DCGM_POLICY_COND_XID
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv419dcgmPolicyMode_enum">
      <span class="pre">
       dcgmPolicyMode_enum
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPolicyMode_enum26DCGM_POLICY_MODE_AUTOMATEDE">
        <span class="pre">
         dcgmPolicyMode_enum::DCGM_POLICY_MODE_AUTOMATED
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPolicyMode_enum23DCGM_POLICY_MODE_MANUALE">
        <span class="pre">
         dcgmPolicyMode_enum::DCGM_POLICY_MODE_MANUAL
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv424dcgmPolicyIsolation_enum">
      <span class="pre">
       dcgmPolicyIsolation_enum
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmPolicyIsolation_enum26DCGM_POLICY_ISOLATION_NONEE">
        <span class="pre">
         dcgmPolicyIsolation_enum::DCGM_POLICY_ISOLATION_NONE
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv421dcgmPolicyAction_enum">
      <span class="pre">
       dcgmPolicyAction_enum
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmPolicyAction_enum23DCGM_POLICY_ACTION_NONEE">
        <span class="pre">
         dcgmPolicyAction_enum::DCGM_POLICY_ACTION_NONE
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmPolicyAction_enum27DCGM_POLICY_ACTION_GPURESETE">
        <span class="pre">
         dcgmPolicyAction_enum::DCGM_POLICY_ACTION_GPURESET
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv425dcgmPolicyValidation_enum">
      <span class="pre">
       dcgmPolicyValidation_enum
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmPolicyValidation_enum22DCGM_POLICY_VALID_NONEE">
        <span class="pre">
         dcgmPolicyValidation_enum::DCGM_POLICY_VALID_NONE
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmPolicyValidation_enum26DCGM_POLICY_VALID_SV_SHORTE">
        <span class="pre">
         dcgmPolicyValidation_enum::DCGM_POLICY_VALID_SV_SHORT
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmPolicyValidation_enum24DCGM_POLICY_VALID_SV_MEDE">
        <span class="pre">
         dcgmPolicyValidation_enum::DCGM_POLICY_VALID_SV_MED
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmPolicyValidation_enum25DCGM_POLICY_VALID_SV_LONGE">
        <span class="pre">
         dcgmPolicyValidation_enum::DCGM_POLICY_VALID_SV_LONG
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmPolicyValidation_enum26DCGM_POLICY_VALID_SV_XLONGE">
        <span class="pre">
         dcgmPolicyValidation_enum::DCGM_POLICY_VALID_SV_XLONG
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv426dcgmPolicyFailureResp_enum">
      <span class="pre">
       dcgmPolicyFailureResp_enum
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmPolicyFailureResp_enum24DCGM_POLICY_FAILURE_NONEE">
        <span class="pre">
         dcgmPolicyFailureResp_enum::DCGM_POLICY_FAILURE_NONE
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv422dcgmHealthSystems_enum">
      <span class="pre">
       dcgmHealthSystems_enum
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmHealthSystems_enum22DCGM_HEALTH_WATCH_PCIEE">
        <span class="pre">
         dcgmHealthSystems_enum::DCGM_HEALTH_WATCH_PCIE
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmHealthSystems_enum24DCGM_HEALTH_WATCH_NVLINKE">
        <span class="pre">
         dcgmHealthSystems_enum::DCGM_HEALTH_WATCH_NVLINK
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmHealthSystems_enum21DCGM_HEALTH_WATCH_PMUE">
        <span class="pre">
         dcgmHealthSystems_enum::DCGM_HEALTH_WATCH_PMU
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmHealthSystems_enum21DCGM_HEALTH_WATCH_MCUE">
        <span class="pre">
         dcgmHealthSystems_enum::DCGM_HEALTH_WATCH_MCU
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmHealthSystems_enum21DCGM_HEALTH_WATCH_MEME">
        <span class="pre">
         dcgmHealthSystems_enum::DCGM_HEALTH_WATCH_MEM
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmHealthSystems_enum20DCGM_HEALTH_WATCH_SME">
        <span class="pre">
         dcgmHealthSystems_enum::DCGM_HEALTH_WATCH_SM
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmHealthSystems_enum25DCGM_HEALTH_WATCH_INFOROME">
        <span class="pre">
         dcgmHealthSystems_enum::DCGM_HEALTH_WATCH_INFOROM
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmHealthSystems_enum25DCGM_HEALTH_WATCH_THERMALE">
        <span class="pre">
         dcgmHealthSystems_enum::DCGM_HEALTH_WATCH_THERMAL
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmHealthSystems_enum23DCGM_HEALTH_WATCH_POWERE">
        <span class="pre">
         dcgmHealthSystems_enum::DCGM_HEALTH_WATCH_POWER
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmHealthSystems_enum24DCGM_HEALTH_WATCH_DRIVERE">
        <span class="pre">
         dcgmHealthSystems_enum::DCGM_HEALTH_WATCH_DRIVER
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmHealthSystems_enum35DCGM_HEALTH_WATCH_NVSWITCH_NONFATALE">
        <span class="pre">
         dcgmHealthSystems_enum::DCGM_HEALTH_WATCH_NVSWITCH_NONFATAL
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmHealthSystems_enum32DCGM_HEALTH_WATCH_NVSWITCH_FATALE">
        <span class="pre">
         dcgmHealthSystems_enum::DCGM_HEALTH_WATCH_NVSWITCH_FATAL
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmHealthSystems_enum21DCGM_HEALTH_WATCH_ALLE">
        <span class="pre">
         dcgmHealthSystems_enum::DCGM_HEALTH_WATCH_ALL
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv426dcgmHealthWatchResult_enum">
      <span class="pre">
       dcgmHealthWatchResult_enum
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmHealthWatchResult_enum23DCGM_HEALTH_RESULT_PASSE">
        <span class="pre">
         dcgmHealthWatchResult_enum::DCGM_HEALTH_RESULT_PASS
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmHealthWatchResult_enum23DCGM_HEALTH_RESULT_WARNE">
        <span class="pre">
         dcgmHealthWatchResult_enum::DCGM_HEALTH_RESULT_WARN
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmHealthWatchResult_enum23DCGM_HEALTH_RESULT_FAILE">
        <span class="pre">
         dcgmHealthWatchResult_enum::DCGM_HEALTH_RESULT_FAIL
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv421dcgmDiagnosticLevel_t">
      <span class="pre">
       dcgmDiagnosticLevel_t
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmDiagnosticLevel_t21DCGM_DIAG_LVL_INVALIDE">
        <span class="pre">
         dcgmDiagnosticLevel_t::DCGM_DIAG_LVL_INVALID
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmDiagnosticLevel_t19DCGM_DIAG_LVL_SHORTE">
        <span class="pre">
         dcgmDiagnosticLevel_t::DCGM_DIAG_LVL_SHORT
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmDiagnosticLevel_t17DCGM_DIAG_LVL_MEDE">
        <span class="pre">
         dcgmDiagnosticLevel_t::DCGM_DIAG_LVL_MED
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmDiagnosticLevel_t18DCGM_DIAG_LVL_LONGE">
        <span class="pre">
         dcgmDiagnosticLevel_t::DCGM_DIAG_LVL_LONG
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmDiagnosticLevel_t19DCGM_DIAG_LVL_XLONGE">
        <span class="pre">
         dcgmDiagnosticLevel_t::DCGM_DIAG_LVL_XLONG
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv419dcgmDiagResult_enum">
      <span class="pre">
       dcgmDiagResult_enum
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResult_enum21DCGM_DIAG_RESULT_PASSE">
        <span class="pre">
         dcgmDiagResult_enum::DCGM_DIAG_RESULT_PASS
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResult_enum21DCGM_DIAG_RESULT_SKIPE">
        <span class="pre">
         dcgmDiagResult_enum::DCGM_DIAG_RESULT_SKIP
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResult_enum21DCGM_DIAG_RESULT_WARNE">
        <span class="pre">
         dcgmDiagResult_enum::DCGM_DIAG_RESULT_WARN
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResult_enum21DCGM_DIAG_RESULT_FAILE">
        <span class="pre">
         dcgmDiagResult_enum::DCGM_DIAG_RESULT_FAIL
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResult_enum24DCGM_DIAG_RESULT_NOT_RUNE">
        <span class="pre">
         dcgmDiagResult_enum::DCGM_DIAG_RESULT_NOT_RUN
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv426dcgmPerGpuTestIndices_enum">
      <span class="pre">
       dcgmPerGpuTestIndices_enum
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum17DCGM_MEMORY_INDEXE">
        <span class="pre">
         dcgmPerGpuTestIndices_enum::DCGM_MEMORY_INDEX
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum21DCGM_DIAGNOSTIC_INDEXE">
        <span class="pre">
         dcgmPerGpuTestIndices_enum::DCGM_DIAGNOSTIC_INDEX
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum14DCGM_PCI_INDEXE">
        <span class="pre">
         dcgmPerGpuTestIndices_enum::DCGM_PCI_INDEX
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum20DCGM_SM_STRESS_INDEXE">
        <span class="pre">
         dcgmPerGpuTestIndices_enum::DCGM_SM_STRESS_INDEX
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum26DCGM_TARGETED_STRESS_INDEXE">
        <span class="pre">
         dcgmPerGpuTestIndices_enum::DCGM_TARGETED_STRESS_INDEX
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum25DCGM_TARGETED_POWER_INDEXE">
        <span class="pre">
         dcgmPerGpuTestIndices_enum::DCGM_TARGETED_POWER_INDEX
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum27DCGM_MEMORY_BANDWIDTH_INDEXE">
        <span class="pre">
         dcgmPerGpuTestIndices_enum::DCGM_MEMORY_BANDWIDTH_INDEX
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum18DCGM_MEMTEST_INDEXE">
        <span class="pre">
         dcgmPerGpuTestIndices_enum::DCGM_MEMTEST_INDEX
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum21DCGM_PULSE_TEST_INDEXE">
        <span class="pre">
         dcgmPerGpuTestIndices_enum::DCGM_PULSE_TEST_INDEX
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum19DCGM_EUD_TEST_INDEXE">
        <span class="pre">
         dcgmPerGpuTestIndices_enum::DCGM_EUD_TEST_INDEX
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum23DCGM_UNUSED2_TEST_INDEXE">
        <span class="pre">
         dcgmPerGpuTestIndices_enum::DCGM_UNUSED2_TEST_INDEX
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum23DCGM_UNUSED3_TEST_INDEXE">
        <span class="pre">
         dcgmPerGpuTestIndices_enum::DCGM_UNUSED3_TEST_INDEX
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum23DCGM_UNUSED4_TEST_INDEXE">
        <span class="pre">
         dcgmPerGpuTestIndices_enum::DCGM_UNUSED4_TEST_INDEX
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum23DCGM_UNUSED5_TEST_INDEXE">
        <span class="pre">
         dcgmPerGpuTestIndices_enum::DCGM_UNUSED5_TEST_INDEX
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum19DCGM_SOFTWARE_INDEXE">
        <span class="pre">
         dcgmPerGpuTestIndices_enum::DCGM_SOFTWARE_INDEX
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum25DCGM_CONTEXT_CREATE_INDEXE">
        <span class="pre">
         dcgmPerGpuTestIndices_enum::DCGM_CONTEXT_CREATE_INDEX
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmPerGpuTestIndices_enum18DCGM_UNKNOWN_INDEXE">
        <span class="pre">
         dcgmPerGpuTestIndices_enum::DCGM_UNKNOWN_INDEX
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv421dcgmSoftwareTest_enum">
      <span class="pre">
       dcgmSoftwareTest_enum
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmSoftwareTest_enum20DCGM_SWTEST_DENYLISTE">
        <span class="pre">
         dcgmSoftwareTest_enum::DCGM_SWTEST_DENYLIST
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmSoftwareTest_enum24DCGM_SWTEST_NVML_LIBRARYE">
        <span class="pre">
         dcgmSoftwareTest_enum::DCGM_SWTEST_NVML_LIBRARY
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmSoftwareTest_enum29DCGM_SWTEST_CUDA_MAIN_LIBRARYE">
        <span class="pre">
         dcgmSoftwareTest_enum::DCGM_SWTEST_CUDA_MAIN_LIBRARY
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmSoftwareTest_enum32DCGM_SWTEST_CUDA_RUNTIME_LIBRARYE">
        <span class="pre">
         dcgmSoftwareTest_enum::DCGM_SWTEST_CUDA_RUNTIME_LIBRARY
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmSoftwareTest_enum23DCGM_SWTEST_PERMISSIONSE">
        <span class="pre">
         dcgmSoftwareTest_enum::DCGM_SWTEST_PERMISSIONS
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmSoftwareTest_enum28DCGM_SWTEST_PERSISTENCE_MODEE">
        <span class="pre">
         dcgmSoftwareTest_enum::DCGM_SWTEST_PERSISTENCE_MODE
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmSoftwareTest_enum23DCGM_SWTEST_ENVIRONMENTE">
        <span class="pre">
         dcgmSoftwareTest_enum::DCGM_SWTEST_ENVIRONMENT
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmSoftwareTest_enum27DCGM_SWTEST_PAGE_RETIREMENTE">
        <span class="pre">
         dcgmSoftwareTest_enum::DCGM_SWTEST_PAGE_RETIREMENT
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmSoftwareTest_enum30DCGM_SWTEST_GRAPHICS_PROCESSESE">
        <span class="pre">
         dcgmSoftwareTest_enum::DCGM_SWTEST_GRAPHICS_PROCESSES
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmSoftwareTest_enum19DCGM_SWTEST_INFOROME">
        <span class="pre">
         dcgmSoftwareTest_enum::DCGM_SWTEST_INFOROM
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv417dcgmGpuLevel_enum">
      <span class="pre">
       dcgmGpuLevel_enum
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmGpuLevel_enum27DCGM_TOPOLOGY_UNINITIALIZEDE">
        <span class="pre">
         dcgmGpuLevel_enum::DCGM_TOPOLOGY_UNINITIALIZED
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmGpuLevel_enum19DCGM_TOPOLOGY_BOARDE">
        <span class="pre">
         dcgmGpuLevel_enum::DCGM_TOPOLOGY_BOARD
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmGpuLevel_enum20DCGM_TOPOLOGY_SINGLEE">
        <span class="pre">
         dcgmGpuLevel_enum::DCGM_TOPOLOGY_SINGLE
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmGpuLevel_enum22DCGM_TOPOLOGY_MULTIPLEE">
        <span class="pre">
         dcgmGpuLevel_enum::DCGM_TOPOLOGY_MULTIPLE
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmGpuLevel_enum24DCGM_TOPOLOGY_HOSTBRIDGEE">
        <span class="pre">
         dcgmGpuLevel_enum::DCGM_TOPOLOGY_HOSTBRIDGE
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmGpuLevel_enum17DCGM_TOPOLOGY_CPUE">
        <span class="pre">
         dcgmGpuLevel_enum::DCGM_TOPOLOGY_CPU
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmGpuLevel_enum20DCGM_TOPOLOGY_SYSTEME">
        <span class="pre">
         dcgmGpuLevel_enum::DCGM_TOPOLOGY_SYSTEM
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmGpuLevel_enum21DCGM_TOPOLOGY_NVLINK1E">
        <span class="pre">
         dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK1
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmGpuLevel_enum21DCGM_TOPOLOGY_NVLINK2E">
        <span class="pre">
         dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK2
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmGpuLevel_enum21DCGM_TOPOLOGY_NVLINK3E">
        <span class="pre">
         dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK3
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmGpuLevel_enum21DCGM_TOPOLOGY_NVLINK4E">
        <span class="pre">
         dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK4
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmGpuLevel_enum21DCGM_TOPOLOGY_NVLINK5E">
        <span class="pre">
         dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK5
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmGpuLevel_enum21DCGM_TOPOLOGY_NVLINK6E">
        <span class="pre">
         dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK6
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmGpuLevel_enum21DCGM_TOPOLOGY_NVLINK7E">
        <span class="pre">
         dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK7
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmGpuLevel_enum21DCGM_TOPOLOGY_NVLINK8E">
        <span class="pre">
         dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK8
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmGpuLevel_enum21DCGM_TOPOLOGY_NVLINK9E">
        <span class="pre">
         dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK9
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmGpuLevel_enum22DCGM_TOPOLOGY_NVLINK10E">
        <span class="pre">
         dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK10
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmGpuLevel_enum22DCGM_TOPOLOGY_NVLINK11E">
        <span class="pre">
         dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK11
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmGpuLevel_enum22DCGM_TOPOLOGY_NVLINK12E">
        <span class="pre">
         dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK12
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmGpuLevel_enum22DCGM_TOPOLOGY_NVLINK13E">
        <span class="pre">
         dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK13
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmGpuLevel_enum22DCGM_TOPOLOGY_NVLINK14E">
        <span class="pre">
         dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK14
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmGpuLevel_enum22DCGM_TOPOLOGY_NVLINK15E">
        <span class="pre">
         dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK15
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmGpuLevel_enum22DCGM_TOPOLOGY_NVLINK16E">
        <span class="pre">
         dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK16
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmGpuLevel_enum22DCGM_TOPOLOGY_NVLINK17E">
        <span class="pre">
         dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK17
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmGpuLevel_enum22DCGM_TOPOLOGY_NVLINK18E">
        <span class="pre">
         dcgmGpuLevel_enum::DCGM_TOPOLOGY_NVLINK18
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv427dcgmGpuNVLinkErrorType_enum">
      <span class="pre">
       dcgmGpuNVLinkErrorType_enum
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N27dcgmGpuNVLinkErrorType_enum39DCGM_GPU_NVLINK_ERROR_RECOVERY_REQUIREDE">
        <span class="pre">
         dcgmGpuNVLinkErrorType_enum::DCGM_GPU_NVLINK_ERROR_RECOVERY_REQUIRED
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N27dcgmGpuNVLinkErrorType_enum27DCGM_GPU_NVLINK_ERROR_FATALE">
        <span class="pre">
         dcgmGpuNVLinkErrorType_enum::DCGM_GPU_NVLINK_ERROR_FATAL
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv424dcgmNvLinkLinkState_enum">
      <span class="pre">
       dcgmNvLinkLinkState_enum
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmNvLinkLinkState_enum31DcgmNvLinkLinkStateNotSupportedE">
        <span class="pre">
         dcgmNvLinkLinkState_enum::DcgmNvLinkLinkStateNotSupported
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmNvLinkLinkState_enum27DcgmNvLinkLinkStateDisabledE">
        <span class="pre">
         dcgmNvLinkLinkState_enum::DcgmNvLinkLinkStateDisabled
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmNvLinkLinkState_enum23DcgmNvLinkLinkStateDownE">
        <span class="pre">
         dcgmNvLinkLinkState_enum::DcgmNvLinkLinkStateDown
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmNvLinkLinkState_enum21DcgmNvLinkLinkStateUpE">
        <span class="pre">
         dcgmNvLinkLinkState_enum::DcgmNvLinkLinkStateUp
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv414dcgmModuleId_t">
      <span class="pre">
       dcgmModuleId_t
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmModuleId_t16DcgmModuleIdCoreE">
        <span class="pre">
         dcgmModuleId_t::DcgmModuleIdCore
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmModuleId_t20DcgmModuleIdNvSwitchE">
        <span class="pre">
         dcgmModuleId_t::DcgmModuleIdNvSwitch
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmModuleId_t16DcgmModuleIdVGPUE">
        <span class="pre">
         dcgmModuleId_t::DcgmModuleIdVGPU
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmModuleId_t22DcgmModuleIdIntrospectE">
        <span class="pre">
         dcgmModuleId_t::DcgmModuleIdIntrospect
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmModuleId_t18DcgmModuleIdHealthE">
        <span class="pre">
         dcgmModuleId_t::DcgmModuleIdHealth
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmModuleId_t18DcgmModuleIdPolicyE">
        <span class="pre">
         dcgmModuleId_t::DcgmModuleIdPolicy
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmModuleId_t18DcgmModuleIdConfigE">
        <span class="pre">
         dcgmModuleId_t::DcgmModuleIdConfig
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmModuleId_t16DcgmModuleIdDiagE">
        <span class="pre">
         dcgmModuleId_t::DcgmModuleIdDiag
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmModuleId_t21DcgmModuleIdProfilingE">
        <span class="pre">
         dcgmModuleId_t::DcgmModuleIdProfiling
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmModuleId_t18DcgmModuleIdSysmonE">
        <span class="pre">
         dcgmModuleId_t::DcgmModuleIdSysmon
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmModuleId_t17DcgmModuleIdCountE">
        <span class="pre">
         dcgmModuleId_t::DcgmModuleIdCount
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv418dcgmModuleStatus_t">
      <span class="pre">
       dcgmModuleStatus_t
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmModuleStatus_t25DcgmModuleStatusNotLoadedE">
        <span class="pre">
         dcgmModuleStatus_t::DcgmModuleStatusNotLoaded
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmModuleStatus_t26DcgmModuleStatusDenylistedE">
        <span class="pre">
         dcgmModuleStatus_t::DcgmModuleStatusDenylisted
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmModuleStatus_t22DcgmModuleStatusFailedE">
        <span class="pre">
         dcgmModuleStatus_t::DcgmModuleStatusFailed
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmModuleStatus_t22DcgmModuleStatusLoadedE">
        <span class="pre">
         dcgmModuleStatus_t::DcgmModuleStatusLoaded
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmModuleStatus_t24DcgmModuleStatusUnloadedE">
        <span class="pre">
         dcgmModuleStatus_t::DcgmModuleStatusUnloaded
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmModuleStatus_t22DcgmModuleStatusPausedE">
        <span class="pre">
         dcgmModuleStatus_t::DcgmModuleStatusPaused
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv411dcgm_link_s">
      <span class="pre">
       dcgm_link_s
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N11dcgm_link_s4typeE">
        <span class="pre">
         dcgm_link_s::type
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N11dcgm_link_s5indexE">
        <span class="pre">
         dcgm_link_s::index
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N11dcgm_link_s5gpuIdE">
        <span class="pre">
         dcgm_link_s::gpuId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N11dcgm_link_s8switchIdE">
        <span class="pre">
         dcgm_link_s::switchId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N11dcgm_link_s6parsedE">
        <span class="pre">
         dcgm_link_s::parsed
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N11dcgm_link_s3rawE">
        <span class="pre">
         dcgm_link_s::raw
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv422dcgmConnectV2Params_v1">
      <span class="pre">
       dcgmConnectV2Params_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmConnectV2Params_v17versionE">
        <span class="pre">
         dcgmConnectV2Params_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmConnectV2Params_v122persistAfterDisconnectE">
        <span class="pre">
         dcgmConnectV2Params_v1::persistAfterDisconnect
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv422dcgmConnectV2Params_v2">
      <span class="pre">
       dcgmConnectV2Params_v2
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmConnectV2Params_v27versionE">
        <span class="pre">
         dcgmConnectV2Params_v2::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmConnectV2Params_v222persistAfterDisconnectE">
        <span class="pre">
         dcgmConnectV2Params_v2::persistAfterDisconnect
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmConnectV2Params_v29timeoutMsE">
        <span class="pre">
         dcgmConnectV2Params_v2::timeoutMs
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmConnectV2Params_v219addressIsUnixSocketE">
        <span class="pre">
         dcgmConnectV2Params_v2::addressIsUnixSocket
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv423dcgmHostengineHealth_v1">
      <span class="pre">
       dcgmHostengineHealth_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N23dcgmHostengineHealth_v17versionE">
        <span class="pre">
         dcgmHostengineHealth_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N23dcgmHostengineHealth_v113overallHealthE">
        <span class="pre">
         dcgmHostengineHealth_v1::overallHealth
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv421dcgmGroupEntityPair_t">
      <span class="pre">
       dcgmGroupEntityPair_t
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmGroupEntityPair_t13entityGroupIdE">
        <span class="pre">
         dcgmGroupEntityPair_t::entityGroupId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmGroupEntityPair_t8entityIdE">
        <span class="pre">
         dcgmGroupEntityPair_t::entityId
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv416dcgmGroupInfo_v2">
      <span class="pre">
       dcgmGroupInfo_v2
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N16dcgmGroupInfo_v27versionE">
        <span class="pre">
         dcgmGroupInfo_v2::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N16dcgmGroupInfo_v25countE">
        <span class="pre">
         dcgmGroupInfo_v2::count
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N16dcgmGroupInfo_v29groupNameE">
        <span class="pre">
         dcgmGroupInfo_v2::groupName
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N16dcgmGroupInfo_v210entityListE">
        <span class="pre">
         dcgmGroupInfo_v2::entityList
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv422dcgmMigHierarchyInfo_t">
      <span class="pre">
       dcgmMigHierarchyInfo_t
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmMigHierarchyInfo_t6entityE">
        <span class="pre">
         dcgmMigHierarchyInfo_t::entity
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmMigHierarchyInfo_t6parentE">
        <span class="pre">
         dcgmMigHierarchyInfo_t::parent
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmMigHierarchyInfo_t12sliceProfileE">
        <span class="pre">
         dcgmMigHierarchyInfo_t::sliceProfile
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv419dcgmMigEntityInfo_t">
      <span class="pre">
       dcgmMigEntityInfo_t
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmMigEntityInfo_t7gpuUuidE">
        <span class="pre">
         dcgmMigEntityInfo_t::gpuUuid
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmMigEntityInfo_t12nvmlGpuIndexE">
        <span class="pre">
         dcgmMigEntityInfo_t::nvmlGpuIndex
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmMigEntityInfo_t14nvmlInstanceIdE">
        <span class="pre">
         dcgmMigEntityInfo_t::nvmlInstanceId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmMigEntityInfo_t21nvmlComputeInstanceIdE">
        <span class="pre">
         dcgmMigEntityInfo_t::nvmlComputeInstanceId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmMigEntityInfo_t16nvmlMigProfileIdE">
        <span class="pre">
         dcgmMigEntityInfo_t::nvmlMigProfileId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmMigEntityInfo_t17nvmlProfileSlicesE">
        <span class="pre">
         dcgmMigEntityInfo_t::nvmlProfileSlices
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv423dcgmMigHierarchyInfo_v2">
      <span class="pre">
       dcgmMigHierarchyInfo_v2
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv419dcgmMigHierarchy_v2">
      <span class="pre">
       dcgmMigHierarchy_v2
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv429dcgmCpuHierarchyOwnedCores_v1">
      <span class="pre">
       dcgmCpuHierarchyOwnedCores_v1
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv419dcgmCpuHierarchy_v1">
      <span class="pre">
       dcgmCpuHierarchy_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmCpuHierarchy_v122dcgmCpuHierarchyCpu_v1E">
        <span class="pre">
         dcgmCpuHierarchy_v1::dcgmCpuHierarchyCpu_v1
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv421dcgmFieldGroupInfo_v1">
      <span class="pre">
       dcgmFieldGroupInfo_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmFieldGroupInfo_v17versionE">
        <span class="pre">
         dcgmFieldGroupInfo_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmFieldGroupInfo_v111numFieldIdsE">
        <span class="pre">
         dcgmFieldGroupInfo_v1::numFieldIds
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmFieldGroupInfo_v112fieldGroupIdE">
        <span class="pre">
         dcgmFieldGroupInfo_v1::fieldGroupId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmFieldGroupInfo_v114fieldGroupNameE">
        <span class="pre">
         dcgmFieldGroupInfo_v1::fieldGroupName
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmFieldGroupInfo_v18fieldIdsE">
        <span class="pre">
         dcgmFieldGroupInfo_v1::fieldIds
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv420dcgmAllFieldGroup_v1">
      <span class="pre">
       dcgmAllFieldGroup_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N20dcgmAllFieldGroup_v17versionE">
        <span class="pre">
         dcgmAllFieldGroup_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N20dcgmAllFieldGroup_v114numFieldGroupsE">
        <span class="pre">
         dcgmAllFieldGroup_v1::numFieldGroups
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N20dcgmAllFieldGroup_v111fieldGroupsE">
        <span class="pre">
         dcgmAllFieldGroup_v1::fieldGroups
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv415dcgmErrorInfo_t">
      <span class="pre">
       dcgmErrorInfo_t
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N15dcgmErrorInfo_t5gpuIdE">
        <span class="pre">
         dcgmErrorInfo_t::gpuId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N15dcgmErrorInfo_t7fieldIdE">
        <span class="pre">
         dcgmErrorInfo_t::fieldId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N15dcgmErrorInfo_t6statusE">
        <span class="pre">
         dcgmErrorInfo_t::status
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv415dcgmClockSet_v1">
      <span class="pre">
       dcgmClockSet_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N15dcgmClockSet_v17versionE">
        <span class="pre">
         dcgmClockSet_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N15dcgmClockSet_v18memClockE">
        <span class="pre">
         dcgmClockSet_v1::memClock
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N15dcgmClockSet_v17smClockE">
        <span class="pre">
         dcgmClockSet_v1::smClock
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv431dcgmDeviceSupportedClockSets_v1">
      <span class="pre">
       dcgmDeviceSupportedClockSets_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N31dcgmDeviceSupportedClockSets_v17versionE">
        <span class="pre">
         dcgmDeviceSupportedClockSets_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N31dcgmDeviceSupportedClockSets_v15countE">
        <span class="pre">
         dcgmDeviceSupportedClockSets_v1::count
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N31dcgmDeviceSupportedClockSets_v18clockSetE">
        <span class="pre">
         dcgmDeviceSupportedClockSets_v1::clockSet
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv431dcgmDevicePidAccountingStats_v1">
      <span class="pre">
       dcgmDevicePidAccountingStats_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N31dcgmDevicePidAccountingStats_v17versionE">
        <span class="pre">
         dcgmDevicePidAccountingStats_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N31dcgmDevicePidAccountingStats_v13pidE">
        <span class="pre">
         dcgmDevicePidAccountingStats_v1::pid
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N31dcgmDevicePidAccountingStats_v114gpuUtilizationE">
        <span class="pre">
         dcgmDevicePidAccountingStats_v1::gpuUtilization
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N31dcgmDevicePidAccountingStats_v117memoryUtilizationE">
        <span class="pre">
         dcgmDevicePidAccountingStats_v1::memoryUtilization
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N31dcgmDevicePidAccountingStats_v114maxMemoryUsageE">
        <span class="pre">
         dcgmDevicePidAccountingStats_v1::maxMemoryUsage
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N31dcgmDevicePidAccountingStats_v114startTimestampE">
        <span class="pre">
         dcgmDevicePidAccountingStats_v1::startTimestamp
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N31dcgmDevicePidAccountingStats_v114activeTimeUsecE">
        <span class="pre">
         dcgmDevicePidAccountingStats_v1::activeTimeUsec
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv421dcgmDeviceThermals_v1">
      <span class="pre">
       dcgmDeviceThermals_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmDeviceThermals_v17versionE">
        <span class="pre">
         dcgmDeviceThermals_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmDeviceThermals_v112slowdownTempE">
        <span class="pre">
         dcgmDeviceThermals_v1::slowdownTemp
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmDeviceThermals_v112shutdownTempE">
        <span class="pre">
         dcgmDeviceThermals_v1::shutdownTemp
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv424dcgmDevicePowerLimits_v1">
      <span class="pre">
       dcgmDevicePowerLimits_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmDevicePowerLimits_v17versionE">
        <span class="pre">
         dcgmDevicePowerLimits_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmDevicePowerLimits_v113curPowerLimitE">
        <span class="pre">
         dcgmDevicePowerLimits_v1::curPowerLimit
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmDevicePowerLimits_v117defaultPowerLimitE">
        <span class="pre">
         dcgmDevicePowerLimits_v1::defaultPowerLimit
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmDevicePowerLimits_v118enforcedPowerLimitE">
        <span class="pre">
         dcgmDevicePowerLimits_v1::enforcedPowerLimit
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmDevicePowerLimits_v113minPowerLimitE">
        <span class="pre">
         dcgmDevicePowerLimits_v1::minPowerLimit
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmDevicePowerLimits_v113maxPowerLimitE">
        <span class="pre">
         dcgmDevicePowerLimits_v1::maxPowerLimit
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv424dcgmDeviceIdentifiers_v1">
      <span class="pre">
       dcgmDeviceIdentifiers_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmDeviceIdentifiers_v17versionE">
        <span class="pre">
         dcgmDeviceIdentifiers_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmDeviceIdentifiers_v19brandNameE">
        <span class="pre">
         dcgmDeviceIdentifiers_v1::brandName
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmDeviceIdentifiers_v110deviceNameE">
        <span class="pre">
         dcgmDeviceIdentifiers_v1::deviceName
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmDeviceIdentifiers_v18pciBusIdE">
        <span class="pre">
         dcgmDeviceIdentifiers_v1::pciBusId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmDeviceIdentifiers_v16serialE">
        <span class="pre">
         dcgmDeviceIdentifiers_v1::serial
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmDeviceIdentifiers_v14uuidE">
        <span class="pre">
         dcgmDeviceIdentifiers_v1::uuid
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmDeviceIdentifiers_v15vbiosE">
        <span class="pre">
         dcgmDeviceIdentifiers_v1::vbios
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmDeviceIdentifiers_v119inforomImageVersionE">
        <span class="pre">
         dcgmDeviceIdentifiers_v1::inforomImageVersion
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmDeviceIdentifiers_v111pciDeviceIdE">
        <span class="pre">
         dcgmDeviceIdentifiers_v1::pciDeviceId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmDeviceIdentifiers_v114pciSubSystemIdE">
        <span class="pre">
         dcgmDeviceIdentifiers_v1::pciSubSystemId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmDeviceIdentifiers_v113driverVersionE">
        <span class="pre">
         dcgmDeviceIdentifiers_v1::driverVersion
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmDeviceIdentifiers_v118virtualizationModeE">
        <span class="pre">
         dcgmDeviceIdentifiers_v1::virtualizationMode
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv424dcgmDeviceMemoryUsage_v1">
      <span class="pre">
       dcgmDeviceMemoryUsage_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmDeviceMemoryUsage_v17versionE">
        <span class="pre">
         dcgmDeviceMemoryUsage_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmDeviceMemoryUsage_v19bar1TotalE">
        <span class="pre">
         dcgmDeviceMemoryUsage_v1::bar1Total
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmDeviceMemoryUsage_v17fbTotalE">
        <span class="pre">
         dcgmDeviceMemoryUsage_v1::fbTotal
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmDeviceMemoryUsage_v16fbUsedE">
        <span class="pre">
         dcgmDeviceMemoryUsage_v1::fbUsed
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmDeviceMemoryUsage_v16fbFreeE">
        <span class="pre">
         dcgmDeviceMemoryUsage_v1::fbFree
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv425dcgmDeviceVgpuUtilInfo_v1">
      <span class="pre">
       dcgmDeviceVgpuUtilInfo_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuUtilInfo_v17versionE">
        <span class="pre">
         dcgmDeviceVgpuUtilInfo_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuUtilInfo_v16vgpuIdE">
        <span class="pre">
         dcgmDeviceVgpuUtilInfo_v1::vgpuId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuUtilInfo_v16smUtilE">
        <span class="pre">
         dcgmDeviceVgpuUtilInfo_v1::smUtil
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuUtilInfo_v17memUtilE">
        <span class="pre">
         dcgmDeviceVgpuUtilInfo_v1::memUtil
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuUtilInfo_v17encUtilE">
        <span class="pre">
         dcgmDeviceVgpuUtilInfo_v1::encUtil
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuUtilInfo_v17decUtilE">
        <span class="pre">
         dcgmDeviceVgpuUtilInfo_v1::decUtil
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv421dcgmDeviceEncStats_v1">
      <span class="pre">
       dcgmDeviceEncStats_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmDeviceEncStats_v17versionE">
        <span class="pre">
         dcgmDeviceEncStats_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmDeviceEncStats_v112sessionCountE">
        <span class="pre">
         dcgmDeviceEncStats_v1::sessionCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmDeviceEncStats_v110averageFpsE">
        <span class="pre">
         dcgmDeviceEncStats_v1::averageFps
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmDeviceEncStats_v114averageLatencyE">
        <span class="pre">
         dcgmDeviceEncStats_v1::averageLatency
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv421dcgmDeviceFbcStats_v1">
      <span class="pre">
       dcgmDeviceFbcStats_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmDeviceFbcStats_v17versionE">
        <span class="pre">
         dcgmDeviceFbcStats_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmDeviceFbcStats_v112sessionCountE">
        <span class="pre">
         dcgmDeviceFbcStats_v1::sessionCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmDeviceFbcStats_v110averageFpsE">
        <span class="pre">
         dcgmDeviceFbcStats_v1::averageFps
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmDeviceFbcStats_v114averageLatencyE">
        <span class="pre">
         dcgmDeviceFbcStats_v1::averageLatency
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv427dcgmDeviceFbcSessionInfo_v1">
      <span class="pre">
       dcgmDeviceFbcSessionInfo_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N27dcgmDeviceFbcSessionInfo_v17versionE">
        <span class="pre">
         dcgmDeviceFbcSessionInfo_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N27dcgmDeviceFbcSessionInfo_v19sessionIdE">
        <span class="pre">
         dcgmDeviceFbcSessionInfo_v1::sessionId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N27dcgmDeviceFbcSessionInfo_v13pidE">
        <span class="pre">
         dcgmDeviceFbcSessionInfo_v1::pid
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N27dcgmDeviceFbcSessionInfo_v16vgpuIdE">
        <span class="pre">
         dcgmDeviceFbcSessionInfo_v1::vgpuId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N27dcgmDeviceFbcSessionInfo_v114displayOrdinalE">
        <span class="pre">
         dcgmDeviceFbcSessionInfo_v1::displayOrdinal
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N27dcgmDeviceFbcSessionInfo_v111sessionTypeE">
        <span class="pre">
         dcgmDeviceFbcSessionInfo_v1::sessionType
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N27dcgmDeviceFbcSessionInfo_v112sessionFlagsE">
        <span class="pre">
         dcgmDeviceFbcSessionInfo_v1::sessionFlags
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N27dcgmDeviceFbcSessionInfo_v114hMaxResolutionE">
        <span class="pre">
         dcgmDeviceFbcSessionInfo_v1::hMaxResolution
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N27dcgmDeviceFbcSessionInfo_v114vMaxResolutionE">
        <span class="pre">
         dcgmDeviceFbcSessionInfo_v1::vMaxResolution
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N27dcgmDeviceFbcSessionInfo_v111hResolutionE">
        <span class="pre">
         dcgmDeviceFbcSessionInfo_v1::hResolution
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N27dcgmDeviceFbcSessionInfo_v111vResolutionE">
        <span class="pre">
         dcgmDeviceFbcSessionInfo_v1::vResolution
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N27dcgmDeviceFbcSessionInfo_v110averageFpsE">
        <span class="pre">
         dcgmDeviceFbcSessionInfo_v1::averageFps
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N27dcgmDeviceFbcSessionInfo_v114averageLatencyE">
        <span class="pre">
         dcgmDeviceFbcSessionInfo_v1::averageLatency
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv424dcgmDeviceFbcSessions_v1">
      <span class="pre">
       dcgmDeviceFbcSessions_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmDeviceFbcSessions_v17versionE">
        <span class="pre">
         dcgmDeviceFbcSessions_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmDeviceFbcSessions_v112sessionCountE">
        <span class="pre">
         dcgmDeviceFbcSessions_v1::sessionCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmDeviceFbcSessions_v111sessionInfoE">
        <span class="pre">
         dcgmDeviceFbcSessions_v1::sessionInfo
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv428dcgmDeviceVgpuEncSessions_v1">
      <span class="pre">
       dcgmDeviceVgpuEncSessions_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N28dcgmDeviceVgpuEncSessions_v17versionE">
        <span class="pre">
         dcgmDeviceVgpuEncSessions_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N28dcgmDeviceVgpuEncSessions_v16vgpuIdE">
        <span class="pre">
         dcgmDeviceVgpuEncSessions_v1::vgpuId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N28dcgmDeviceVgpuEncSessions_v19sessionIdE">
        <span class="pre">
         dcgmDeviceVgpuEncSessions_v1::sessionId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N28dcgmDeviceVgpuEncSessions_v13pidE">
        <span class="pre">
         dcgmDeviceVgpuEncSessions_v1::pid
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N28dcgmDeviceVgpuEncSessions_v19codecTypeE">
        <span class="pre">
         dcgmDeviceVgpuEncSessions_v1::codecType
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N28dcgmDeviceVgpuEncSessions_v111hResolutionE">
        <span class="pre">
         dcgmDeviceVgpuEncSessions_v1::hResolution
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N28dcgmDeviceVgpuEncSessions_v111vResolutionE">
        <span class="pre">
         dcgmDeviceVgpuEncSessions_v1::vResolution
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N28dcgmDeviceVgpuEncSessions_v110averageFpsE">
        <span class="pre">
         dcgmDeviceVgpuEncSessions_v1::averageFps
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N28dcgmDeviceVgpuEncSessions_v114averageLatencyE">
        <span class="pre">
         dcgmDeviceVgpuEncSessions_v1::averageLatency
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv432dcgmDeviceVgpuProcessUtilInfo_v1">
      <span class="pre">
       dcgmDeviceVgpuProcessUtilInfo_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N32dcgmDeviceVgpuProcessUtilInfo_v17versionE">
        <span class="pre">
         dcgmDeviceVgpuProcessUtilInfo_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N32dcgmDeviceVgpuProcessUtilInfo_v16vgpuIdE">
        <span class="pre">
         dcgmDeviceVgpuProcessUtilInfo_v1::vgpuId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N32dcgmDeviceVgpuProcessUtilInfo_v123vgpuProcessSamplesCountE">
        <span class="pre">
         dcgmDeviceVgpuProcessUtilInfo_v1::vgpuProcessSamplesCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N32dcgmDeviceVgpuProcessUtilInfo_v13pidE">
        <span class="pre">
         dcgmDeviceVgpuProcessUtilInfo_v1::pid
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N32dcgmDeviceVgpuProcessUtilInfo_v111processNameE">
        <span class="pre">
         dcgmDeviceVgpuProcessUtilInfo_v1::processName
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N32dcgmDeviceVgpuProcessUtilInfo_v16smUtilE">
        <span class="pre">
         dcgmDeviceVgpuProcessUtilInfo_v1::smUtil
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N32dcgmDeviceVgpuProcessUtilInfo_v17memUtilE">
        <span class="pre">
         dcgmDeviceVgpuProcessUtilInfo_v1::memUtil
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N32dcgmDeviceVgpuProcessUtilInfo_v17encUtilE">
        <span class="pre">
         dcgmDeviceVgpuProcessUtilInfo_v1::encUtil
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N32dcgmDeviceVgpuProcessUtilInfo_v17decUtilE">
        <span class="pre">
         dcgmDeviceVgpuProcessUtilInfo_v1::decUtil
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv425dcgmDeviceVgpuTypeInfo_v1">
      <span class="pre">
       dcgmDeviceVgpuTypeInfo_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v17versionE">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v112vgpuTypeInfoE">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_v1::vgpuTypeInfo
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v112vgpuTypeNameE">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_v1::vgpuTypeName
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v113vgpuTypeClassE">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_v1::vgpuTypeClass
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v115vgpuTypeLicenseE">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_v1::vgpuTypeLicense
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v18deviceIdE">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_v1::deviceId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v111subsystemIdE">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_v1::subsystemId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v115numDisplayHeadsE">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_v1::numDisplayHeads
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v112maxInstancesE">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_v1::maxInstances
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v114frameRateLimitE">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_v1::frameRateLimit
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v114maxResolutionXE">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_v1::maxResolutionX
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v114maxResolutionYE">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_v1::maxResolutionY
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v17fbTotalE">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_v1::fbTotal
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv425dcgmDeviceVgpuTypeInfo_v2">
      <span class="pre">
       dcgmDeviceVgpuTypeInfo_v2
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v27versionE">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_v2::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v212vgpuTypeInfoE">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_v2::vgpuTypeInfo
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v212vgpuTypeNameE">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_v2::vgpuTypeName
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v213vgpuTypeClassE">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_v2::vgpuTypeClass
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v215vgpuTypeLicenseE">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_v2::vgpuTypeLicense
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v28deviceIdE">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_v2::deviceId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v211subsystemIdE">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_v2::subsystemId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v215numDisplayHeadsE">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_v2::numDisplayHeads
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v212maxInstancesE">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_v2::maxInstances
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v214frameRateLimitE">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_v2::frameRateLimit
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v214maxResolutionXE">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_v2::maxResolutionX
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v214maxResolutionYE">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_v2::maxResolutionY
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v27fbTotalE">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_v2::fbTotal
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDeviceVgpuTypeInfo_v220gpuInstanceProfileIdE">
        <span class="pre">
         dcgmDeviceVgpuTypeInfo_v2::gpuInstanceProfileId
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv434dcgmDeviceSupportedVgpuTypeInfo_v1">
      <span class="pre">
       dcgmDeviceSupportedVgpuTypeInfo_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N34dcgmDeviceSupportedVgpuTypeInfo_v17versionE">
        <span class="pre">
         dcgmDeviceSupportedVgpuTypeInfo_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N34dcgmDeviceSupportedVgpuTypeInfo_v18deviceIdE">
        <span class="pre">
         dcgmDeviceSupportedVgpuTypeInfo_v1::deviceId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N34dcgmDeviceSupportedVgpuTypeInfo_v111subsystemIdE">
        <span class="pre">
         dcgmDeviceSupportedVgpuTypeInfo_v1::subsystemId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N34dcgmDeviceSupportedVgpuTypeInfo_v115numDisplayHeadsE">
        <span class="pre">
         dcgmDeviceSupportedVgpuTypeInfo_v1::numDisplayHeads
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N34dcgmDeviceSupportedVgpuTypeInfo_v112maxInstancesE">
        <span class="pre">
         dcgmDeviceSupportedVgpuTypeInfo_v1::maxInstances
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N34dcgmDeviceSupportedVgpuTypeInfo_v114frameRateLimitE">
        <span class="pre">
         dcgmDeviceSupportedVgpuTypeInfo_v1::frameRateLimit
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N34dcgmDeviceSupportedVgpuTypeInfo_v114maxResolutionXE">
        <span class="pre">
         dcgmDeviceSupportedVgpuTypeInfo_v1::maxResolutionX
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N34dcgmDeviceSupportedVgpuTypeInfo_v114maxResolutionYE">
        <span class="pre">
         dcgmDeviceSupportedVgpuTypeInfo_v1::maxResolutionY
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N34dcgmDeviceSupportedVgpuTypeInfo_v17fbTotalE">
        <span class="pre">
         dcgmDeviceSupportedVgpuTypeInfo_v1::fbTotal
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N34dcgmDeviceSupportedVgpuTypeInfo_v120gpuInstanceProfileIdE">
        <span class="pre">
         dcgmDeviceSupportedVgpuTypeInfo_v1::gpuInstanceProfileId
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv421dcgmDeviceSettings_v2">
      <span class="pre">
       dcgmDeviceSettings_v2
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv423dcgmDeviceAttributes_v3">
      <span class="pre">
       dcgmDeviceAttributes_v3
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N23dcgmDeviceAttributes_v37versionE">
        <span class="pre">
         dcgmDeviceAttributes_v3::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N23dcgmDeviceAttributes_v39clockSetsE">
        <span class="pre">
         dcgmDeviceAttributes_v3::clockSets
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N23dcgmDeviceAttributes_v315thermalSettingsE">
        <span class="pre">
         dcgmDeviceAttributes_v3::thermalSettings
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N23dcgmDeviceAttributes_v311powerLimitsE">
        <span class="pre">
         dcgmDeviceAttributes_v3::powerLimits
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N23dcgmDeviceAttributes_v311identifiersE">
        <span class="pre">
         dcgmDeviceAttributes_v3::identifiers
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N23dcgmDeviceAttributes_v311memoryUsageE">
        <span class="pre">
         dcgmDeviceAttributes_v3::memoryUsage
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N23dcgmDeviceAttributes_v38settingsE">
        <span class="pre">
         dcgmDeviceAttributes_v3::settings
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv430dcgmDeviceMigAttributesInfo_v1">
      <span class="pre">
       dcgmDeviceMigAttributesInfo_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N30dcgmDeviceMigAttributesInfo_v17versionE">
        <span class="pre">
         dcgmDeviceMigAttributesInfo_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N30dcgmDeviceMigAttributesInfo_v113gpuInstanceIdE">
        <span class="pre">
         dcgmDeviceMigAttributesInfo_v1::gpuInstanceId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N30dcgmDeviceMigAttributesInfo_v117computeInstanceIdE">
        <span class="pre">
         dcgmDeviceMigAttributesInfo_v1::computeInstanceId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N30dcgmDeviceMigAttributesInfo_v119multiprocessorCountE">
        <span class="pre">
         dcgmDeviceMigAttributesInfo_v1::multiprocessorCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N30dcgmDeviceMigAttributesInfo_v121sharedCopyEngineCountE">
        <span class="pre">
         dcgmDeviceMigAttributesInfo_v1::sharedCopyEngineCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N30dcgmDeviceMigAttributesInfo_v118sharedDecoderCountE">
        <span class="pre">
         dcgmDeviceMigAttributesInfo_v1::sharedDecoderCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N30dcgmDeviceMigAttributesInfo_v118sharedEncoderCountE">
        <span class="pre">
         dcgmDeviceMigAttributesInfo_v1::sharedEncoderCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N30dcgmDeviceMigAttributesInfo_v115sharedJpegCountE">
        <span class="pre">
         dcgmDeviceMigAttributesInfo_v1::sharedJpegCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N30dcgmDeviceMigAttributesInfo_v114sharedOfaCountE">
        <span class="pre">
         dcgmDeviceMigAttributesInfo_v1::sharedOfaCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N30dcgmDeviceMigAttributesInfo_v121gpuInstanceSliceCountE">
        <span class="pre">
         dcgmDeviceMigAttributesInfo_v1::gpuInstanceSliceCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N30dcgmDeviceMigAttributesInfo_v125computeInstanceSliceCountE">
        <span class="pre">
         dcgmDeviceMigAttributesInfo_v1::computeInstanceSliceCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N30dcgmDeviceMigAttributesInfo_v112memorySizeMBE">
        <span class="pre">
         dcgmDeviceMigAttributesInfo_v1::memorySizeMB
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv426dcgmDeviceMigAttributes_v1">
      <span class="pre">
       dcgmDeviceMigAttributes_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmDeviceMigAttributes_v17versionE">
        <span class="pre">
         dcgmDeviceMigAttributes_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmDeviceMigAttributes_v115migDevicesCountE">
        <span class="pre">
         dcgmDeviceMigAttributes_v1::migDevicesCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmDeviceMigAttributes_v117migAttributesInfoE">
        <span class="pre">
         dcgmDeviceMigAttributes_v1::migAttributesInfo
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv429dcgmGpuInstanceProfileInfo_v1">
      <span class="pre">
       dcgmGpuInstanceProfileInfo_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N29dcgmGpuInstanceProfileInfo_v17versionE">
        <span class="pre">
         dcgmGpuInstanceProfileInfo_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N29dcgmGpuInstanceProfileInfo_v12idE">
        <span class="pre">
         dcgmGpuInstanceProfileInfo_v1::id
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N29dcgmGpuInstanceProfileInfo_v114isP2pSupportedE">
        <span class="pre">
         dcgmGpuInstanceProfileInfo_v1::isP2pSupported
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N29dcgmGpuInstanceProfileInfo_v110sliceCountE">
        <span class="pre">
         dcgmGpuInstanceProfileInfo_v1::sliceCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N29dcgmGpuInstanceProfileInfo_v113instanceCountE">
        <span class="pre">
         dcgmGpuInstanceProfileInfo_v1::instanceCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N29dcgmGpuInstanceProfileInfo_v119multiprocessorCountE">
        <span class="pre">
         dcgmGpuInstanceProfileInfo_v1::multiprocessorCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N29dcgmGpuInstanceProfileInfo_v115copyEngineCountE">
        <span class="pre">
         dcgmGpuInstanceProfileInfo_v1::copyEngineCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N29dcgmGpuInstanceProfileInfo_v112decoderCountE">
        <span class="pre">
         dcgmGpuInstanceProfileInfo_v1::decoderCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N29dcgmGpuInstanceProfileInfo_v112encoderCountE">
        <span class="pre">
         dcgmGpuInstanceProfileInfo_v1::encoderCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N29dcgmGpuInstanceProfileInfo_v19jpegCountE">
        <span class="pre">
         dcgmGpuInstanceProfileInfo_v1::jpegCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N29dcgmGpuInstanceProfileInfo_v18ofaCountE">
        <span class="pre">
         dcgmGpuInstanceProfileInfo_v1::ofaCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N29dcgmGpuInstanceProfileInfo_v112memorySizeMBE">
        <span class="pre">
         dcgmGpuInstanceProfileInfo_v1::memorySizeMB
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv426dcgmGpuInstanceProfiles_v1">
      <span class="pre">
       dcgmGpuInstanceProfiles_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmGpuInstanceProfiles_v17versionE">
        <span class="pre">
         dcgmGpuInstanceProfiles_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmGpuInstanceProfiles_v112profileCountE">
        <span class="pre">
         dcgmGpuInstanceProfiles_v1::profileCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmGpuInstanceProfiles_v111profileInfoE">
        <span class="pre">
         dcgmGpuInstanceProfiles_v1::profileInfo
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv433dcgmComputeInstanceProfileInfo_v1">
      <span class="pre">
       dcgmComputeInstanceProfileInfo_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N33dcgmComputeInstanceProfileInfo_v17versionE">
        <span class="pre">
         dcgmComputeInstanceProfileInfo_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N33dcgmComputeInstanceProfileInfo_v113gpuInstanceIdE">
        <span class="pre">
         dcgmComputeInstanceProfileInfo_v1::gpuInstanceId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N33dcgmComputeInstanceProfileInfo_v12idE">
        <span class="pre">
         dcgmComputeInstanceProfileInfo_v1::id
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N33dcgmComputeInstanceProfileInfo_v110sliceCountE">
        <span class="pre">
         dcgmComputeInstanceProfileInfo_v1::sliceCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N33dcgmComputeInstanceProfileInfo_v113instanceCountE">
        <span class="pre">
         dcgmComputeInstanceProfileInfo_v1::instanceCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N33dcgmComputeInstanceProfileInfo_v119multiprocessorCountE">
        <span class="pre">
         dcgmComputeInstanceProfileInfo_v1::multiprocessorCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N33dcgmComputeInstanceProfileInfo_v121sharedCopyEngineCountE">
        <span class="pre">
         dcgmComputeInstanceProfileInfo_v1::sharedCopyEngineCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N33dcgmComputeInstanceProfileInfo_v118sharedDecoderCountE">
        <span class="pre">
         dcgmComputeInstanceProfileInfo_v1::sharedDecoderCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N33dcgmComputeInstanceProfileInfo_v118sharedEncoderCountE">
        <span class="pre">
         dcgmComputeInstanceProfileInfo_v1::sharedEncoderCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N33dcgmComputeInstanceProfileInfo_v115sharedJpegCountE">
        <span class="pre">
         dcgmComputeInstanceProfileInfo_v1::sharedJpegCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N33dcgmComputeInstanceProfileInfo_v114sharedOfaCountE">
        <span class="pre">
         dcgmComputeInstanceProfileInfo_v1::sharedOfaCount
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv430dcgmComputeInstanceProfiles_v1">
      <span class="pre">
       dcgmComputeInstanceProfiles_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N30dcgmComputeInstanceProfiles_v17versionE">
        <span class="pre">
         dcgmComputeInstanceProfiles_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N30dcgmComputeInstanceProfiles_v112profileCountE">
        <span class="pre">
         dcgmComputeInstanceProfiles_v1::profileCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N30dcgmComputeInstanceProfiles_v111profileInfoE">
        <span class="pre">
         dcgmComputeInstanceProfiles_v1::profileInfo
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv429dcgmConfigPerfStateSettings_t">
      <span class="pre">
       dcgmConfigPerfStateSettings_t
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N29dcgmConfigPerfStateSettings_t9syncBoostE">
        <span class="pre">
         dcgmConfigPerfStateSettings_t::syncBoost
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N29dcgmConfigPerfStateSettings_t12targetClocksE">
        <span class="pre">
         dcgmConfigPerfStateSettings_t::targetClocks
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv422dcgmConfigPowerLimit_t">
      <span class="pre">
       dcgmConfigPowerLimit_t
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmConfigPowerLimit_t4typeE">
        <span class="pre">
         dcgmConfigPowerLimit_t::type
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmConfigPowerLimit_t3valE">
        <span class="pre">
         dcgmConfigPowerLimit_t::val
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv413dcgmConfig_v1">
      <span class="pre">
       dcgmConfig_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N13dcgmConfig_v17versionE">
        <span class="pre">
         dcgmConfig_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N13dcgmConfig_v15gpuIdE">
        <span class="pre">
         dcgmConfig_v1::gpuId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N13dcgmConfig_v17eccModeE">
        <span class="pre">
         dcgmConfig_v1::eccMode
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N13dcgmConfig_v111computeModeE">
        <span class="pre">
         dcgmConfig_v1::computeMode
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N13dcgmConfig_v19perfStateE">
        <span class="pre">
         dcgmConfig_v1::perfState
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N13dcgmConfig_v110powerLimitE">
        <span class="pre">
         dcgmConfig_v1::powerLimit
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv422dcgmPolicyViolation_v1">
      <span class="pre">
       dcgmPolicyViolation_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmPolicyViolation_v17versionE">
        <span class="pre">
         dcgmPolicyViolation_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmPolicyViolation_v114notifyOnEccDbeE">
        <span class="pre">
         dcgmPolicyViolation_v1::notifyOnEccDbe
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmPolicyViolation_v116notifyOnPciEventE">
        <span class="pre">
         dcgmPolicyViolation_v1::notifyOnPciEvent
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmPolicyViolation_v123notifyOnMaxRetiredPagesE">
        <span class="pre">
         dcgmPolicyViolation_v1::notifyOnMaxRetiredPages
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv428dcgmPolicyConditionParams_st">
      <span class="pre">
       dcgmPolicyConditionParams_st
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv427dcgmPolicyViolationNotify_t">
      <span class="pre">
       dcgmPolicyViolationNotify_t
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N27dcgmPolicyViolationNotify_t5gpuIdE">
        <span class="pre">
         dcgmPolicyViolationNotify_t::gpuId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N27dcgmPolicyViolationNotify_t17violationOccurredE">
        <span class="pre">
         dcgmPolicyViolationNotify_t::violationOccurred
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv413dcgmPolicy_v1">
      <span class="pre">
       dcgmPolicy_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N13dcgmPolicy_v17versionE">
        <span class="pre">
         dcgmPolicy_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N13dcgmPolicy_v19conditionE">
        <span class="pre">
         dcgmPolicy_v1::condition
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N13dcgmPolicy_v14modeE">
        <span class="pre">
         dcgmPolicy_v1::mode
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N13dcgmPolicy_v19isolationE">
        <span class="pre">
         dcgmPolicy_v1::isolation
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N13dcgmPolicy_v16actionE">
        <span class="pre">
         dcgmPolicy_v1::action
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N13dcgmPolicy_v110validationE">
        <span class="pre">
         dcgmPolicy_v1::validation
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N13dcgmPolicy_v18responseE">
        <span class="pre">
         dcgmPolicy_v1::response
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N13dcgmPolicy_v15parmsE">
        <span class="pre">
         dcgmPolicy_v1::parms
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv424dcgmPolicyConditionDbe_t">
      <span class="pre">
       dcgmPolicyConditionDbe_t
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmPolicyConditionDbe_t9timestampE">
        <span class="pre">
         dcgmPolicyConditionDbe_t::timestamp
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmPolicyConditionDbe_t8locationE">
        <span class="pre">
         dcgmPolicyConditionDbe_t::location
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmPolicyConditionDbe_t9numerrorsE">
        <span class="pre">
         dcgmPolicyConditionDbe_t::numerrors
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv424dcgmPolicyConditionPci_t">
      <span class="pre">
       dcgmPolicyConditionPci_t
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmPolicyConditionPci_t9timestampE">
        <span class="pre">
         dcgmPolicyConditionPci_t::timestamp
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmPolicyConditionPci_t7counterE">
        <span class="pre">
         dcgmPolicyConditionPci_t::counter
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv424dcgmPolicyConditionMpr_t">
      <span class="pre">
       dcgmPolicyConditionMpr_t
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmPolicyConditionMpr_t9timestampE">
        <span class="pre">
         dcgmPolicyConditionMpr_t::timestamp
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmPolicyConditionMpr_t8sbepagesE">
        <span class="pre">
         dcgmPolicyConditionMpr_t::sbepages
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmPolicyConditionMpr_t8dbepagesE">
        <span class="pre">
         dcgmPolicyConditionMpr_t::dbepages
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv428dcgmPolicyConditionThermal_t">
      <span class="pre">
       dcgmPolicyConditionThermal_t
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N28dcgmPolicyConditionThermal_t9timestampE">
        <span class="pre">
         dcgmPolicyConditionThermal_t::timestamp
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N28dcgmPolicyConditionThermal_t16thermalViolationE">
        <span class="pre">
         dcgmPolicyConditionThermal_t::thermalViolation
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv426dcgmPolicyConditionPower_t">
      <span class="pre">
       dcgmPolicyConditionPower_t
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmPolicyConditionPower_t9timestampE">
        <span class="pre">
         dcgmPolicyConditionPower_t::timestamp
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmPolicyConditionPower_t14powerViolationE">
        <span class="pre">
         dcgmPolicyConditionPower_t::powerViolation
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv427dcgmPolicyConditionNvlink_t">
      <span class="pre">
       dcgmPolicyConditionNvlink_t
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N27dcgmPolicyConditionNvlink_t9timestampE">
        <span class="pre">
         dcgmPolicyConditionNvlink_t::timestamp
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N27dcgmPolicyConditionNvlink_t7fieldIdE">
        <span class="pre">
         dcgmPolicyConditionNvlink_t::fieldId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N27dcgmPolicyConditionNvlink_t7counterE">
        <span class="pre">
         dcgmPolicyConditionNvlink_t::counter
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv424dcgmPolicyConditionXID_t">
      <span class="pre">
       dcgmPolicyConditionXID_t
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmPolicyConditionXID_t9timestampE">
        <span class="pre">
         dcgmPolicyConditionXID_t::timestamp
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmPolicyConditionXID_t6errnumE">
        <span class="pre">
         dcgmPolicyConditionXID_t::errnum
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv429dcgmPolicyCallbackResponse_v1">
      <span class="pre">
       dcgmPolicyCallbackResponse_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N29dcgmPolicyCallbackResponse_v17versionE">
        <span class="pre">
         dcgmPolicyCallbackResponse_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N29dcgmPolicyCallbackResponse_v19conditionE">
        <span class="pre">
         dcgmPolicyCallbackResponse_v1::condition
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N29dcgmPolicyCallbackResponse_v13dbeE">
        <span class="pre">
         dcgmPolicyCallbackResponse_v1::dbe
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N29dcgmPolicyCallbackResponse_v13pciE">
        <span class="pre">
         dcgmPolicyCallbackResponse_v1::pci
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N29dcgmPolicyCallbackResponse_v13mprE">
        <span class="pre">
         dcgmPolicyCallbackResponse_v1::mpr
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N29dcgmPolicyCallbackResponse_v17thermalE">
        <span class="pre">
         dcgmPolicyCallbackResponse_v1::thermal
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N29dcgmPolicyCallbackResponse_v15powerE">
        <span class="pre">
         dcgmPolicyCallbackResponse_v1::power
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N29dcgmPolicyCallbackResponse_v16nvlinkE">
        <span class="pre">
         dcgmPolicyCallbackResponse_v1::nvlink
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N29dcgmPolicyCallbackResponse_v13xidE">
        <span class="pre">
         dcgmPolicyCallbackResponse_v1::xid
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv417dcgmFieldValue_v1">
      <span class="pre">
       dcgmFieldValue_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmFieldValue_v17versionE">
        <span class="pre">
         dcgmFieldValue_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmFieldValue_v17fieldIdE">
        <span class="pre">
         dcgmFieldValue_v1::fieldId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmFieldValue_v19fieldTypeE">
        <span class="pre">
         dcgmFieldValue_v1::fieldType
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmFieldValue_v16statusE">
        <span class="pre">
         dcgmFieldValue_v1::status
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmFieldValue_v12tsE">
        <span class="pre">
         dcgmFieldValue_v1::ts
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmFieldValue_v13i64E">
        <span class="pre">
         dcgmFieldValue_v1::i64
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmFieldValue_v13dblE">
        <span class="pre">
         dcgmFieldValue_v1::dbl
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmFieldValue_v13strE">
        <span class="pre">
         dcgmFieldValue_v1::str
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmFieldValue_v14blobE">
        <span class="pre">
         dcgmFieldValue_v1::blob
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmFieldValue_v15valueE">
        <span class="pre">
         dcgmFieldValue_v1::value
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv417dcgmFieldValue_v2">
      <span class="pre">
       dcgmFieldValue_v2
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmFieldValue_v27versionE">
        <span class="pre">
         dcgmFieldValue_v2::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmFieldValue_v213entityGroupIdE">
        <span class="pre">
         dcgmFieldValue_v2::entityGroupId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmFieldValue_v28entityIdE">
        <span class="pre">
         dcgmFieldValue_v2::entityId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmFieldValue_v27fieldIdE">
        <span class="pre">
         dcgmFieldValue_v2::fieldId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmFieldValue_v29fieldTypeE">
        <span class="pre">
         dcgmFieldValue_v2::fieldType
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmFieldValue_v26statusE">
        <span class="pre">
         dcgmFieldValue_v2::status
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmFieldValue_v26unusedE">
        <span class="pre">
         dcgmFieldValue_v2::unused
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmFieldValue_v22tsE">
        <span class="pre">
         dcgmFieldValue_v2::ts
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmFieldValue_v23i64E">
        <span class="pre">
         dcgmFieldValue_v2::i64
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmFieldValue_v23dblE">
        <span class="pre">
         dcgmFieldValue_v2::dbl
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmFieldValue_v23strE">
        <span class="pre">
         dcgmFieldValue_v2::str
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmFieldValue_v24blobE">
        <span class="pre">
         dcgmFieldValue_v2::blob
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N17dcgmFieldValue_v25valueE">
        <span class="pre">
         dcgmFieldValue_v2::value
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv422dcgmStatSummaryInt64_t">
      <span class="pre">
       dcgmStatSummaryInt64_t
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmStatSummaryInt64_t8minValueE">
        <span class="pre">
         dcgmStatSummaryInt64_t::minValue
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmStatSummaryInt64_t8maxValueE">
        <span class="pre">
         dcgmStatSummaryInt64_t::maxValue
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmStatSummaryInt64_t7averageE">
        <span class="pre">
         dcgmStatSummaryInt64_t::average
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv422dcgmStatSummaryInt32_t">
      <span class="pre">
       dcgmStatSummaryInt32_t
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmStatSummaryInt32_t8minValueE">
        <span class="pre">
         dcgmStatSummaryInt32_t::minValue
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmStatSummaryInt32_t8maxValueE">
        <span class="pre">
         dcgmStatSummaryInt32_t::maxValue
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmStatSummaryInt32_t7averageE">
        <span class="pre">
         dcgmStatSummaryInt32_t::average
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv421dcgmStatSummaryFp64_t">
      <span class="pre">
       dcgmStatSummaryFp64_t
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmStatSummaryFp64_t8minValueE">
        <span class="pre">
         dcgmStatSummaryFp64_t::minValue
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmStatSummaryFp64_t8maxValueE">
        <span class="pre">
         dcgmStatSummaryFp64_t::maxValue
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmStatSummaryFp64_t7averageE">
        <span class="pre">
         dcgmStatSummaryFp64_t::average
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv421dcgmDiagErrorDetail_t">
      <span class="pre">
       dcgmDiagErrorDetail_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv422dcgmDiagErrorDetail_v2">
      <span class="pre">
       dcgmDiagErrorDetail_v2
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmDiagErrorDetail_v28categoryE">
        <span class="pre">
         dcgmDiagErrorDetail_v2::category
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmDiagErrorDetail_v28severityE">
        <span class="pre">
         dcgmDiagErrorDetail_v2::severity
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv418dcgmIncidentInfo_t">
      <span class="pre">
       dcgmIncidentInfo_t
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmIncidentInfo_t6systemE">
        <span class="pre">
         dcgmIncidentInfo_t::system
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmIncidentInfo_t6healthE">
        <span class="pre">
         dcgmIncidentInfo_t::health
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmIncidentInfo_t5errorE">
        <span class="pre">
         dcgmIncidentInfo_t::error
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmIncidentInfo_t10entityInfoE">
        <span class="pre">
         dcgmIncidentInfo_t::entityInfo
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv421dcgmHealthResponse_v4">
      <span class="pre">
       dcgmHealthResponse_v4
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmHealthResponse_v47versionE">
        <span class="pre">
         dcgmHealthResponse_v4::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmHealthResponse_v413overallHealthE">
        <span class="pre">
         dcgmHealthResponse_v4::overallHealth
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmHealthResponse_v413incidentCountE">
        <span class="pre">
         dcgmHealthResponse_v4::incidentCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmHealthResponse_v49incidentsE">
        <span class="pre">
         dcgmHealthResponse_v4::incidents
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv422dcgmHealthSetParams_v2">
      <span class="pre">
       dcgmHealthSetParams_v2
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmHealthSetParams_v27versionE">
        <span class="pre">
         dcgmHealthSetParams_v2::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmHealthSetParams_v27groupIdE">
        <span class="pre">
         dcgmHealthSetParams_v2::groupId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmHealthSetParams_v27systemsE">
        <span class="pre">
         dcgmHealthSetParams_v2::systems
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmHealthSetParams_v214updateIntervalE">
        <span class="pre">
         dcgmHealthSetParams_v2::updateInterval
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmHealthSetParams_v210maxKeepAgeE">
        <span class="pre">
         dcgmHealthSetParams_v2::maxKeepAge
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv421dcgmProcessUtilInfo_t">
      <span class="pre">
       dcgmProcessUtilInfo_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv423dcgmProcessUtilSample_t">
      <span class="pre">
       dcgmProcessUtilSample_t
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv419dcgmPidSingleInfo_t">
      <span class="pre">
       dcgmPidSingleInfo_t
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t5gpuIdE">
        <span class="pre">
         dcgmPidSingleInfo_t::gpuId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t14energyConsumedE">
        <span class="pre">
         dcgmPidSingleInfo_t::energyConsumed
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t15pcieRxBandwidthE">
        <span class="pre">
         dcgmPidSingleInfo_t::pcieRxBandwidth
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t15pcieTxBandwidthE">
        <span class="pre">
         dcgmPidSingleInfo_t::pcieTxBandwidth
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t11pcieReplaysE">
        <span class="pre">
         dcgmPidSingleInfo_t::pcieReplays
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t9startTimeE">
        <span class="pre">
         dcgmPidSingleInfo_t::startTime
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t7endTimeE">
        <span class="pre">
         dcgmPidSingleInfo_t::endTime
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t18processUtilizationE">
        <span class="pre">
         dcgmPidSingleInfo_t::processUtilization
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t13smUtilizationE">
        <span class="pre">
         dcgmPidSingleInfo_t::smUtilization
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t17memoryUtilizationE">
        <span class="pre">
         dcgmPidSingleInfo_t::memoryUtilization
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t12eccSingleBitE">
        <span class="pre">
         dcgmPidSingleInfo_t::eccSingleBit
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t12eccDoubleBitE">
        <span class="pre">
         dcgmPidSingleInfo_t::eccDoubleBit
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t11memoryClockE">
        <span class="pre">
         dcgmPidSingleInfo_t::memoryClock
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t7smClockE">
        <span class="pre">
         dcgmPidSingleInfo_t::smClock
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t20numXidCriticalErrorsE">
        <span class="pre">
         dcgmPidSingleInfo_t::numXidCriticalErrors
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t19xidCriticalErrorsTsE">
        <span class="pre">
         dcgmPidSingleInfo_t::xidCriticalErrorsTs
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t19numOtherComputePidsE">
        <span class="pre">
         dcgmPidSingleInfo_t::numOtherComputePids
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t16otherComputePidsE">
        <span class="pre">
         dcgmPidSingleInfo_t::otherComputePids
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t20numOtherGraphicsPidsE">
        <span class="pre">
         dcgmPidSingleInfo_t::numOtherGraphicsPids
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t17otherGraphicsPidsE">
        <span class="pre">
         dcgmPidSingleInfo_t::otherGraphicsPids
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t16maxGpuMemoryUsedE">
        <span class="pre">
         dcgmPidSingleInfo_t::maxGpuMemoryUsed
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t18powerViolationTimeE">
        <span class="pre">
         dcgmPidSingleInfo_t::powerViolationTime
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t20thermalViolationTimeE">
        <span class="pre">
         dcgmPidSingleInfo_t::thermalViolationTime
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t24reliabilityViolationTimeE">
        <span class="pre">
         dcgmPidSingleInfo_t::reliabilityViolationTime
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t23boardLimitViolationTimeE">
        <span class="pre">
         dcgmPidSingleInfo_t::boardLimitViolationTime
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t18lowUtilizationTimeE">
        <span class="pre">
         dcgmPidSingleInfo_t::lowUtilizationTime
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t13syncBoostTimeE">
        <span class="pre">
         dcgmPidSingleInfo_t::syncBoostTime
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t13overallHealthE">
        <span class="pre">
         dcgmPidSingleInfo_t::overallHealth
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t6systemE">
        <span class="pre">
         dcgmPidSingleInfo_t::system
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmPidSingleInfo_t6healthE">
        <span class="pre">
         dcgmPidSingleInfo_t::health
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv414dcgmPidInfo_v2">
      <span class="pre">
       dcgmPidInfo_v2
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmPidInfo_v27versionE">
        <span class="pre">
         dcgmPidInfo_v2::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmPidInfo_v23pidE">
        <span class="pre">
         dcgmPidInfo_v2::pid
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmPidInfo_v27numGpusE">
        <span class="pre">
         dcgmPidInfo_v2::numGpus
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmPidInfo_v27summaryE">
        <span class="pre">
         dcgmPidInfo_v2::summary
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmPidInfo_v24gpusE">
        <span class="pre">
         dcgmPidInfo_v2::gpus
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv418dcgmGpuUsageInfo_t">
      <span class="pre">
       dcgmGpuUsageInfo_t
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t5gpuIdE">
        <span class="pre">
         dcgmGpuUsageInfo_t::gpuId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t14energyConsumedE">
        <span class="pre">
         dcgmGpuUsageInfo_t::energyConsumed
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t10powerUsageE">
        <span class="pre">
         dcgmGpuUsageInfo_t::powerUsage
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t15pcieRxBandwidthE">
        <span class="pre">
         dcgmGpuUsageInfo_t::pcieRxBandwidth
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t15pcieTxBandwidthE">
        <span class="pre">
         dcgmGpuUsageInfo_t::pcieTxBandwidth
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t11pcieReplaysE">
        <span class="pre">
         dcgmGpuUsageInfo_t::pcieReplays
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t9startTimeE">
        <span class="pre">
         dcgmGpuUsageInfo_t::startTime
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t7endTimeE">
        <span class="pre">
         dcgmGpuUsageInfo_t::endTime
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t13smUtilizationE">
        <span class="pre">
         dcgmGpuUsageInfo_t::smUtilization
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t17memoryUtilizationE">
        <span class="pre">
         dcgmGpuUsageInfo_t::memoryUtilization
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t12eccSingleBitE">
        <span class="pre">
         dcgmGpuUsageInfo_t::eccSingleBit
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t12eccDoubleBitE">
        <span class="pre">
         dcgmGpuUsageInfo_t::eccDoubleBit
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t11memoryClockE">
        <span class="pre">
         dcgmGpuUsageInfo_t::memoryClock
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t7smClockE">
        <span class="pre">
         dcgmGpuUsageInfo_t::smClock
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t20numXidCriticalErrorsE">
        <span class="pre">
         dcgmGpuUsageInfo_t::numXidCriticalErrors
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t19xidCriticalErrorsTsE">
        <span class="pre">
         dcgmGpuUsageInfo_t::xidCriticalErrorsTs
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t14numComputePidsE">
        <span class="pre">
         dcgmGpuUsageInfo_t::numComputePids
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t14computePidInfoE">
        <span class="pre">
         dcgmGpuUsageInfo_t::computePidInfo
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t15numGraphicsPidsE">
        <span class="pre">
         dcgmGpuUsageInfo_t::numGraphicsPids
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t15graphicsPidInfoE">
        <span class="pre">
         dcgmGpuUsageInfo_t::graphicsPidInfo
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t16maxGpuMemoryUsedE">
        <span class="pre">
         dcgmGpuUsageInfo_t::maxGpuMemoryUsed
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t18powerViolationTimeE">
        <span class="pre">
         dcgmGpuUsageInfo_t::powerViolationTime
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t20thermalViolationTimeE">
        <span class="pre">
         dcgmGpuUsageInfo_t::thermalViolationTime
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t24reliabilityViolationTimeE">
        <span class="pre">
         dcgmGpuUsageInfo_t::reliabilityViolationTime
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t23boardLimitViolationTimeE">
        <span class="pre">
         dcgmGpuUsageInfo_t::boardLimitViolationTime
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t18lowUtilizationTimeE">
        <span class="pre">
         dcgmGpuUsageInfo_t::lowUtilizationTime
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t13syncBoostTimeE">
        <span class="pre">
         dcgmGpuUsageInfo_t::syncBoostTime
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t13overallHealthE">
        <span class="pre">
         dcgmGpuUsageInfo_t::overallHealth
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t6systemE">
        <span class="pre">
         dcgmGpuUsageInfo_t::system
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmGpuUsageInfo_t6healthE">
        <span class="pre">
         dcgmGpuUsageInfo_t::health
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv414dcgmJobInfo_v3">
      <span class="pre">
       dcgmJobInfo_v3
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmJobInfo_v37versionE">
        <span class="pre">
         dcgmJobInfo_v3::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmJobInfo_v37numGpusE">
        <span class="pre">
         dcgmJobInfo_v3::numGpus
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmJobInfo_v37summaryE">
        <span class="pre">
         dcgmJobInfo_v3::summary
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmJobInfo_v34gpusE">
        <span class="pre">
         dcgmJobInfo_v3::gpus
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv421dcgmRunningProcess_v1">
      <span class="pre">
       dcgmRunningProcess_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmRunningProcess_v17versionE">
        <span class="pre">
         dcgmRunningProcess_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmRunningProcess_v13pidE">
        <span class="pre">
         dcgmRunningProcess_v1::pid
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmRunningProcess_v110memoryUsedE">
        <span class="pre">
         dcgmRunningProcess_v1::memoryUsed
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv421dcgmDiagTestResult_v2">
      <span class="pre">
       dcgmDiagTestResult_v2
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmDiagTestResult_v26statusE">
        <span class="pre">
         dcgmDiagTestResult_v2::status
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmDiagTestResult_v25errorE">
        <span class="pre">
         dcgmDiagTestResult_v2::error
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmDiagTestResult_v24infoE">
        <span class="pre">
         dcgmDiagTestResult_v2::info
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv421dcgmDiagTestResult_v3">
      <span class="pre">
       dcgmDiagTestResult_v3
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmDiagTestResult_v36statusE">
        <span class="pre">
         dcgmDiagTestResult_v3::status
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmDiagTestResult_v35errorE">
        <span class="pre">
         dcgmDiagTestResult_v3::error
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmDiagTestResult_v34infoE">
        <span class="pre">
         dcgmDiagTestResult_v3::info
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv425dcgmDiagResponsePerGpu_v4">
      <span class="pre">
       dcgmDiagResponsePerGpu_v4
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDiagResponsePerGpu_v45gpuIdE">
        <span class="pre">
         dcgmDiagResponsePerGpu_v4::gpuId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDiagResponsePerGpu_v418hwDiagnosticReturnE">
        <span class="pre">
         dcgmDiagResponsePerGpu_v4::hwDiagnosticReturn
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDiagResponsePerGpu_v47resultsE">
        <span class="pre">
         dcgmDiagResponsePerGpu_v4::results
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv425dcgmDiagResponsePerGpu_v5">
      <span class="pre">
       dcgmDiagResponsePerGpu_v5
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDiagResponsePerGpu_v55gpuIdE">
        <span class="pre">
         dcgmDiagResponsePerGpu_v5::gpuId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDiagResponsePerGpu_v518hwDiagnosticReturnE">
        <span class="pre">
         dcgmDiagResponsePerGpu_v5::hwDiagnosticReturn
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDiagResponsePerGpu_v57resultsE">
        <span class="pre">
         dcgmDiagResponsePerGpu_v5::results
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv425dcgmDiagResponsePerGpu_v3">
      <span class="pre">
       dcgmDiagResponsePerGpu_v3
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDiagResponsePerGpu_v35gpuIdE">
        <span class="pre">
         dcgmDiagResponsePerGpu_v3::gpuId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDiagResponsePerGpu_v318hwDiagnosticReturnE">
        <span class="pre">
         dcgmDiagResponsePerGpu_v3::hwDiagnosticReturn
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N25dcgmDiagResponsePerGpu_v37resultsE">
        <span class="pre">
         dcgmDiagResponsePerGpu_v3::results
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv419dcgmDiagResponse_v9">
      <span class="pre">
       dcgmDiagResponse_v9
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResponse_v97versionE">
        <span class="pre">
         dcgmDiagResponse_v9::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResponse_v98gpuCountE">
        <span class="pre">
         dcgmDiagResponse_v9::gpuCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResponse_v917levelOneTestCountE">
        <span class="pre">
         dcgmDiagResponse_v9::levelOneTestCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResponse_v915levelOneResultsE">
        <span class="pre">
         dcgmDiagResponse_v9::levelOneResults
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResponse_v915perGpuResponsesE">
        <span class="pre">
         dcgmDiagResponse_v9::perGpuResponses
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResponse_v911systemErrorE">
        <span class="pre">
         dcgmDiagResponse_v9::systemError
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResponse_v96devIdsE">
        <span class="pre">
         dcgmDiagResponse_v9::devIds
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResponse_v910devSerialsE">
        <span class="pre">
         dcgmDiagResponse_v9::devSerials
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResponse_v911dcgmVersionE">
        <span class="pre">
         dcgmDiagResponse_v9::dcgmVersion
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResponse_v913driverVersionE">
        <span class="pre">
         dcgmDiagResponse_v9::driverVersion
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResponse_v97_unusedE">
        <span class="pre">
         dcgmDiagResponse_v9::_unused
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv419dcgmDiagResponse_v8">
      <span class="pre">
       dcgmDiagResponse_v8
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResponse_v87versionE">
        <span class="pre">
         dcgmDiagResponse_v8::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResponse_v88gpuCountE">
        <span class="pre">
         dcgmDiagResponse_v8::gpuCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResponse_v817levelOneTestCountE">
        <span class="pre">
         dcgmDiagResponse_v8::levelOneTestCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResponse_v815levelOneResultsE">
        <span class="pre">
         dcgmDiagResponse_v8::levelOneResults
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResponse_v815perGpuResponsesE">
        <span class="pre">
         dcgmDiagResponse_v8::perGpuResponses
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResponse_v811systemErrorE">
        <span class="pre">
         dcgmDiagResponse_v8::systemError
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResponse_v86devIdsE">
        <span class="pre">
         dcgmDiagResponse_v8::devIds
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResponse_v811dcgmVersionE">
        <span class="pre">
         dcgmDiagResponse_v8::dcgmVersion
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResponse_v813driverVersionE">
        <span class="pre">
         dcgmDiagResponse_v8::driverVersion
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResponse_v87_unusedE">
        <span class="pre">
         dcgmDiagResponse_v8::_unused
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv419dcgmDiagResponse_v7">
      <span class="pre">
       dcgmDiagResponse_v7
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResponse_v77versionE">
        <span class="pre">
         dcgmDiagResponse_v7::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResponse_v78gpuCountE">
        <span class="pre">
         dcgmDiagResponse_v7::gpuCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResponse_v717levelOneTestCountE">
        <span class="pre">
         dcgmDiagResponse_v7::levelOneTestCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResponse_v715levelOneResultsE">
        <span class="pre">
         dcgmDiagResponse_v7::levelOneResults
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResponse_v715perGpuResponsesE">
        <span class="pre">
         dcgmDiagResponse_v7::perGpuResponses
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResponse_v711systemErrorE">
        <span class="pre">
         dcgmDiagResponse_v7::systemError
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmDiagResponse_v77_unusedE">
        <span class="pre">
         dcgmDiagResponse_v7::_unused
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv421dcgmDeviceTopology_v1">
      <span class="pre">
       dcgmDeviceTopology_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmDeviceTopology_v17versionE">
        <span class="pre">
         dcgmDeviceTopology_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmDeviceTopology_v115cpuAffinityMaskE">
        <span class="pre">
         dcgmDeviceTopology_v1::cpuAffinityMask
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmDeviceTopology_v17numGpusE">
        <span class="pre">
         dcgmDeviceTopology_v1::numGpus
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmDeviceTopology_v15gpuIdE">
        <span class="pre">
         dcgmDeviceTopology_v1::gpuId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmDeviceTopology_v14pathE">
        <span class="pre">
         dcgmDeviceTopology_v1::path
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmDeviceTopology_v114localNvLinkIdsE">
        <span class="pre">
         dcgmDeviceTopology_v1::localNvLinkIds
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv420dcgmGroupTopology_v1">
      <span class="pre">
       dcgmGroupTopology_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N20dcgmGroupTopology_v17versionE">
        <span class="pre">
         dcgmGroupTopology_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N20dcgmGroupTopology_v120groupCpuAffinityMaskE">
        <span class="pre">
         dcgmGroupTopology_v1::groupCpuAffinityMask
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N20dcgmGroupTopology_v115numaOptimalFlagE">
        <span class="pre">
         dcgmGroupTopology_v1::numaOptimalFlag
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N20dcgmGroupTopology_v111slowestPathE">
        <span class="pre">
         dcgmGroupTopology_v1::slowestPath
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv423dcgmIntrospectMemory_v1">
      <span class="pre">
       dcgmIntrospectMemory_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N23dcgmIntrospectMemory_v17versionE">
        <span class="pre">
         dcgmIntrospectMemory_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N23dcgmIntrospectMemory_v19bytesUsedE">
        <span class="pre">
         dcgmIntrospectMemory_v1::bytesUsed
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv424dcgmIntrospectCpuUtil_v1">
      <span class="pre">
       dcgmIntrospectCpuUtil_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmIntrospectCpuUtil_v17versionE">
        <span class="pre">
         dcgmIntrospectCpuUtil_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmIntrospectCpuUtil_v15totalE">
        <span class="pre">
         dcgmIntrospectCpuUtil_v1::total
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmIntrospectCpuUtil_v16kernelE">
        <span class="pre">
         dcgmIntrospectCpuUtil_v1::kernel
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmIntrospectCpuUtil_v14userE">
        <span class="pre">
         dcgmIntrospectCpuUtil_v1::user
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv414dcgmRunDiag_v7">
      <span class="pre">
       dcgmRunDiag_v7
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmRunDiag_v77versionE">
        <span class="pre">
         dcgmRunDiag_v7::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmRunDiag_v75flagsE">
        <span class="pre">
         dcgmRunDiag_v7::flags
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmRunDiag_v710debugLevelE">
        <span class="pre">
         dcgmRunDiag_v7::debugLevel
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmRunDiag_v77groupIdE">
        <span class="pre">
         dcgmRunDiag_v7::groupId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmRunDiag_v78validateE">
        <span class="pre">
         dcgmRunDiag_v7::validate
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmRunDiag_v79testNamesE">
        <span class="pre">
         dcgmRunDiag_v7::testNames
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmRunDiag_v79testParmsE">
        <span class="pre">
         dcgmRunDiag_v7::testParms
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmRunDiag_v711fakeGpuListE">
        <span class="pre">
         dcgmRunDiag_v7::fakeGpuList
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmRunDiag_v77gpuListE">
        <span class="pre">
         dcgmRunDiag_v7::gpuList
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmRunDiag_v712debugLogFileE">
        <span class="pre">
         dcgmRunDiag_v7::debugLogFile
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmRunDiag_v79statsPathE">
        <span class="pre">
         dcgmRunDiag_v7::statsPath
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmRunDiag_v718configFileContentsE">
        <span class="pre">
         dcgmRunDiag_v7::configFileContents
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmRunDiag_v712throttleMaskE">
        <span class="pre">
         dcgmRunDiag_v7::throttleMask
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmRunDiag_v710pluginPathE">
        <span class="pre">
         dcgmRunDiag_v7::pluginPath
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmRunDiag_v716currentIterationE">
        <span class="pre">
         dcgmRunDiag_v7::currentIteration
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmRunDiag_v715totalIterationsE">
        <span class="pre">
         dcgmRunDiag_v7::totalIterations
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmRunDiag_v711_unusedInt1E">
        <span class="pre">
         dcgmRunDiag_v7::_unusedInt1
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmRunDiag_v710_unusedBufE">
        <span class="pre">
         dcgmRunDiag_v7::_unusedBuf
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N14dcgmRunDiag_v717failCheckIntervalE">
        <span class="pre">
         dcgmRunDiag_v7::failCheckInterval
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv420dcgmTopoSchedHint_v1">
      <span class="pre">
       dcgmTopoSchedHint_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N20dcgmTopoSchedHint_v17versionE">
        <span class="pre">
         dcgmTopoSchedHint_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N20dcgmTopoSchedHint_v111inputGpuIdsE">
        <span class="pre">
         dcgmTopoSchedHint_v1::inputGpuIds
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N20dcgmTopoSchedHint_v17numGpusE">
        <span class="pre">
         dcgmTopoSchedHint_v1::numGpus
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N20dcgmTopoSchedHint_v19hintFlagsE">
        <span class="pre">
         dcgmTopoSchedHint_v1::hintFlags
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv426dcgmNvLinkGpuLinkStatus_v1">
      <span class="pre">
       dcgmNvLinkGpuLinkStatus_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmNvLinkGpuLinkStatus_v18entityIdE">
        <span class="pre">
         dcgmNvLinkGpuLinkStatus_v1::entityId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmNvLinkGpuLinkStatus_v19linkStateE">
        <span class="pre">
         dcgmNvLinkGpuLinkStatus_v1::linkState
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv426dcgmNvLinkGpuLinkStatus_v2">
      <span class="pre">
       dcgmNvLinkGpuLinkStatus_v2
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmNvLinkGpuLinkStatus_v28entityIdE">
        <span class="pre">
         dcgmNvLinkGpuLinkStatus_v2::entityId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmNvLinkGpuLinkStatus_v29linkStateE">
        <span class="pre">
         dcgmNvLinkGpuLinkStatus_v2::linkState
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv426dcgmNvLinkGpuLinkStatus_v3">
      <span class="pre">
       dcgmNvLinkGpuLinkStatus_v3
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmNvLinkGpuLinkStatus_v38entityIdE">
        <span class="pre">
         dcgmNvLinkGpuLinkStatus_v3::entityId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmNvLinkGpuLinkStatus_v39linkStateE">
        <span class="pre">
         dcgmNvLinkGpuLinkStatus_v3::linkState
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv430dcgmNvLinkNvSwitchLinkStatus_t">
      <span class="pre">
       dcgmNvLinkNvSwitchLinkStatus_t
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N30dcgmNvLinkNvSwitchLinkStatus_t8entityIdE">
        <span class="pre">
         dcgmNvLinkNvSwitchLinkStatus_t::entityId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N30dcgmNvLinkNvSwitchLinkStatus_t9linkStateE">
        <span class="pre">
         dcgmNvLinkNvSwitchLinkStatus_t::linkState
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv419dcgmNvLinkStatus_v3">
      <span class="pre">
       dcgmNvLinkStatus_v3
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmNvLinkStatus_v37versionE">
        <span class="pre">
         dcgmNvLinkStatus_v3::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmNvLinkStatus_v37numGpusE">
        <span class="pre">
         dcgmNvLinkStatus_v3::numGpus
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmNvLinkStatus_v34gpusE">
        <span class="pre">
         dcgmNvLinkStatus_v3::gpus
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmNvLinkStatus_v313numNvSwitchesE">
        <span class="pre">
         dcgmNvLinkStatus_v3::numNvSwitches
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N19dcgmNvLinkStatus_v310nvSwitchesE">
        <span class="pre">
         dcgmNvLinkStatus_v3::nvSwitches
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv421dcgmSummaryResponse_t">
      <span class="pre">
       dcgmSummaryResponse_t
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmSummaryResponse_t9fieldTypeE">
        <span class="pre">
         dcgmSummaryResponse_t::fieldType
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmSummaryResponse_t12summaryCountE">
        <span class="pre">
         dcgmSummaryResponse_t::summaryCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N21dcgmSummaryResponse_t6valuesE">
        <span class="pre">
         dcgmSummaryResponse_t::values
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv426dcgmFieldSummaryRequest_v1">
      <span class="pre">
       dcgmFieldSummaryRequest_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmFieldSummaryRequest_v17versionE">
        <span class="pre">
         dcgmFieldSummaryRequest_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmFieldSummaryRequest_v17fieldIdE">
        <span class="pre">
         dcgmFieldSummaryRequest_v1::fieldId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmFieldSummaryRequest_v113entityGroupIdE">
        <span class="pre">
         dcgmFieldSummaryRequest_v1::entityGroupId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmFieldSummaryRequest_v18entityIdE">
        <span class="pre">
         dcgmFieldSummaryRequest_v1::entityId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmFieldSummaryRequest_v115summaryTypeMaskE">
        <span class="pre">
         dcgmFieldSummaryRequest_v1::summaryTypeMask
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmFieldSummaryRequest_v19startTimeE">
        <span class="pre">
         dcgmFieldSummaryRequest_v1::startTime
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmFieldSummaryRequest_v17endTimeE">
        <span class="pre">
         dcgmFieldSummaryRequest_v1::endTime
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmFieldSummaryRequest_v18responseE">
        <span class="pre">
         dcgmFieldSummaryRequest_v1::response
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv429dcgmModuleGetStatusesModule_t">
      <span class="pre">
       dcgmModuleGetStatusesModule_t
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N29dcgmModuleGetStatusesModule_t2idE">
        <span class="pre">
         dcgmModuleGetStatusesModule_t::id
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N29dcgmModuleGetStatusesModule_t6statusE">
        <span class="pre">
         dcgmModuleGetStatusesModule_t::status
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv424dcgmModuleGetStatuses_v1">
      <span class="pre">
       dcgmModuleGetStatuses_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmModuleGetStatuses_v17versionE">
        <span class="pre">
         dcgmModuleGetStatuses_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmModuleGetStatuses_v111numStatusesE">
        <span class="pre">
         dcgmModuleGetStatuses_v1::numStatuses
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmModuleGetStatuses_v18statusesE">
        <span class="pre">
         dcgmModuleGetStatuses_v1::statuses
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv428dcgmStartEmbeddedV2Params_v1">
      <span class="pre">
       dcgmStartEmbeddedV2Params_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N28dcgmStartEmbeddedV2Params_v17versionE">
        <span class="pre">
         dcgmStartEmbeddedV2Params_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N28dcgmStartEmbeddedV2Params_v16opModeE">
        <span class="pre">
         dcgmStartEmbeddedV2Params_v1::opMode
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N28dcgmStartEmbeddedV2Params_v110dcgmHandleE">
        <span class="pre">
         dcgmStartEmbeddedV2Params_v1::dcgmHandle
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N28dcgmStartEmbeddedV2Params_v17logFileE">
        <span class="pre">
         dcgmStartEmbeddedV2Params_v1::logFile
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N28dcgmStartEmbeddedV2Params_v18severityE">
        <span class="pre">
         dcgmStartEmbeddedV2Params_v1::severity
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N28dcgmStartEmbeddedV2Params_v113denyListCountE">
        <span class="pre">
         dcgmStartEmbeddedV2Params_v1::denyListCount
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv428dcgmStartEmbeddedV2Params_v2">
      <span class="pre">
       dcgmStartEmbeddedV2Params_v2
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N28dcgmStartEmbeddedV2Params_v27versionE">
        <span class="pre">
         dcgmStartEmbeddedV2Params_v2::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N28dcgmStartEmbeddedV2Params_v26opModeE">
        <span class="pre">
         dcgmStartEmbeddedV2Params_v2::opMode
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N28dcgmStartEmbeddedV2Params_v210dcgmHandleE">
        <span class="pre">
         dcgmStartEmbeddedV2Params_v2::dcgmHandle
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N28dcgmStartEmbeddedV2Params_v27logFileE">
        <span class="pre">
         dcgmStartEmbeddedV2Params_v2::logFile
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N28dcgmStartEmbeddedV2Params_v28severityE">
        <span class="pre">
         dcgmStartEmbeddedV2Params_v2::severity
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N28dcgmStartEmbeddedV2Params_v213denyListCountE">
        <span class="pre">
         dcgmStartEmbeddedV2Params_v2::denyListCount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N28dcgmStartEmbeddedV2Params_v214serviceAccountE">
        <span class="pre">
         dcgmStartEmbeddedV2Params_v2::serviceAccount
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N28dcgmStartEmbeddedV2Params_v28denyListE">
        <span class="pre">
         dcgmStartEmbeddedV2Params_v2::denyList
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv426dcgmProfMetricGroupInfo_v2">
      <span class="pre">
       dcgmProfMetricGroupInfo_v2
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmProfMetricGroupInfo_v27majorIdE">
        <span class="pre">
         dcgmProfMetricGroupInfo_v2::majorId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmProfMetricGroupInfo_v27minorIdE">
        <span class="pre">
         dcgmProfMetricGroupInfo_v2::minorId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmProfMetricGroupInfo_v211numFieldIdsE">
        <span class="pre">
         dcgmProfMetricGroupInfo_v2::numFieldIds
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmProfMetricGroupInfo_v28fieldIdsE">
        <span class="pre">
         dcgmProfMetricGroupInfo_v2::fieldIds
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv426dcgmProfGetMetricGroups_v3">
      <span class="pre">
       dcgmProfGetMetricGroups_v3
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmProfGetMetricGroups_v37versionE">
        <span class="pre">
         dcgmProfGetMetricGroups_v3::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmProfGetMetricGroups_v36unusedE">
        <span class="pre">
         dcgmProfGetMetricGroups_v3::unused
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmProfGetMetricGroups_v35gpuIdE">
        <span class="pre">
         dcgmProfGetMetricGroups_v3::gpuId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmProfGetMetricGroups_v315numMetricGroupsE">
        <span class="pre">
         dcgmProfGetMetricGroups_v3::numMetricGroups
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N26dcgmProfGetMetricGroups_v312metricGroupsE">
        <span class="pre">
         dcgmProfGetMetricGroups_v3::metricGroups
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv422dcgmProfWatchFields_v2">
      <span class="pre">
       dcgmProfWatchFields_v2
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmProfWatchFields_v27versionE">
        <span class="pre">
         dcgmProfWatchFields_v2::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmProfWatchFields_v27groupIdE">
        <span class="pre">
         dcgmProfWatchFields_v2::groupId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmProfWatchFields_v211numFieldIdsE">
        <span class="pre">
         dcgmProfWatchFields_v2::numFieldIds
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmProfWatchFields_v28fieldIdsE">
        <span class="pre">
         dcgmProfWatchFields_v2::fieldIds
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmProfWatchFields_v210updateFreqE">
        <span class="pre">
         dcgmProfWatchFields_v2::updateFreq
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmProfWatchFields_v210maxKeepAgeE">
        <span class="pre">
         dcgmProfWatchFields_v2::maxKeepAge
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmProfWatchFields_v214maxKeepSamplesE">
        <span class="pre">
         dcgmProfWatchFields_v2::maxKeepSamples
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N22dcgmProfWatchFields_v25flagsE">
        <span class="pre">
         dcgmProfWatchFields_v2::flags
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv424dcgmProfUnwatchFields_v1">
      <span class="pre">
       dcgmProfUnwatchFields_v1
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmProfUnwatchFields_v17versionE">
        <span class="pre">
         dcgmProfUnwatchFields_v1::version
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmProfUnwatchFields_v17groupIdE">
        <span class="pre">
         dcgmProfUnwatchFields_v1::groupId
        </span>
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N24dcgmProfUnwatchFields_v15flagsE">
        <span class="pre">
         dcgmProfUnwatchFields_v1::flags
        </span>
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv433dcgmSettingsSetLoggingSeverity_v1">
      <span class="pre">
       dcgmSettingsSetLoggingSeverity_v1
      </span>
     </a>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv418dcgmVersionInfo_v2">
      <span class="pre">
       dcgmVersionInfo_v2
      </span>
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/dcgm-api/dcgm-api-data-structs.html#_CPPv4N18dcgmVersionInfo_v218rawBuildInfoStringE">
        <span class="pre">
         dcgmVersionInfo_v2::rawBuildInfoString
        </span>
       </a>
      </li>
     </ul>
    </li>
   </ul>
  </li>
 </ul>
 <p class="caption" role="heading">
  <span class="caption-text">
   Release Notes:
  </span>
 </p>
 <ul>
  <li class="toctree-l1">
   <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html">
    DCGM Release Notes
   </a>
   <ul>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id2">
      3.3.6
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#new-features">
        New Features
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#fixed-issues">
        Fixed Issues
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id3">
      3.3.5
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id4">
        New Features
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#improvements">
        Improvements
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id5">
        Fixed Issues
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id6">
      3.3.3
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id7">
        New Features
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id8">
        Improvements
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id9">
        Fixed Issues
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id10">
      3.3.2
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id11">
        New Features
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id12">
        Fixed Issues
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id13">
      3.3.1
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id14">
        New Features
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id15">
        Improvements
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id16">
        Fixed Issues
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id17">
      3.3.0
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id18">
        New Features
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id19">
        Improvements
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id20">
        Fixed Issues
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id21">
      3.2.6
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id22">
        New Features
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id23">
        Improvements
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id24">
        Fixed Issues
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id25">
      3.2.5
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id26">
        New Features
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id27">
        Improvements
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id28">
        Fixed Issues
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id29">
      3.2.3
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id30">
        New Features
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id31">
        Improvements
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id32">
        Fixed Issues
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#deprecations">
        Deprecations
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id33">
      3.1.8
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id34">
        Improvements
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id35">
        Fixed Issues
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id36">
      3.1.7
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id37">
        Improvements
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id38">
        Fixed Issues
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#known-issues">
        Known Issues
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id39">
      3.1.6
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id40">
        Improvements
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id41">
        Fixed Issues
       </a>
      </li>
     </ul>
    </li>
    <li class="toctree-l2">
     <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id42">
      3.1.3
     </a>
     <ul>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id43">
        New Features
       </a>
       <ul>
        <li class="toctree-l4">
         <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#major-api-changes-and-deprecations">
          Major API changes and Deprecations
         </a>
        </li>
       </ul>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id44">
        Fixed Issues
       </a>
      </li>
      <li class="toctree-l3">
       <a class="reference internal" href="https://docs.nvidia.com/datacenter/dcgm/latest/release-notes/changelog.html#id45">
        Known Issues
       </a>
      </li>
     </ul>
    </li>
   </ul>
  </li>
 </ul>
 <a href="https://docs.nvidia.com/datacenter/dcgm/latest/contents.html">
  NVIDIA DCGM Documentation
 </a>
 <ul class="wy-breadcrumbs">
  <li>
   <!--<span class="doctype_switcher_placeholder">single</span>-->
   <span class="icon icon-home">
    Select Version
   </span>
   <span class="version_switcher_placeholder">
    latest
   </span>
  </li>
  <li>
   »
  </li>
  <li>
   Feature Overview
  </li>
 </ul>
 <h1>
  Feature Overview
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#feature-overview" title="Link to this heading">
   Â¶
  </a>
 </h1>
 <p>
  The following sections review key DCGM features, along with examples of input and output
using the
  <span class="pre">
   dcgmi
  </span>
  CLI. Common usage scenarios and suggested best practices are included as well.
Starting with v1.3, DCGM is supported on non-Tesla branded GPUs. The following table lists the features
available on different GPU products.
 </p>
 <table class="docutils align-default" id="id1">
  <span class="caption-text">
   Features Supported on Different GPU Products
  </span>
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#id1" title="Link to this table">
   Â¶
  </a>
  <tr class="row-odd">
   <th class="head">
    <p>
     Feature Group
    </p>
   </th>
   <th class="head">
    <p>
     Tesla
    </p>
   </th>
   <th class="head">
    <p>
     Titan
    </p>
   </th>
   <th class="head">
    <p>
     Quadro
    </p>
   </th>
   <th class="head">
    <p>
     GeForce
    </p>
   </th>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     Field Value Watches (GPU metrics)
    </p>
   </td>
   <td>
    <p>
     X
    </p>
   </td>
   <td>
    <p>
     X
    </p>
   </td>
   <td>
    <p>
     X
    </p>
   </td>
   <td>
    <p>
     X
    </p>
   </td>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     Configuration Management
    </p>
   </td>
   <td>
    <p>
     X
    </p>
   </td>
   <td>
    <p>
     X
    </p>
   </td>
   <td>
    <p>
     X
    </p>
   </td>
   <td>
    <p>
     X
    </p>
   </td>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     Active Health Checks (GPU subsystems)
    </p>
   </td>
   <td>
    <p>
     X
    </p>
   </td>
   <td>
    <p>
     X
    </p>
   </td>
   <td>
    <p>
     X
    </p>
   </td>
   <td>
    <p>
     X
    </p>
   </td>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     Job Statistics
    </p>
   </td>
   <td>
    <p>
     X
    </p>
   </td>
   <td>
    <p>
     X
    </p>
   </td>
   <td>
    <p>
     X
    </p>
   </td>
   <td>
    <p>
     X
    </p>
   </td>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     Topology
    </p>
   </td>
   <td>
    <p>
     X
    </p>
   </td>
   <td>
    <p>
     X
    </p>
   </td>
   <td>
    <p>
     X
    </p>
   </td>
   <td>
    <p>
     X
    </p>
   </td>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     Introspection
    </p>
   </td>
   <td>
    <p>
     X
    </p>
   </td>
   <td>
    <p>
     X
    </p>
   </td>
   <td>
    <p>
     X
    </p>
   </td>
   <td>
    <p>
     X
    </p>
   </td>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     Policy Notification
    </p>
   </td>
   <td>
    <p>
     X
    </p>
   </td>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     GPU Diagnostics (Diagnostic Levels - 1, 2, 3)
    </p>
   </td>
   <td>
    <p>
     All Levels
    </p>
   </td>
   <td>
    <p>
     Level 1
    </p>
   </td>
   <td>
    <p>
     Level 1
    </p>
   </td>
   <td>
    <p>
     Level 1
    </p>
   </td>
  </tr>
 </table>
 <p class="admonition-title">
  Note
 </p>
 <p>
  While DCGM interfaces are shown, all functionality below is accessible via the C, Python and Go APIs as well.
 </p>
 <h2>
  Groups
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#groups" title="Link to this heading">
   Â¶
  </a>
 </h2>
 <p>
  Almost all DCGM operations take place on groups. Users can create, destroy and modify collections of GPUs
on the local node, using these constructs to control all subsequent DCGM activities.
 </p>
 <p>
  Groups are intended to help the user manage collections of GPUs as a single abstract resource, usually
correlated to the schedulerâs notion of a node-level job. By working in this way clients can ask question
about the entire job, such as job-level health, without needing to track the individual resources.
 </p>
 <p class="admonition-title">
  Note
 </p>
 <p>
  Today DCGM does not enforce group behavior beyond itself, e.g. through OS isolation mechanisms like
  cgroups
  .
It is expected that clients do this externally. The ability for clients to opt-in to DCGM enforcement of this
state is likely in the future.
 </p>
 <p>
  In machines with only one GPU the group concept can be ignored altogether, as all DCGM operations that require a
group can use one containing that sole GPU. For convenience, at init, DCGM creates a default group representing
all supported GPUs in the system. Groups in DCGM need not be disjoint. In many cases it may make sense to maintain
overlapping groups for different needs. Global groups, consisting of all GPUs in the system, are useful for
node-level concepts such as global configuration or global health. Partitioned groups, consisting of only a
subset of GPUs, are useful for job-level concepts such as job stats and health.
 </p>
 <p class="admonition-title">
  Tip
 </p>
 <p>
  It is recommended that the client maintain one long-lived global group for node-level activities. For systems
with multiple transient concurrent workloads it is recommended that additional partitioned groups be
maintained on a per-job basis.
 </p>
 <p>
  For example, a group created to manage the GPUs associated with a single job might have the following lifecycle.
During prologue operations the group is created, configured, and used to verify the GPUs are ready for work.
During epilogue operations the groups is used to extract target information. And while the job is running, DCGM works
in the background to handle the requested behaviors.
 </p>
 <p>
  Managing groups is very simple. Using the
  <span class="pre">
   dcgmi
  </span>
  <span class="pre">
   group
  </span>
  subcommand, the following example shows how to create, list and delete a group.
 </p>
 <a class="reference internal image-reference" href="https://docs.nvidia.com/datacenter/dcgm/latest/_images/managing-groups.png">
 </a>
 <pre><span class="gp">$ </span>dcgmigroup-cGPU_Group
</pre>
 <pre><span class="go">Successfully created group "GPU_Group" with a group ID of 1</span>
</pre>
 <pre><span class="gp">$ </span>dcgmigroup-l
</pre>
 <pre><span class="go">1 group found.</span>
<span class="go">+----------------------------------------------------------------------------+</span>
<span class="go">| GROUPS                                                                     |</span>
<span class="go">+============+===============================================================+</span>
<span class="go">| Group ID   | 1                                                             |</span>
<span class="go">| Group Name | GPU_Group                                                     |</span>
<span class="go">| GPU ID(s)  | None                                                          |</span>
<span class="go">+------------+---------------------------------------------------------------+</span>
</pre>
 <pre><span class="gp">$ </span>dcgmigroup-d<span class="m">1</span>
</pre>
 <pre><span class="go">Successfully removed group 1</span>
</pre>
 <p>
  To add GPUs to a group it is first necessary to identify them. This can be done by first asking DCGM for all supported GPUs in the system.
 </p>
 <pre><span class="gp">$ </span>dcgmidiscovery-l
</pre>
 <pre><span class="go">2 GPUs found.</span>
<span class="go">+--------+-------------------------------------------------------------------+</span>
<span class="go">| GPU ID | Device Information                                                |</span>
<span class="go">+========+===================================================================+</span>
<span class="go">| 0      | Name: Tesla K80                                                   |</span>
<span class="go">|        | PCI Bus ID: 0000:07:00.0                                          |</span>
<span class="go">|        | Device UUID: GPU-000000000000000000000000000000000000             |</span>
<span class="go">+--------+-------------------------------------------------------------------+</span>
<span class="go">| 1      | Name: Tesla K80                                                   |</span>
<span class="go">|        | PCI Bus ID: 0000:08:00.0                                          |</span>
<span class="go">|        | Device UUID: GPU-111111111111111111111111111111111111             |</span>
<span class="go">+--------+-------------------------------------------------------------------+</span>
</pre>
 <pre><span class="gp">$ </span>dcgmigroup-g<span class="m">1</span>-a<span class="m">0</span>,1
</pre>
 <pre><span class="go">Add to group operation successful.</span>
</pre>
 <pre><span class="gp">$ </span>dcgmigroup-g<span class="m">1</span>-i
</pre>
 <pre><span class="go">+----------------------------------------------------------------------------+</span>
<span class="go">| GROUPS                                                                     |</span>
<span class="go">+============+===============================================================+</span>
<span class="go">| Group ID   | 1                                                             |</span>
<span class="go">| Group Name | GPU_Group                                                     |</span>
<span class="go">| GPU ID(s)  | 0, 1                                                          |</span>
<span class="go">+------------+---------------------------------------------------------------+</span>
</pre>
 <h2>
  Configuration
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#configuration" title="Link to this heading">
   Â¶
  </a>
 </h2>
 <p>
  An important aspect of managing GPUs, especially in multi-node environments, is ensuring consistent
configuration across workloads and across devices. In this context the term
  configuration`
  refers to the set
of administrative parameters exposed by NVIDIA to tune GPU behavior. DCGM makes it easier for clients to
define target configurations and ensure those configurations are maintained over time.
 </p>
 <p>
  It is important to note that different GPU properties have different levels of persistence. There are two broad categories:
 </p>
 <ul class="simple">
  <li>
   <p>
    Device InfoROM lifetime
   </p>
   <ul>
    <li>
     <p>
      Non-volatile memory on each board, holding certain configurable firmware settings.
     </p>
    </li>
    <li>
     <p>
      Persists indefinitely, though firmware can be flashed.
     </p>
    </li>
   </ul>
  </li>
  <li>
   <p>
    GPU initialization lifetime
   </p>
   <ul>
    <li>
     <p>
      Driver level data structures, holding volatile GPU runtime information.
     </p>
    </li>
    <li>
     <p>
      Persists until the GPU is de-initialized by the kernel mode driver.
     </p>
    </li>
   </ul>
  </li>
 </ul>
 <p>
  DCGM is primarily focused on maintaining configuration settings that fall into the second category. These settings are
normally volatile, potentially resetting each time a GPU becomes idle or is reset. By using DCGM a client can ensure that
these settings persist over the desired lifetime.
 </p>
 <p>
  In most common situations the client should be expected to define a configuration for all GPUs in the system (global group)
at system initialization, or define individual partitioned group settings on a per-job basis. Once a configuration
has been defined DCGM will enforce that configuration, for example across driver restarts, GPU resets or at job start.
 </p>
 <p>
  DCGM currently supports the follows configuration settings:
 </p>
 <table class="docutils align-default" id="id2">
  <span class="caption-text">
   DCGM Configuration Settings
  </span>
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#id2" title="Link to this table">
   Â¶
  </a>
  <tr class="row-odd">
   <th class="head">
    <p>
     Setting
    </p>
   </th>
   <th class="head">
    <p>
     Description
    </p>
   </th>
   <th class="head">
    <p>
     Defaults
    </p>
   </th>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     Sync Boost
    </p>
   </td>
   <td>
    <p>
     Coordinate Auto Boost across GPUs in the group
    </p>
   </td>
   <td>
    <p>
     None
    </p>
   </td>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     Target Clocks
    </p>
   </td>
   <td>
    <p>
     Attempt to maintain fixed clocks at the target values
    </p>
   </td>
   <td>
    <p>
     None
    </p>
   </td>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     ECC Mode
    </p>
   </td>
   <td>
    <p>
     Enable ECC protection throughout the GPUâs memory
    </p>
   </td>
   <td>
    <p>
     Usually On
    </p>
   </td>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     Power Limit
    </p>
   </td>
   <td>
    <p>
     Set the maximum allowed power consumption
    </p>
   </td>
   <td>
    <p>
     Varies
    </p>
   </td>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     Compute Mode
    </p>
   </td>
   <td>
    <p>
     Limit concurrent process access to the GPU
    </p>
   </td>
   <td>
    <p>
     No restrictions
    </p>
   </td>
  </tr>
 </table>
 <p>
  To define a target configuration for a group, use the dcgmi config subcommand. Using the group created in the section above,
the following example shows how to set a compute mode target and then list the current configuration state.
 </p>
 <pre><span class="gp">$ </span>dcgmiconfig-g<span class="m">1</span>--set-c<span class="m">2</span>
</pre>
 <pre><span class="go">Configuration successfully set.</span>
</pre>
 <pre><span class="gp">$ </span>dcgmiconfig-g<span class="m">1</span>--get
</pre>
 <pre><span class="go">+--------------------------+------------------------+------------------------+</span>
<span class="go">| GPU_Group                |                        |                        |</span>
<span class="go">| Group of 2 GPUs          | TARGET CONFIGURATION   | CURRENT CONFIGURATION  |</span>
<span class="go">+==========================+========================+========================+</span>
<span class="go">| Sync Boost               | Not Specified          | Disabled               |</span>
<span class="go">| SM Application Clock     | Not Specified          | ****                   |</span>
<span class="go">| Memory Application Clock | Not Specified          | ****                   |</span>
<span class="go">| ECC Mode                 | Not Specified          | ****                   |</span>
<span class="go">| Power Limit              | Not Specified          | ****                   |</span>
<span class="go">| Compute Mode             | E. Process             | E. Process             |</span>
<span class="go">+--------------------------+------------------------+------------------------+</span>
<span class="go">**** Non-homogenous settings across group. Use with -v flag to see details.</span>
</pre>
 <pre><span class="gp">$ </span>dcgmiconfig-g<span class="m">1</span>--get--verbose
</pre>
 <pre><span class="go">+--------------------------+------------------------+------------------------+</span>
<span class="go">| GPU ID: 0                |                        |                        |</span>
<span class="go">| Tesla K20c               | TARGET CONFIGURATION   | CURRENT CONFIGURATION  |</span>
<span class="go">+==========================+========================+========================+</span>
<span class="go">| Sync Boost               | Not Specified          | Disabled               |</span>
<span class="go">| SM Application Clock     | Not Specified          | 705                    |</span>
<span class="go">| Memory Application Clock | Not Specified          | 2600                   |</span>
<span class="go">| ECC Mode                 | Not Specified          | Disabled               |</span>
<span class="go">| Power Limit              | Not Specified          | 225                    |</span>
<span class="go">| Compute Mode             | E. Process             | E. Process             |</span>
<span class="go">+--------------------------+------------------------+------------------------+</span>
<span class="go">+--------------------------+------------------------+------------------------+</span>
<span class="go">| GPU ID: 1                |                        |                        |</span>
<span class="go">| GeForce GT 430           | TARGET CONFIGURATION   | CURRENT CONFIGURATION  |</span>
<span class="go">+==========================+========================+========================+</span>
<span class="go">| Sync Boost               | Not Specified          | Disabled               |</span>
<span class="go">| SM Application Clock     | Not Specified          | 562                    |</span>
<span class="go">| Memory Application Clock | Not Specified          | 2505                   |</span>
<span class="go">| ECC Mode                 | Not Specified          | Enabled                |</span>
<span class="go">| Power Limit              | Not Specified          | 200                    |</span>
<span class="go">| Compute Mode             | E. Process             | E. Process             |</span>
<span class="go">+--------------------------+------------------------+------------------------+</span>
</pre>
 <p>
  Once a configuration is set, DCGM maintains the notion of Target and Current state. Target tracks the userâs request
for configuration state while Current tracks the actual state of the GPU and group. These are generally maintained
such that they are equivalent with DCGM restoring current state to target in situations where that state is lost or
changed. This is common in situations where DCGM has executed some invasive policy like a health check or GPU reset.
 </p>
 <h2>
  Policy
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#policy" title="Link to this heading">
   Â¶
  </a>
 </h2>
 <p>
  DCGM provides a way for clients to configure automatic GPU behaviors in response to various conditions. This is useful
for event-&gt;action situations, such as GPU recovery in the face of serious errors. Itâs also useful for event-&gt;notification
situations, such as when a client wants to be warned if a RAS event occurs. In both scenarios the client must define
a condition on which to trigger further behavior. These conditions are specified from a predefined set of possible metrics.
In some cases the client must also provide a threshold above/below which the metric condition is triggered. Generally,
conditions are fatal and non-fatal RAS events, or performance-oriented warnings. These include the following examples:
 </p>
 <table class="docutils align-default" id="id3">
  <span class="caption-text">
   Error Conditions
  </span>
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#id3" title="Link to this table">
   Â¶
  </a>
  <tr class="row-odd">
   <th class="head">
    <p>
     Condition
    </p>
   </th>
   <th class="head">
    <p>
     Type
    </p>
   </th>
   <th class="head">
    <p>
     Threshold
    </p>
   </th>
   <th class="head">
    <p>
     Description
    </p>
   </th>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     PCIe/NVLINK Errors
    </p>
   </td>
   <td>
    <p>
     Fatal
    </p>
   </td>
   <td>
    <p>
     Hardcoded
    </p>
   </td>
   <td>
    <p>
     Uncorrected, or corrected above SDC threshold
    </p>
   </td>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     ECC Errors
    </p>
   </td>
   <td>
    <p>
     Fatal
    </p>
   </td>
   <td>
    <p>
     Hardcoded
    </p>
   </td>
   <td>
    <p>
     Single DBE, multiple co-located SBEs
    </p>
   </td>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     Page Retirement Limit
    </p>
   </td>
   <td>
    <p>
     Non-Fatal
    </p>
   </td>
   <td>
    <p>
     Settable
    </p>
   </td>
   <td>
    <p>
     Lifetime limit for ECC errors, or above RMA rate
    </p>
   </td>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     Power Excursions
    </p>
   </td>
   <td>
    <p>
     Performance
    </p>
   </td>
   <td>
    <p>
     Settable
    </p>
   </td>
   <td>
    <p>
     Excursions above specified board power threshold
    </p>
   </td>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     Thermal Excursions
    </p>
   </td>
   <td>
    <p>
     Performance
    </p>
   </td>
   <td>
    <p>
     Settable
    </p>
   </td>
   <td>
    <p>
     Excursions above specified GPU thermal threshold
    </p>
   </td>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     XIDs
    </p>
   </td>
   <td>
    <p>
     All
    </p>
   </td>
   <td>
    <p>
     Hardcoded
    </p>
   </td>
   <td>
    <p>
     XIDs represent several kinds of events within the NVIDIA driver such as pending page retirements or
GPUs falling off the bus. See
     <a class="reference external" href="https://docs.nvidia.com/deploy/xid-errors/index.html">
      https://docs.nvidia.com/deploy/xid-errors/index.html
     </a>
     for details.
    </p>
   </td>
  </tr>
 </table>
 <h3>
  Notifications
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#notifications" title="Link to this heading">
   Â¶
  </a>
 </h3>
 <p>
  The simplest form of a policy is to instruct DCGM to notify a client when the target condition is met.
No further action is performed beyond this. This is primarily interesting as a callback mechanism within
the programmatic interfaces, as a way to avoid polling.
 </p>
 <p>
  When running DCGM in embedded mode such callbacks are invoked automatically by DCGM each time a registered
condition is hit, at which point the client can deal with that event as desired. The client must register
through the appropriate API calls to receive these callbacks. Doing so transparently instructs DCGM to
track the conditions that trigger those results.
 </p>
 <p class="admonition-title">
  Note
 </p>
 <p>
  Once a callback has been received for a particular condition, that notification registration is terminated.
If the client wants repeated notifications for a condition it should re-register after processing each callback.
 </p>
 <p>
  The
  <span class="pre">
   dcgmi
  </span>
  <span class="pre">
   policy
  </span>
  subcommand does allow access to some of this functionality from the command line via setting of
conditions and via a blocking notification mechanism. This can be useful when watching for a particular problem,
e.g. during a debugging session.
 </p>
 <p>
  As an example, the following shows setting a notification policy for PCIe fatal and non-fatal events:
 </p>
 <pre><span class="gp">$ </span>dcgmipolicy-g<span class="m">2</span>--set<span class="m">0</span>,0-p
</pre>
 <pre><span class="go">Policy successfully set.</span>
</pre>
 <pre><span class="gp">$ </span>dcgmipolicy-g<span class="m">2</span>--get
</pre>
 <pre><span class="go">Policy information</span>
<span class="go">+---------------------------+------------------------------------------------+</span>
<span class="go">| GPU_Group                 | Policy Information                             |</span>
<span class="go">+===========================+================================================+</span>
<span class="go">| Violation conditions      | PCI errors and replays                         |</span>
<span class="go">| Isolation mode            | Manual                                         |</span>
<span class="go">| Action on violation       | None                                           |</span>
<span class="go">| Validation after action   | None                                           |</span>
<span class="go">| Validation failure action | None                                           |</span>
<span class="go">+---------------------------+------------------------------------------------+</span>
<span class="go">**** Non-homogenous settings across group. Use with -v flag to see details.</span>
</pre>
 <pre><span class="gp">$ </span>dcgmipolicy-g<span class="m">2</span>--get--verbose
</pre>
 <pre><span class="go">Policy information</span>
<span class="go">+---------------------------+------------------------------------------------+</span>
<span class="go">| GPU ID: 0                 | Policy Information                             |</span>
<span class="go">+===========================+================================================+</span>
<span class="go">| Violation conditions      | PCI errors and replays                         |</span>
<span class="go">| Isolation mode            | Manual                                         |</span>
<span class="go">| Action on violation       | None                                           |</span>
<span class="go">| Validation after action   | None                                           |</span>
<span class="go">| Validation failure action | None                                           |</span>
<span class="go">+---------------------------+------------------------------------------------+</span>
<span class="go">+---------------------------+------------------------------------------------+</span>
<span class="go">| GPU ID: 1                 | Policy Information                             |</span>
<span class="go">+===========================+================================================+</span>
<span class="go">| Violation conditions      | PCI errors and replays                         |</span>
<span class="go">| Isolation mode            | Manual                                         |</span>
<span class="go">| Action on violation       | None                                           |</span>
<span class="go">| Validation after action   | None                                           |</span>
<span class="go">| Validation failure action | None                                           |</span>
<span class="go">+---------------------------+-----------------------------------------------</span>
</pre>
 <p>
  Once such a policy is set the client will receive notifications accordingly. While this is primarily
interesting for programmatic use cases,
  <span class="pre">
   dcgmi
  </span>
  <span class="pre">
   policy
  </span>
  can be invoked to wait for policy notifications:
 </p>
 <pre><span class="gp">$ </span>dcgmipolicy-g<span class="m">2</span>--reg
</pre>
 <pre><span class="go">Listening for violations</span>
<span class="go">...</span>
<span class="go">A PCIe error has violated policy manager values.</span>
<span class="go">...</span>
</pre>
 <h3>
  Actions
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#actions" title="Link to this heading">
   Â¶
  </a>
 </h3>
 <p>
  Action policies are a superset of the notification policies above.
 </p>
 <p>
  Some clients may find it useful to tie a condition to an action that DCGM performs automatically as
soon as the condition is met. This is most pertinent when the condition is a RAS event that prevents
the GPU from otherwise operating normally.
 </p>
 <p>
  Policies that are defined as actions include three additional components:
 </p>
 <a class="reference internal image-reference" href="https://docs.nvidia.com/datacenter/dcgm/latest/_images/policies.png">
 </a>
 <ol class="arabic simple">
  <li>
   <p>
    Isolation mode - whether DCGM grabs exclusive access to the GPU before performing the subsequent policy steps.
   </p>
  </li>
  <li>
   <p>
    Action - The DCGM invasive behavior to perform.
   </p>
  </li>
  <li>
   <p>
    Validation - Any follow-up validation of GPU state, post action.
   </p>
  </li>
 </ol>
 <p>
  A common action based policy is to configure DCGM to automatically retire a memory page after an ECC DBE has occurred.
By retiring the page and re-initializing the GPU, DCGM can isolate the hardware fault and prepare the GPU for the next job.
Since this operation involves resetting the GPU, a quick system validation is a follow-up step to ensure the GPU is healthy.
 </p>
 <p>
  A common action based policy is to configure DCGM to automatically retire a memory page after an ECC DBE has occurred.
By retiring the page and re-initializing the GPU, DCGM can isolate the hardware fault and prepare the GPU for the next job.
Since this operation involves resetting the GPU, a quick system validation is a follow-up step to ensure the GPU is healthy.
 </p>
 <p>
  Clients setting action policies receive two notifications each time the policy is run.
 </p>
 <ol class="arabic simple">
  <li>
   <p>
    Notification callback when condition is hit and policy enacted.
   </p>
  </li>
  <li>
   <p>
    Notification callback when action completes, i.e. after validation step.
   </p>
  </li>
 </ol>
 <p>
  Using the
  <span class="pre">
   dcgmi
  </span>
  <span class="pre">
   policy
  </span>
  subcommand, this kind of action-based policy can be configured as follows:
 </p>
 <pre><span class="gp">$ </span>dcgmipolicy-g<span class="m">1</span>--set<span class="m">1</span>,1-e
</pre>
 <pre><span class="go">Policy successfully set.</span>
</pre>
 <pre><span class="gp">$ </span>dcgmipolicy-g<span class="m">1</span>--get
</pre>
 <pre><span class="go">Policy information for group 1</span>
<span class="go">+----------------------------------------------------------------------------+</span>
<span class="go">| GPU ID: 0                 | Policy Information                             |</span>
<span class="go">+===========================+================================================+</span>
<span class="go">| Violation Conditions      | Double-bit ECC errors                          |</span>
<span class="go">| Isolation mode            | Manual                                         |</span>
<span class="go">| Action on violation       | Reset GPU                                      |</span>
<span class="go">| Validation after action   | NVVS (Short)                                   |</span>
<span class="go">| Validation failure action | None                                           |</span>
<span class="go">+---------------------------+------------------------------------------------+</span>
<span class="go">...</span>
</pre>
 <p>
  As shown in the previous section, dcgmi policy can also be used to watch for notifications associated with this policy.
 </p>
 <h2>
  Job Statistics
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#job-statistics" title="Link to this heading">
   Â¶
  </a>
 </h2>
 <p>
  DCGM provides background data gathering and analysis capabilities, including the ability to aggregate data
across the lifetime of a target workload and across the GPUs involved. This makes it easy for clients to
gather job level data, such as accounting, in a single request.
 </p>
 <p>
  To request this functionality a client must first enable stats recording for the target group. This tells
DCGM that all relevant metrics must be periodically watched for those GPUs, along with process activity on
the devices. This need only be done once at initialization for each job-level group.
 </p>
 <pre><span class="gp">$ </span>dcgmistats-g<span class="m">1</span>--enable
</pre>
 <pre><span class="go">Successfully started process watches on group 1.</span>
</pre>
 <p>
  Stats recording must be enabled prior to the start of the target workload(s) for reliable information to be available.
 </p>
 <p>
  Once a job has completed DCGM can be queried for information about that job, both at the summary level of a group and,
if needed, broken down individually between the GPUs within that group. The suggested behavior is that clients
perform this query in epilogue scripts as part of job cleanup.
 </p>
 <p>
  An example of group-level data provided by
  <span class="pre">
   dcgmi
  </span>
  <span class="pre">
   stats
  </span>
  :
 </p>
 <pre><span class="gp">$ </span>dcgmistats--pid<span class="m">1234</span>-v
</pre>
 <pre><span class="go">Successfully retrieved process info for pid: 1234. Process ran on 1 GPUs.</span>
<span class="go">+----------------------------------------------------------------------------+</span>
<span class="go">| GPU ID: 0                                                                  |</span>
<span class="go">+==================================+=========================================+</span>
<span class="go">|------- Execution Stats ----------+-----------------------------------------|</span>
<span class="go">| Start Time *                     | Tue Nov 3 17:36:43 2015                 |</span>
<span class="go">| End Time *                       | Tue Nov 3 17:38:33 2015                 |</span>
<span class="go">| Total Execution Time (sec) *     | 110.33                                  |</span>
<span class="go">| No. of Conflicting Processes *   | 0                                       |</span>
<span class="go">+------- Performance Stats --------+-----------------------------------------+</span>
<span class="go">| Energy Consumed (Joules)         | 15758                                   |</span>
<span class="go">| Power Usage (Watts)              | Avg: 150, Max: 250, Min: 100            |</span>
<span class="go">| Max GPU Memory Used (bytes) *    | 213254144                               |</span>
<span class="go">| SM Clock (MHz)                   | Avg: 837, Max: 875, Min: 679            |</span>
<span class="go">| Memory Clock (MHz)               | Avg: 2505, Max: 2505, Min: 2505         |</span>
<span class="go">| SM Utilization (%)               | Avg: 99, Max: 100, Min: 99              |</span>
<span class="go">| Memory Utilization (%)           | Avg: 2, Max: 3, Min: 0                  |</span>
<span class="go">| PCIe Rx Bandwidth (megabytes)    | Avg: N/A, Max: N/A, Min: N/A            |</span>
<span class="go">| PCIe Tx Bandwidth (megabytes)    | Avg: N/A, Max: N/A, Min: N/A            |</span>
<span class="go">+------- Event Stats --------------+-----------------------------------------+</span>
<span class="go">| Single Bit ECC Errors            | 0                                       |</span>
<span class="go">| Double Bit ECC Errors            | 0                                       |</span>
<span class="go">| PCIe Replay Warnings             | 0                                       |</span>
<span class="go">| Critical XID Errors              | 0                                       |</span>
<span class="go">+------- Slowdown Stats -----------+-----------------------------------------+</span>
<span class="go">| Due to - Power (%)               | 0                                       |</span>
<span class="go">| - Thermal (%)                    | 0                                       |</span>
<span class="go">| - Reliability (%)                | 0                                       |</span>
<span class="go">| - Board Limit (%)                | 0                                       |</span>
<span class="go">| - Low Utilization (%)            | 0                                       |</span>
<span class="go">| - Sync Boost (%)                 | Not Supported                           |</span>
<span class="go">+----------------------------------+-----------------------------------------+</span>
<span class="gp gp-VirtualEnv">(*)</span> <span class="go">Represents a process statistic. Otherwise device statistic during process lifetime listed.</span>
</pre>
 <p>
  For certain frameworks the processes and their PIDs cannot be associated with a job directly, and the process
associated with a job may spawn many children. In order to get job-level stats for such a scenario, DCGM must
be notified when a job starts and stops. It is required that the client notifies DCGM with the user defined
job id and the corresponding GPU group at job prologue, and notifies with the job id at the job epilogue.
The user can query the job stats using the job id and get aggregated stats across all the pids during the window of interest.
 </p>
 <p>
  An example of notifying DCGM at the beginning and end of the job using
  <span class="pre">
   dcgmi
  </span>
  :
 </p>
 <pre><span class="gp">$ </span>dcgmistats-g<span class="m">1</span>-s&lt;user-provided-jobid&gt;
</pre>
 <pre><span class="go">Successfully started recording stats for &lt;user-provided-jobid&gt;</span>
</pre>
 <pre><span class="gp">$ </span>dcgmistats-x&lt;user-provided-jobid&gt;
</pre>
 <pre><span class="go">Successfully stopped recording stats for &lt;user-provided-jobid&gt;</span>
</pre>
 <p>
  The stats corresponding to the job id already watched can be retrieved using
  <span class="pre">
   dcgmi
  </span>
  :
 </p>
 <pre><span class="gp">$ </span>dcgmistats-j&lt;user-provided-jobid&gt;
</pre>
 <pre><span class="go">Successfully retrieved statistics for &lt;user-provided-jobid&gt;</span>
<span class="go">+----------------------------------------------------------------------------+</span>
<span class="go">| GPU ID: 0                                                                  |</span>
<span class="go">+==================================+=========================================+</span>
<span class="go">|------- Execution Stats ----------+-----------------------------------------|</span>
<span class="go">| Start Time                       | Tue Nov 3 17:36:43 2015                 |</span>
<span class="go">| End Time                         | Tue Nov 3 17:38:33 2015                 |</span>
<span class="go">| Total Execution Time (sec)       | 110.33                                  |</span>
<span class="go">| No. of Processes                 | 0                                       |</span>
<span class="go">+----- Performance Stats ----------+-----------------------------------------+</span>
<span class="go">| Energy Consumed (Joules)         | 15758                                   |</span>
<span class="go">| Power Usage (Watts)              | Avg: 150, Max: 250, Min 100             |</span>
<span class="go">| Max GPU Memory Used (bytes)      | 213254144                               |</span>
<span class="go">| SM Clock (MHz)                   | Avg: 837, Max: 875, Min: 679            |</span>
<span class="go">| Memory Clock (MHz)               | Avg: 2505, Max: 2505, Min: 2505         |</span>
<span class="go">| SM Utilization (%)               | Avg: 99, Max: 100, Min: 99              |</span>
<span class="go">| Memory Utilization (%)           | Avg: 2, Max: 3, Min: 0                  |</span>
<span class="go">| PCIe Rx Bandwidth (megabytes)    | Avg: N/A, Max: N/A, Min: N/A            |</span>
<span class="go">| PCIe Tx Bandwidth (megabytes)    | Avg: N/A, Max: N/A, Min: N/A            |</span>
<span class="go">+----- Event Stats ----------------+-----------------------------------------+</span>
<span class="go">| Single Bit ECC Errors            | 0                                       |</span>
<span class="go">| Double Bit ECC Errors            | 0                                       |</span>
<span class="go">| PCIe Replay Warnings             | 0                                       |</span>
<span class="go">| Critical XID Errors              | 0                                       |</span>
<span class="go">+----- Slowdown Stats -------------+-----------------------------------------+</span>
<span class="go">| Due to - Power (%)               | 0                                       |</span>
<span class="go">| - Thermal (%)                    | 0                                       |</span>
<span class="go">| - Reliability (%)                | 0                                       |</span>
<span class="go">| - Board Limit (%)                | 0                                       |</span>
<span class="go">| - Low Utilization (%)            | 0                                       |</span>
<span class="go">| - Sync Boost (%)                 | Not Supported                           |</span>
<span class="go">+----------------------------------+-----------------------------------------+</span>
</pre>
 <h2>
  Health and Diagnostics
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#health-and-diagnostics" title="Link to this heading">
   Â¶
  </a>
 </h2>
 <p>
  DCGM provides several mechanisms for understanding GPU health, each targeted at different needs. By leveraging
each of these interfaces it is easy for clients to determine overall GPU health non-invasively â while workloads
are running, and actively â when the GPU(s) can run dedicated tests. A new major feature of DCGM is the ability
to run online hardware diagnostics.
 </p>
 <p>
  More detailed targeted use cases are as follows:
 </p>
 <ul class="simple">
  <li>
   <p>
    Background health checks
    .
   </p>
   <ul>
    <li>
     <p>
      These are non-invasive monitoring operations that occur while jobs are running, and can be queried at any time.
There is no impact on application behavior or performance.
     </p>
    </li>
   </ul>
  </li>
  <li>
   <p>
    Prologue health checks
    .
   </p>
   <ul>
    <li>
     <p>
      Quick, invasive health checks that take a few seconds and are designed to verify that a GPU is ready for work prior to job submission.
     </p>
    </li>
   </ul>
  </li>
  <li>
   <p>
    Epilogue health checks
    .
   </p>
   <ul>
    <li>
     <p>
      Medium duration invasive health checks, taking a few minutes, that can be run when a job has failed or a GPUâs health is otherwise suspect
     </p>
    </li>
   </ul>
  </li>
  <li>
   <p>
    Full system validation
    .
   </p>
   <ul>
    <li>
     <p>
      Long duration invasive health checks, taking tens of minutes, that can be run when a system is being active investigated for
hardware problems or other serious issues.
     </p>
    </li>
   </ul>
  </li>
 </ul>
 <p class="admonition-title">
  Warning
 </p>
 <p>
  All of these are online diagnostics, meaning they run within the current environment. There is potential for factors
beyond the GPU to influence behavior in negative ways. While these tools try to identify those situations, full offline
diagnostics delivered via a different NVIDIA tool are required for complete hardware validation, and are required for RMA.
 </p>
 <h3>
  Background Health Checks
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#background-health-checks" title="Link to this heading">
   Â¶
  </a>
 </h3>
 <p>
  This form of health check is based on passive, background monitoring of various hardware and software components.
The objective is to identify problems in key areas without impact on application behavior or performance. These kinds of checks
can catch serious problems, such as unresponsive GPUs, corrupted firmware, thermal escapes, etc.
 </p>
 <p>
  When such issues are identified they are reported by DCGM as warnings or errors. Each situation can require different client responses,
but the following guidelines are usually true:
 </p>
 <ul class="simple">
  <li>
   <p>
    Warning - an issue has been detected that wonât prevent current work from completing, but the issue should be examined and
potentially addressed in the future.
   </p>
  </li>
  <li>
   <p>
    Error - a critical issue has been detected and the current work is likely compromised or interrupted. These situations
typically correspond to fatal RAS events and usually indicate the need for job termination and GPU health analysis.
   </p>
  </li>
 </ul>
 <p>
  Background health checks can be set and watched via simple DCGM interfaces. Using dcgmi health as the interface, the following code sets
several health checks for a group and then verifies that those checks are currently enabled:
 </p>
 <pre><span class="gp">$ </span>dcgmihealth-g<span class="m">1</span>-smpi
</pre>
 <pre><span class="go">Health monitor systems set successfully.</span>
</pre>
 <p>
  To view the current status of all GPUs in the group the client can simply query for the overall group health. The result is an
overall health score for the group as well as individual results for each impacted GPU, identifying key problems.
 </p>
 <p>
  For example, DCGM would show the following when excessive PCIe replay events or InfoROM issues are detected:
 </p>
 <pre><span class="gp">$ </span>dcgmihealth-g<span class="m">1</span>-c
</pre>
 <pre><span class="go">Health Monitor Report</span>
<span class="go">+----------------------------------------------------------------------------+</span>
<span class="go">| Group 1          | Overall Health: Warning                                 |</span>
<span class="go">+==================+=========================================================+</span>
<span class="go">| GPU ID: 0        | Warning                                                 |</span>
<span class="go">|                  | PCIe system: Warning - Detected more than 8 PCIe        |</span>
<span class="go">|                  | replays per minute for GPU 0: 13                        |</span>
<span class="go">+------------------+---------------------------------------------------------+</span>
<span class="go">| GPU ID: 1        | Warning                                                 |</span>
<span class="go">|                  | InfoROM system: Warning - A corrupt InfoROM has been    |</span>
<span class="go">|                  | detected in GPU 1.                                      |</span>
<span class="go">+------------------+---------------------------------------------------------+</span>
</pre>
 <table class="docutils align-default" id="id4">
  <span class="caption-text">
   Failure Conditions
  </span>
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#id4" title="Link to this table">
   Â¶
  </a>
  <tr class="row-odd">
   <th class="head">
    <p>
     System
    </p>
   </th>
   <th class="head">
    <p>
     Error Code
    </p>
   </th>
   <th class="head">
    <p>
     Cause
    </p>
   </th>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     PCIe
    </p>
   </td>
   <td>
    <p>
     DCGM_FR_PCI_REPLAY_RATE
    </p>
   </td>
   <td>
    <p>
     There were more than 8 PCIe replays in the last minute.
    </p>
   </td>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     Memory
    </p>
   </td>
   <td>
    <p>
     DCGM_FR_VOLATILE_DBE_DETECTED
    </p>
   </td>
   <td>
    <p>
     One or more volatile DBEs are rerpoted (non-recoverable memory errors since the last GPU reset)
    </p>
   </td>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     Memory
    </p>
   </td>
   <td>
    <p>
     DCGM_FR_PENDING_PAGE_RETIREMENTS
    </p>
   </td>
   <td>
    <p>
     There is one or more pending page retirement.
    </p>
   </td>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     Memory
    </p>
   </td>
   <td>
    <p>
     DCGM_FR_RETIRED_PAGES_LIMIT
    </p>
   </td>
   <td>
    <p>
     63 or more retired pages have occurred on one GPU.
    </p>
   </td>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     Memory
    </p>
   </td>
   <td>
    <p>
     DCGM_FR_RETIRED_PAGES_DBE_LIMIT
    </p>
   </td>
   <td>
    <p>
     There have been more than 15 total retired pages due to DBEs and at least one in the last week.
    </p>
   </td>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     Memory
    </p>
   </td>
   <td>
    <p>
     DCGM_FR_ROW_REMAP_FAILURE
    </p>
   </td>
   <td>
    <p>
     One or more row remapping failures occurred.
    </p>
   </td>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     Memory
    </p>
   </td>
   <td>
    <p>
     DCGM_FR_UNCONTAINED_ERROR
    </p>
   </td>
   <td>
    <p>
     A GPU experienced an uncontained error (XID 95 occurred).
    </p>
   </td>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     Inforom
    </p>
   </td>
   <td>
    <p>
     DCGM_FR_CORRUPT_INFOROM
    </p>
   </td>
   <td>
    <p>
     Inforom corruption detected.
    </p>
   </td>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     Thermal
    </p>
   </td>
   <td>
    <p>
     DCGM_FR_CLOCKS_EVENT_THERMAL
    </p>
   </td>
   <td>
    <p>
     A thermal violation was detected on a GPU in the last minute.
    </p>
   </td>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     Thermal
    </p>
   </td>
   <td>
    <p>
     DCGM_FR_FIELD_THRESHOLD_DBL
    </p>
   </td>
   <td>
    <p>
     A CPUâs temperature one minute ago and its current temperature are both above the warning temperature.
    </p>
   </td>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     Thermal
    </p>
   </td>
   <td>
    <p>
     DCGM_FR_FIELD_THRESHOLD_DBL
    </p>
   </td>
   <td>
    <p>
     A CPUâs current temperature is above the critical temperature.
    </p>
   </td>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     Power
    </p>
   </td>
   <td>
    <p>
     DCGM_FR_CLOCKS_EVENT_POWER
    </p>
   </td>
   <td>
    <p>
     A GPU had a power violation detected in the last minute.
    </p>
   </td>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     Power
    </p>
   </td>
   <td>
    <p>
     DCGM_FR_FIELD_THRESHOLD_DBL
    </p>
   </td>
   <td>
    <p>
     A CPUâs power usage is above its power limit.
    </p>
   </td>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     NVLink
    </p>
   </td>
   <td>
    <p>
     DCGM_FR_NVLINK_ERROR_CRITICAL
    </p>
   </td>
   <td>
    <p>
     An NVLink reported 1 or more replay or recovery errors.
    </p>
   </td>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     NVLink
    </p>
   </td>
   <td>
    <p>
     DCGM_FR_NVLINK_CRC_ERROR_THRESHOLD
    </p>
   </td>
   <td>
    <p>
     An NVLink reported more than 100 CRC errors per second.
    </p>
   </td>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     NVSWitch Fatal
    </p>
   </td>
   <td>
    <p>
     DCGM_FR_NVSWITCH_FATAL_ERROR
    </p>
   </td>
   <td>
    <p>
     An NVSwitch reported one or more fatal errors
    </p>
   </td>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     NVSWitch Fatal
    </p>
   </td>
   <td>
    <p>
     DCGM_FR_NVLINK_DOWN
    </p>
   </td>
   <td>
    <p>
     One or more NVLinks is being reported as down.
    </p>
   </td>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     NVSWitch Non-Fatal
    </p>
   </td>
   <td>
    <p>
     DCGM_FR_NVSWITCH_NON_FATAL_ERROR
    </p>
   </td>
   <td>
    <p>
     An NVSwitch reported one or more non-fatal errors
    </p>
   </td>
  </tr>
 </table>
 <p class="admonition-title">
  Note
 </p>
 <p>
  The
  <span class="pre">
   dcgmi
  </span>
  interfaces above only report current health status. The underlying data, exposed via other interfaces, captures
more information about the timeframe of the events and their connections to executing processes on the GPU.
 </p>
 <h3>
  Active Health Checks
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#active-health-checks" title="Link to this heading">
   Â¶
  </a>
 </h3>
 <p>
  This form of health check is invasive, requiring exclusive access to the target GPUs. By running real workloads and
analyzing the results, DCGM is able to identify common problems of a variety of types. These include:
 </p>
 <ul class="simple">
  <li>
   <p>
    Deployment and Software Issues
   </p>
   <ul>
    <li>
     <p>
      NVIDIA library access and versioning
     </p>
    </li>
    <li>
     <p>
      3rd-party software conflicts
     </p>
    </li>
   </ul>
  </li>
  <li>
   <p>
    Integration Issues
   </p>
   <ul>
    <li>
     <p>
      Correctable/uncorrectable issues on PCIe/NVLINK busses
     </p>
    </li>
    <li>
     <p>
      Topological limitations
     </p>
    </li>
    <li>
     <p>
      OS-level device restrictions,
      cgroups
      checks
     </p>
    </li>
    <li>
     <p>
      Basic power and thermal constraint checks
     </p>
    </li>
   </ul>
  </li>
  <li>
   <p>
    Stress Checks
   </p>
   <ul>
    <li>
     <p>
      Power and thermal stress
     </p>
    </li>
    <li>
     <p>
      PCIe/NVLINK throughput stress
     </p>
    </li>
    <li>
     <p>
      Constant relative system performance
     </p>
    </li>
    <li>
     <p>
      Maximum relative system performance
     </p>
    </li>
   </ul>
  </li>
  <li>
   <p>
    Hardware Issues and Diagnostics
   </p>
   <ul>
    <li>
     <p>
      GPU hardware and SRAMs
     </p>
    </li>
    <li>
     <p>
      Computational robustness
     </p>
    </li>
    <li>
     <p>
      Memory
     </p>
    </li>
    <li>
     <p>
      PCIe/NVLINK busses
     </p>
    </li>
   </ul>
  </li>
 </ul>
 <p>
  DCGM exposes these health checks through its diagnostic and policy interfaces. DCGM provides three levels of diagnostic
capability (see dcgmi diag help on the command line). DCGM runs more in-depth tests to verify the health of the GPU at each level.
The test names and tests run at each level are provided in the table below:
 </p>
 <table class="docutils align-default">
  <tr class="row-odd">
   <th class="head" rowspan="2">
    <p>
     Test Suite Name
    </p>
   </th>
   <th class="head" rowspan="2">
    <p>
     Run Level
    </p>
   </th>
   <th class="head" rowspan="2">
    <p>
     Test Duration
    </p>
   </th>
   <th class="head" colspan="5">
    <p>
     Test Classes
    </p>
   </th>
  </tr>
  <tr class="row-even">
   <th class="head">
    <p>
     Software
    </p>
   </th>
   <th class="head">
    <p>
     Hardware
    </p>
   </th>
   <th class="head">
    <p>
     Integration
    </p>
   </th>
   <th class="head" colspan="2">
    <p>
     Stress
    </p>
   </th>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     Quick
    </p>
   </td>
   <td>
    <p>
     -r 1
    </p>
   </td>
   <td>
    <p>
     ~ seconds
    </p>
   </td>
   <td>
    <p>
     Deployment
    </p>
   </td>
   <td>
    <p>
     â
    </p>
   </td>
   <td>
    <p>
     â
    </p>
   </td>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     Medium
    </p>
   </td>
   <td>
    <p>
     -r 2
    </p>
   </td>
   <td>
    <p>
     ~ 2 minutes
    </p>
   </td>
   <td>
    <p>
     Deployment
    </p>
   </td>
   <td>
    <p>
     Memory Test
    </p>
   </td>
   <td>
    <p>
     PCIe/NVLink
    </p>
   </td>
   <td colspan="2">
    <p>
     â
    </p>
   </td>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     Long
    </p>
   </td>
   <td>
    <p>
     -r 3
    </p>
   </td>
   <td>
    <p>
     ~ 15 minutes
    </p>
   </td>
   <td>
    <p>
     Deployment
    </p>
   </td>
   <td>
    <ul class="simple">
     <li>
      <p>
       Memory Test
      </p>
     </li>
     <li>
      <p>
       Memory Bandwidth
      </p>
     </li>
     <li>
      <p>
       HW Diagnostic Tests
      </p>
     </li>
    </ul>
   </td>
   <td>
    <p>
     PCIe/NVLink
    </p>
   </td>
   <td colspan="2">
    <ul class="simple">
     <li>
      <p>
       Diagnostic
      </p>
     </li>
     <li>
      <p>
       Targeted Stress
      </p>
     </li>
     <li>
      <p>
       Targeted Power
      </p>
     </li>
    </ul>
   </td>
  </tr>
 </table>
 <p>
  While simple tests of runtime libraries and configuration are possible on non-Tesla GPUs (Run Level 1), DCGM is also able
to perform hardware diagnostics, connectivity diagnostics, and a suite of stress tests on Tesla GPUs to help validate
health and isolate problems. The actions in each test type are further described in the section GPU Parameters.
 </p>
 <p>
  For example, running the full system validation (long test):
 </p>
 <pre><span class="gp">$ </span>dcgmidiag-g<span class="m">1</span>-r<span class="m">3</span>
</pre>
 <pre><span class="go">Successfully ran diagnostic for group 1.</span>
<span class="go">+---------------------------+------------------------------------------------+</span>
<span class="go">| Diagnostic                | Result                                         |</span>
<span class="go">+===========================+================================================+</span>
<span class="go">|------- Deployment --------+------------------------------------------------|</span>
<span class="go">| Blacklist                 | Pass                                           |</span>
<span class="go">| NVML Library              | Pass                                           |</span>
<span class="go">| CUDA Main Library         | Pass                                           |</span>
<span class="go">| CUDA Toolkit Libraries    | Pass                                           |</span>
<span class="go">| Permissions and OS Blocks | Pass                                           |</span>
<span class="go">| Persistence Mode          | Pass                                           |</span>
<span class="go">| Environment Variables     | Pass                                           |</span>
<span class="go">| Page Retirement           | Pass                                           |</span>
<span class="go">| Graphics Processes        | Pass                                           |</span>
<span class="go">+------- Hardware ----------+------------------------------------------------+</span>
<span class="go">| GPU Memory                | Pass - All                                     |</span>
<span class="go">| Diagnostic                | Pass - All                                     |</span>
<span class="go">+------- Integration -------+------------------------------------------------+</span>
<span class="go">| PCIe                      | Pass - All                                     |</span>
<span class="go">+------- Performance -------+------------------------------------------------+</span>
<span class="go">| Targeted Stress           | Pass - All                                     |</span>
<span class="go">| Targeted Power            | Pass - All                                     |</span>
<span class="go">| Memory Bandwidth          | Pass - All                                     |</span>
<span class="go">+---------------------------+------------------------------------------------+</span>
</pre>
 <p>
  The diagnostic tests can also be run as part of the validation phase of action-based policies. A common scenario, for
example, would be to run the short version of the test as a validation to a DBE page retirement action.
 </p>
 <p>
  DCGM will store logs from these tests on the host file system. Two types of logs exist:
 </p>
 <ul class="simple">
  <li>
   <p>
    Hardware diagnostics include an encrypted binary log, only viewable by NVIDIA.
   </p>
  </li>
  <li>
   <p>
    System validation and stress checks provide additional time series data via JSON text files. These can be viewed in
numerous programs to see much more detailed information about GPU behavior during each test.
   </p>
  </li>
 </ul>
 <h2>
  Topology
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#topology" title="Link to this heading">
   Â¶
  </a>
 </h2>
 <p>
  DCGM provides several mechanisms for understanding GPU topology both at a verbose device-level view and non-verbose
group-level view. These views are designed to give a user information about connectivity to other GPUs in the
system as well as NUMA/affinity information.
 </p>
 <p>
  For the device-level view:
 </p>
 <pre><span class="gp">$ </span>dcgmitopo--gpuid<span class="m">0</span>
</pre>
 <pre><span class="go">+-------------------+--------------------------------------------------------+</span>
<span class="go">| GPU ID: 0         | Topology Information                                   |</span>
<span class="go">+===================+========================================================+</span>
<span class="go">| CPU Core Affinity | 0 - 11                                                 |</span>
<span class="go">+-------------------+--------------------------------------------------------+</span>
<span class="go">| To GPU 1          | Connected via an on-board PCIe switch                  |</span>
<span class="go">| To GPU 2          | Connected via a PCIe host bridge                       |</span>
<span class="go">+-------------------+--------------------------------------------------------+</span>
</pre>
 <p>
  And for the group-level view:
 </p>
 <pre><span class="gp">$ </span>dcgmitopo-g<span class="m">1</span>
</pre>
 <pre><span class="go">+-------------------+--------------------------------------------------------+</span>
<span class="go">| MyGroup           | Topology Information                                   |</span>
<span class="go">+===================+========================================================+</span>
<span class="go">| CPU Core Affinity | 0 - 11                                                 |</span>
<span class="go">+-------------------+--------------------------------------------------------+</span>
<span class="go">| NUMA Optimal      | True                                                   |</span>
<span class="go">+-------------------+--------------------------------------------------------+</span>
<span class="go">| Worst Path        | Connected via a PCIe host bridge                       |</span>
<span class="go">+-------------------+--------------------------------------------------------+</span>
<span class="go">.........</span>
</pre>
 <h2>
  NVLink Counters
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#nvlink-counters" title="Link to this heading">
   Â¶
  </a>
 </h2>
 <p>
  DCGM provides a way to check the nvlink error counters for various links in the system. This makes it
easy for clients to catch abnormalities and watch the health of the communication over nvlink. There
are multiple types of nvlink errors that are accounted for by DCGM as follows:
 </p>
 <ol class="arabic simple">
  <li>
   <p>
    CRC FLIT Error: Data link receive flow control digit CRC error
   </p>
  </li>
  <li>
   <p>
    CRC Data Error: Data link receive data CRC error.
   </p>
  </li>
  <li>
   <p>
    Replay Error: Transmit replay error.
   </p>
  </li>
  <li>
   <p>
    Recovery Error: Transmit recovery error.
   </p>
  </li>
 </ol>
 <p>
  To check the nvlink counters for all the nvlink present in gpu with gpu Id 0:
 </p>
 <pre><span class="gp">$ </span>dcgminvlink--errors-g<span class="m">0</span>
</pre>
 <pre><span class="go">+-------------------------------------------------------------+</span>
<span class="go">| GPU ID: 0 | NVLINK Error Counts                             |</span>
<span class="go">+-------------------------------------------------------------+</span>
<span class="go">|Link 0     | CRC FLIT Error      | 0                         |</span>
<span class="go">|Link 0     | CRC Data Error      | 0                         |</span>
<span class="go">|Link 0     | Replay Error        | 0                         |</span>
<span class="go">|Link 0     | Recovery Error      | 0                         |</span>
<span class="go">|Link 1     | CRC FLIT Error      | 0                         |</span>
<span class="go">|Link 1     | CRC Data Error      | 0                         |</span>
<span class="go">|Link 1     | Replay Error        | 0                         |</span>
<span class="go">|Link 1     | Recovery Error      | 0                         |</span>
<span class="go">|Link 2     | CRC FLIT Error      | 0                         |</span>
<span class="go">|Link 2     | CRC Data Error      | 0                         |</span>
<span class="go">|Link 2     | Replay Error        | 0                         |</span>
<span class="go">|Link 2     | Recovery Error      | 0                         |</span>
<span class="go">|Link 3     | CRC FLIT Error      | 0                         |</span>
<span class="go">|Link 3     | CRC Data Error      | 0                         |</span>
<span class="go">|Link 3     | Replay Error        | 0                         |</span>
<span class="go">|Link 3     | Recovery Error      | 0                         |</span>
<span class="go">+-------------------------------------------------------------+</span>
</pre>
 <h2>
  Field Groups
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#field-groups" title="Link to this heading">
   Â¶
  </a>
 </h2>
 <p>
  DCGM provides predefined groups of fields like job statistics, process statistics, and health
for ease of use. Additionally, DCGM allows users to create their own custom groups of fields called field
groups. Users can watch a group of fields on a group of GPUs and then retrieve either the latest values
or a range of values of every field in a field group for every GPU in a group.
 </p>
 <p>
  Field groups are not used directly in DCGMI, but you can still look at them and manage them from DCGMI.
 </p>
 <p>
  To see all of the active field groups on a system, run:
 </p>
 <pre><span class="gp">$ </span>dcgmifieldgroup-l
</pre>
 <pre><span class="go">4 field groups found.</span>
<span class="go">+----------------------------------------------------------------------------+</span>
<span class="go">| FIELD GROUPS                                                               |</span>
<span class="go">+============+===============================================================+</span>
<span class="go">| ID         | 1                                                             |</span>
<span class="go">| Name       | DCGM_INTERNAL_1SEC                                            |</span>
<span class="go">| Field IDs  | 38, 73, 86, 112, 113, 119, 73, 51, 47, 46, 66, 72, 61, 118,...|</span>
<span class="go">+------------+---------------------------------------------------------------+</span>
<span class="go">| ID         | 2                                                             |</span>
<span class="go">| Name       | DCGM_INTERNAL_30SEC                                           |</span>
<span class="go">| Field IDs  | 124, 125, 126, 130, 131, 132, 133, 134, 135, 136, 137, 138,...|</span>
<span class="go">+------------+---------------------------------------------------------------+</span>
<span class="go">| ID         | 3                                                             |</span>
<span class="go">| Name       | DCGM_INTERNAL_HOURLY                                          |</span>
<span class="go">| Field IDs  | 117, 55, 56, 64, 62, 63, 6, 5, 26, 8, 17, 107, 22, 108, 30, 31|</span>
<span class="go">+------------+---------------------------------------------------------------+</span>
<span class="go">| ID         | 4                                                             |</span>
<span class="go">| Name       | DCGM_INTERNAL_JOB                                             |</span>
<span class="go">| Field IDs  | 111, 65, 36, 37, 38, 101, 102, 77, 78, 40, 41, 121, 115, 11...|</span>
<span class="go">+------------+---------------------------------------------------------------+</span>
</pre>
 <p>
  If you want to create your own field group, pick a unique name for it, decide which field IDs you want inside of it, and run:
 </p>
 <pre><span class="gp">$ </span>dcgmifieldgroup-cmygroupname-f<span class="m">50</span>,51,52
</pre>
 <pre><span class="go">Successfully created field group "mygroupname" with a field group ID of 5</span>
</pre>
 <p>
  Note that field IDs come from dcgm_fields.h and are the macros that start with
  <span class="pre">
   DCGM_FI_
  </span>
  .
 </p>
 <p>
  Once you have created a field group, you can query its info:
 </p>
 <pre><span class="gp">$ </span>dcgmifieldgroup-i--fieldgroup<span class="m">5</span>
</pre>
 <pre><span class="go">+----------------------------------------------------------------------------+</span>
<span class="go">| FIELD GROUPS                                                               |</span>
<span class="go">+============+===============================================================+</span>
<span class="go">| ID         | 5                                                             |</span>
<span class="go">| Name       | mygroupname                                                   |</span>
<span class="go">| Field IDs  | 50, 51, 52                                                    |</span>
<span class="go">+------------+---------------------------------------------------------------+</span>
</pre>
 <p>
  If you want to delete a field group, run the following command:
 </p>
 <pre><span class="gp">$ </span>dcgmifieldgroup-d-g<span class="m">5</span>
</pre>
 <pre><span class="go">Successfully removed field group 5</span>
</pre>
 <p>
  Note that DCGM creates a few field groups internally. Field groups that are created internally,
like the ones above, cannot be removed. Here is an example of trying to delete a DCGM-internal field group:
 </p>
 <pre><span class="gp">$ </span>dcgmifieldgroup-d-g<span class="m">1</span>
</pre>
 <h2>
  Link Status
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#link-status" title="Link to this heading">
   Â¶
  </a>
 </h2>
 <p>
  Starting with DCGM 1.5, you can query the status of the NVLinks of the GPUs and NVSwitches
attached to the system with the following command:
 </p>
 <pre><span class="gp">$ </span>dcgminvlink--link-status

<span class="go">+----------------------+</span>
<span class="go">|  NvLink Link Status  |</span>
<span class="go">+----------------------+</span>
<span class="go">GPUs:</span>
<span class="go">    gpuId 0:</span>
<span class="go">        U U U U U U</span>
<span class="go">    gpuId 1:</span>
<span class="go">        U U U U U U</span>
<span class="go">    gpuId 2:</span>
<span class="go">        U U U U U U</span>
<span class="go">    gpuId 3:</span>
<span class="go">        U U U U U U</span>
<span class="go">    gpuId 4:</span>
<span class="go">        U U U U U U</span>
<span class="go">    gpuId 5:</span>
<span class="go">        U U U U U U</span>
<span class="go">    gpuId 6:</span>
<span class="go">        U U U U U U</span>
<span class="go">    gpuId 7:</span>
<span class="go">        U U U U U U</span>
<span class="go">    gpuId 8:</span>
<span class="go">        U U U U U U</span>
<span class="go">    gpuId 9:</span>
<span class="go">        U U U U U U</span>
<span class="go">    gpuId 10:</span>
<span class="go">        U U U U U U</span>
<span class="go">    gpuId 11:</span>
<span class="go">        U U U U U U</span>
<span class="go">    gpuId 12:</span>
<span class="go">        U U U U U U</span>
<span class="go">    gpuId 13:</span>
<span class="go">        U U U U U U</span>
<span class="go">    gpuId 14:</span>
<span class="go">        U U U U U U</span>
<span class="go">    gpuId 15:</span>
<span class="go">        U U U U U U</span>
<span class="go">NvSwitches:</span>
<span class="go">    physicalId 8:</span>
<span class="go">        U U U U U U X X U U U U U U U U U U</span>
<span class="go">    physicalId 9:</span>
<span class="go">        U U U U U U U U U U U U U U X X U U</span>
<span class="go">    physicalId 10:</span>
<span class="go">        U U U U U U U U U U U U X U U U X U</span>
<span class="go">    physicalId 11:</span>
<span class="go">        U U U U U U X X U U U U U U U U U U</span>
<span class="go">    physicalId 12:</span>
<span class="go">        U U U U X U U U U U U U U U U U X U</span>
<span class="go">    physicalId 13:</span>
<span class="go">        U U U U X U U U U U U U U U U U X U</span>
<span class="go">    physicalId 24:</span>
<span class="go">        U U U U U U X X U U U U U U U U U U</span>
<span class="go">    physicalId 25:</span>
<span class="go">        U U U U U U U U U U U U U U X X U U</span>
<span class="go">    physicalId 26:</span>
<span class="go">        U U U U U U U U U U U U X U U U X U</span>
<span class="go">    physicalId 27:</span>
<span class="go">        U U U U U U X X U U U U U U U U U U</span>
<span class="go">    physicalId 28:</span>
<span class="go">        U U U U X U U U U U U U U U U U X U</span>
<span class="go">    physicalId 29:</span>
<span class="go">        U U U U X U U U U U U U U U U U X U</span>

<span class="go">Key: Up=U, Down=D, Disabled=X, Not Supported=_</span>
</pre>
 <h2>
  CPU Monitoring
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#cpu-monitoring" title="Link to this heading">
   Â¶
  </a>
 </h2>
 <h3>
  Overview
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#overview" title="Link to this heading">
   Â¶
  </a>
 </h3>
 <p>
  DCGM supports CPU monitoring for NVIDIA datacenter CPUs. In general, CPU fields are treated the same way as other NVIDIA hardware entities. This section includes additional information to help you get started.
 </p>
 <h3>
  Requirements
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#requirements" title="Link to this heading">
   Â¶
  </a>
 </h3>
 <p>
  The features described here are only supported for NVIDIA Grace CPUs, and support for these features begins with DCGM 3.3.
 </p>
 <h3>
  Introduction
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#introduction" title="Link to this heading">
   Â¶
  </a>
 </h3>
 <p>
  The two entity groups for CPUs in DCGM are DCGM_FE_CPU and DCGM_FE_CPU_CORE, corresponding to the CPUs and cores in Grace. Some fields are only measured at the level of CPUs, while others have measurements for each core.
 </p>
 <h3>
  CPU And Core Fields
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#cpu-and-core-fields" title="Link to this heading">
   Â¶
  </a>
 </h3>
 <table class="docutils align-default">
  <tr class="row-odd">
   <th class="head">
    <p>
     Field Name
    </p>
   </th>
   <th class="head">
    <p>
     Description
    </p>
   </th>
   <th class="head">
    <p>
     Field ID
    </p>
   </th>
   <th class="head">
    <p>
     Measured at
    </p>
   </th>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     DCGM_FI_DEV_CPU_UTIL_TOTAL
    </p>
   </td>
   <td>
    <p>
     The total percentage of time in use
    </p>
   </td>
   <td>
    <p>
     1100
    </p>
   </td>
   <td>
    <p>
     Core
    </p>
   </td>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     DCGM_FI_DEV_CPU_UTIL_USER
    </p>
   </td>
   <td>
    <p>
     The percentage of time in use by the user
    </p>
   </td>
   <td>
    <p>
     1101
    </p>
   </td>
   <td>
    <p>
     Core
    </p>
   </td>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     DCGM_FI_DEV_CPU_UTIL_NICE
    </p>
   </td>
   <td>
    <p>
     The percentage of time in use by low
priority (high nice score) programs
    </p>
   </td>
   <td>
    <p>
     1102
    </p>
   </td>
   <td>
    <p>
     Core
    </p>
   </td>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     DCGM_FI_DEV_CPU_UTIL_SYS
    </p>
   </td>
   <td>
    <p>
     The percentage of time in use by the system
    </p>
   </td>
   <td>
    <p>
     1103
    </p>
   </td>
   <td>
    <p>
     Core
    </p>
   </td>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     DCGM_FI_DEV_CPU_UTIL_IRQ
    </p>
   </td>
   <td>
    <p>
     The percentage of time in use by interrupts
    </p>
   </td>
   <td>
    <p>
     1104
    </p>
   </td>
   <td>
    <p>
     Core
    </p>
   </td>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     DCGM_FI_DEV_CPU_TEMP_CURRENT
    </p>
   </td>
   <td>
    <p>
     Instantaneous temperature (Celsius)
    </p>
   </td>
   <td>
    <p>
     1110
    </p>
   </td>
   <td>
    <p>
     CPU
    </p>
   </td>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     DCGM_FI_DEV_CPU_CLOCK_CURRENT
    </p>
   </td>
   <td>
    <p>
     Instantaneous clock speed (KHz)
    </p>
   </td>
   <td>
    <p>
     1120
    </p>
   </td>
   <td>
    <p>
     Core
    </p>
   </td>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     DCGM_FI_DEV_CPU_POWER_UTIL_CURRENT
    </p>
   </td>
   <td>
    <p>
     Instantaneous power usage (watts)
    </p>
   </td>
   <td>
    <p>
     1130
    </p>
   </td>
   <td>
    <p>
     CPU
    </p>
   </td>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     DCGM_FI_DEV_CPU_POWER_LIMIT
    </p>
   </td>
   <td>
    <p>
     Instantaneous power limit (watts)
    </p>
   </td>
   <td>
    <p>
     1131
    </p>
   </td>
   <td>
    <p>
     CPU
    </p>
   </td>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     DCGM_FI_DEV_CPU_VENDOR
    </p>
   </td>
   <td>
    <p>
     The name of the vendor
    </p>
   </td>
   <td>
    <p>
     1140
    </p>
   </td>
   <td>
    <p>
     CPU
    </p>
   </td>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     DCGM_FI_DEV_CPU_MODEL
    </p>
   </td>
   <td>
    <p>
     The name of the model
    </p>
   </td>
   <td>
    <p>
     1141
    </p>
   </td>
   <td>
    <p>
     CPU
    </p>
   </td>
  </tr>
 </table>
 <h3>
  Examples
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#examples" title="Link to this heading">
   Â¶
  </a>
 </h3>
 <p>
  Create a group and add some CPUs and cores to it
 </p>
 <pre><span class="gp">$ </span>dcgmigroup-ccpu_group1-acpu:<span class="o">{</span><span class="m">0</span>-3<span class="o">}</span>,core:<span class="o">{</span><span class="m">0</span>-287<span class="o">}</span>
</pre>
 <p>
  Watch field temperatures using dcgmi dmon
 </p>
 <pre><span class="gp">$ </span>dcgmidmon--entity-idcpu:<span class="o">{</span><span class="m">0</span>-3<span class="o">}</span>-e<span class="m">1130</span>
</pre>
 <h2>
  Profiling Metrics
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#profiling-metrics" title="Link to this heading">
   Â¶
  </a>
 </h2>
 <p>
  As GPU-enabled servers become more common in the datacenter, it becomes important to better
understand applicationsâ performance and the utilization of GPU resources in the cluster. Profiling
metrics in DCGM enables the collection of a set of metrics using the hardware counters on the GPU.
DCGM provides access to device-level metrics at low performance overhead in a continuous manner. This
feature is supported in production starting with DCGM 1.7.
 </p>
 <p>
  DCGM includes a new profiling module to provide access to these metrics. The new metrics are available
as new fields (i.e. new IDs) via the regular DCGM APIs (such as the C, Python, Go bindings or the
  <span class="pre">
   dcgmi
  </span>
  command line utility). The installer packages also include an example CUDA based test load generator
(called
  <span class="pre">
   dcgmproftester
  </span>
  ) to demonstrate the new capabilities.
 </p>
 <h3>
  Metrics
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#metrics" title="Link to this heading">
   Â¶
  </a>
 </h3>
 <p>
  The following new device-level profiling metrics are supported. The definitions and corresponding DCGM field
IDs are listed. By default, DCGM provides the metrics at a sample rate of 1Hz (every 1000ms). Users can query
the metrics at any configurable frequency (minimum is 100ms) from DCGM (for example, see
  <span class="pre">
   dcgmi
  </span>
  <span class="pre">
   dmon
  </span>
  <span class="pre">
   -d
  </span>
  ).
 </p>
 <table class="docutils align-default" id="id5">
  <span class="caption-text">
   Device Level GPU Metrics
  </span>
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#id5" title="Link to this table">
   Â¶
  </a>
  <tr class="row-odd">
   <th class="head">
    <p>
     Metric
    </p>
   </th>
   <th class="head">
    <p>
     Definition
    </p>
   </th>
   <th class="head">
    <p>
     DCGM Field Name (DCGM_FI_*) and ID
    </p>
   </th>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     Graphics Engine Activity
    </p>
   </td>
   <td>
    <p>
     The fraction of time any portion of the graphics or compute engines were active.
The graphics engine is active if a graphics/compute context is bound and the graphics/compute pipe is busy.
The value represents an average over a time interval and is not an instantaneous value.
    </p>
   </td>
   <td>
    <p>
     PROF_GR_ENGINE_ACTIVE (ID: 1001)
    </p>
   </td>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     SM Activity
    </p>
   </td>
   <td>
    <p>
     The fraction of time at least one warp was active on a multiprocessor, averaged over all multiprocessors.
Note that âactiveâ does not necessarily mean a warp is actively computing. For instance, warps waiting on memory
requests are considered active. The value represents an average over a time interval and is not an instantaneous
value. A value of 0.8 or greater is necessary, but not sufficient, for effective use of the GPU. A value less than
0.5 likely indicates ineffective GPU usage.
    </p>
    <p>
     Given a simplified GPU architectural view, if a GPU has N SMs then a kernel using N blocks that runs over the entire
time interval will correspond to an activity of 1 (100%). A kernel using N/5 blocks that runs over the entire time
interval will correspond to an activity of 0.2 (20%). A kernel using N blocks that runs over one fifth of the time
interval, with the SMs otherwise idle, will also have an activity of 0.2 (20%). The value is insensitive to the number
of threads per block (see
     <span class="pre">
      DCGM_FI_PROF_SM_OCCUPANCY
     </span>
     ).
    </p>
   </td>
   <td>
    <p>
     PROF_SM_ACTIVE (ID: 1002)
    </p>
   </td>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     SM Occupancy
    </p>
   </td>
   <td>
    <p>
     The fraction of resident warps on a multiprocessor, relative to the maximum number of concurrent warps supported on
a multiprocessor. The value represents an average over a time interval and is not an instantaneous value. Higher occupancy
does not necessarily indicate better GPU usage. For GPU memory bandwidth limited workloads (see
     <span class="pre">
      DCGM_FI_PROF_DRAM_ACTIVE
     </span>
     ),
higher occupancy is indicative of more effective GPU usage. However if the workload is compute limited (i.e. not
GPU memory bandwidth or latency limited), then higher occupancy does not necessarily correlate with more effective GPU usage.
    </p>
    <p>
     Calculating occupancy is not simple and depends on factors such as the GPU properties, the number of threads per block,
registers per thread, and shared memory per block. Use the
     <a class="reference external" href="https://docs.nvidia.com/cuda/cuda-occupancy-calculator/index.html">
      CUDA Occupancy Calculator
     </a>
     to explore various occupancy scenarios.
    </p>
   </td>
   <td>
    <p>
     PROF_SM_OCCUPANCY (ID: 1003)
    </p>
   </td>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     Tensor Activity
    </p>
   </td>
   <td>
    <p>
     The fraction of cycles the tensor (HMMA / IMMA) pipe was active. The value represents an average over a time interval
and is not an instantaneous value. Higher values indicate higher utilization of the Tensor Cores. An activity of 1 (100%) is
equivalent to issuing a tensor instruction every other cycle for the entire time interval. An activity of 0.2 (20%) could
indicate 20% of the SMs are at 100% utilization over the entire time period, 100% of the SMs are at 20% utilization over the
entire time period, 100% of the SMs are at 100% utilization for 20% of the time period, or any combination in between
(see
     <span class="pre">
      DCGM_FI_PROF_SM_ACTIVE
     </span>
     to help disambiguate these possibilities).
    </p>
   </td>
   <td>
    <p>
     PROF_PIPE_TENSOR_ACTIVE (ID: 1004)
    </p>
   </td>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     FP64 Engine Activity
    </p>
   </td>
   <td>
    <p>
     The fraction of cycles the FP64 (double precision) pipe was active. The value represents an average over a time interval
and is not an instantaneous value. Higher values indicate higher utilization of the FP64 cores. An activity of 1 (100%) is
equivalent to a FP64 instruction on
     <a class="reference external" href="https://docs.nvidia.com/cuda/volta-tuning-guide/index.html#sm-scheduling">
      every SM every fourth cycle
     </a>
     on Volta over the entire time interval. An activity of 0.2 (20%) could indicate 20% of the SMs are at 100% utilization over the entire time
period, 100% of the SMs are at 20% utilization over the entire time period, 100% of the SMs are at 100% utilization for 20% of the time
period, or any combination in between (see DCGM_FI_PROF_SM_ACTIVE to help disambiguate these possibilities).
    </p>
   </td>
   <td>
    <p>
     PROF_PIPE_FP64_ACTIVE (ID: 1006)
    </p>
   </td>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     FP32 Engine Activity
    </p>
   </td>
   <td>
    <p>
     The fraction of cycles the FMA (FP32 (single precision), and integer) pipe was active. The value represents an average over a time
interval and is not an instantaneous value. Higher values indicate higher utilization of the FP32 cores. An activity of 1 (100%) is
equivalent to a FP32 instruction every other cycle over the entire time interval. An activity of 0.2 (20%) could indicate 20% of the
SMs are at 100% utilization over the entire time period, 100% of the SMs are at 20% utilization over the entire time period, 100% of
the SMs are at 100% utilization for 20% of the time period, or any combination in between (see
     <span class="pre">
      DCGM_FI_PROF_SM_ACTIVE
     </span>
     to help
disambiguate these possibilities).
    </p>
   </td>
   <td>
    <p>
     PROF_PIPE_FP32_ACTIVE (ID: 1007)
    </p>
   </td>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     FP16 Engine Activity
    </p>
   </td>
   <td>
    <p>
     The fraction of cycles the FP16 (half precision) pipe was active. The value represents an average over a time interval and is
not an instantaneous value. Higher values indicate higher utilization of the FP16 cores. An activity of 1 (100%) is equivalent
to a FP16 instruction every other cycle over the entire time interval. An activity of 0.2 (20%) could indicate 20% of the SMs
are at 100% utilization over the entire time period, 100% of the SMs are at 20% utilization over the entire time period, 100% of
the SMs are at 100% utilization for 20% of the time period, or any combination in between (see
     <span class="pre">
      DCGM_FI_PROF_SM_ACTIVE
     </span>
     to help
disambiguate these possibilities).
    </p>
   </td>
   <td>
    <p>
     PROF_PIPE_FP16_ACTIVE (ID: 1008)
    </p>
   </td>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     Memory BW Utilization
    </p>
   </td>
   <td>
    <p>
     The fraction of cycles where data was sent to or received from device memory. The value represents an average over a time interval
and is not an instantaneous value.
Higher values indicate higher utilization of device memory. An activity of 1 (100%) is equivalent
to a DRAM instruction every cycle over the entire time interval (in practice a peak of ~0.8 (80%) is the maximum achievable).
An activity of 0.2 (20%) indicates that 20% of the cycles are reading from or writing to device memory over the time interval.
    </p>
   </td>
   <td>
    <p>
     PROF_DRAM_ACTIVE (ID: 1005)
    </p>
   </td>
  </tr>
  <tr class="row-even">
   <td>
    <p>
     NVLink Bandwidth
    </p>
   </td>
   <td>
    <p>
     The rate of data transmitted / received over NVLink, not including protocol headers, in bytes per second. The value represents an average
over a time interval and is not an instantaneous value. The rate is averaged over the time interval. For example, if 1 GB of
data is transferred over 1 second, the rate is 1 GB/s regardless of the data transferred at a constant rate or in bursts. The
theoretical maximum NVLink Gen2 bandwidth is 25 GB/s per link per direction.
    </p>
   </td>
   <td>
    <p>
     PROF_NVLINK_TX_BYTES (1011) and PROF_NVLINK_RX_BYTES (1012)
    </p>
   </td>
  </tr>
  <tr class="row-odd">
   <td>
    <p>
     PCIe Bandwidth
    </p>
   </td>
   <td>
    <p>
     The rate of data transmitted / received over the PCIe bus, including both protocol headers and data payloads, in bytes per second.
The value represents an average over a time interval and is not an instantaneous value. The rate is averaged over the time interval.
For example, if 1 GB of data is transferred over 1 second, the rate is 1 GB/s regardless of the data transferred at a constant rate
or in bursts. The theoretical maximum PCIe Gen3 bandwidth is 985 MB/s per lane.
    </p>
   </td>
   <td>
    <p>
     PROF_PCIE_[T|R]X_BYTES (ID: 1009 (TX); 1010 (RX))
    </p>
   </td>
  </tr>
 </table>
 <p>
  Profiling of the GPU counters requires administrator privileges starting with Linux drivers 418.43 or later. This is documented
  <a class="reference external" href="https://developer.nvidia.com/nvidia-development-tools-solutions-ERR_NVGPUCTRPERM-permission-issue-performance-counters">
   here
  </a>
  .
When using profiling metrics from DCGM, ensure that nv-hostengine is started with superuser privileges.
 </p>
 <h3>
  Multiplexing of Profiling Counters
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#multiplexing-of-profiling-counters" title="Link to this heading">
   Â¶
  </a>
 </h3>
 <p>
  Some metrics require multiple passes to be collected and therefore all metrics cannot be collected together.
Due to hardware limitations on the GPUs, only certain groups of metrics can be read together. For example,
SM Activity | SM Occupancy cannot be collected together with Tensor Utilization on V100 but can be done on T4.
To overcome these hardware limitations, DCGM supports automatic multiplexing of metrics by statistically sampling
the requested metrics and performing the groupings internally. This may be transparent to users who requested metrics
that may not have been able to be collected together.
 </p>
 <p>
  A side-effect of multiplexing is that collection at higher frequencies will result in zeroes returned as DCGM
attempts to group metrics together for collection.
 </p>
 <p>
  The metrics that can be collected together for a specific GPU can be determined by running the following command:
 </p>
 <pre><span class="gp">$ </span>dcgmiprofile-l-i<span class="m">0</span>
<span class="go">+----------------+----------+------------------------------------------------------+</span>
<span class="go">| Group.Subgroup | Field ID | Field Tag                                            |</span>
<span class="go">+----------------+----------+------------------------------------------------------+</span>
<span class="go">| A.1            | 1002     | sm_active                                            |</span>
<span class="go">| A.1            | 1003     | sm_occupancy                                         |</span>
<span class="go">| A.1            | 1004     | tensor_active                                        |</span>
<span class="go">| A.1            | 1007     | fp32_active                                          |</span>
<span class="go">| A.2            | 1006     | fp64_active                                          |</span>
<span class="go">| A.3            | 1008     | fp16_active                                          |</span>
<span class="go">| B.0            | 1005     | dram_active                                          |</span>
<span class="go">| C.0            | 1009     | pcie_tx_bytes                                        |</span>
<span class="go">| C.0            | 1010     | pcie_rx_bytes                                        |</span>
<span class="go">| D.0            | 1001     | gr_engine_active                                     |</span>
<span class="go">| E.0            | 1011     | nvlink_tx_bytes                                      |</span>
<span class="go">| E.0            | 1012     | nvlink_rx_bytes                                      |</span>
<span class="go">+----------------+----------+------------------------------------------------------+</span>
</pre>
 <p>
  From the output above, we can determine that for this GPU (in this example, an NVIDIA T4), a metric from each letter group
can be collected without multiplexing. From this example, a metric from
  <span class="pre">
   A.1
  </span>
  can be collected with another metric from
  <span class="pre">
   A.1
  </span>
  without multiplexing. A metric from
  <span class="pre">
   A.1
  </span>
  will be multiplexed with another metric from
  <span class="pre">
   A.2
  </span>
  or
  <span class="pre">
   A.3
  </span>
  . Metrics from different
letter groups can be combined for concurrent collection (without requiring multiplexing by DCGM).
 </p>
 <p>
  Building on this example further, on T4 these metrics can be collected together without multiplexing:
 </p>
 <pre><span class="go">sm_active + sm_occupancy + tensor_active + fp32_active</span>
</pre>
 <p>
  The above DCGM command will show what groupings are supported by the hardware for concurrent collection.
 </p>
 <h3>
  Concurrent Usage of NVIDIA Profiling Tools
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#concurrent-usage-of-nvidia-profiling-tools" title="Link to this heading">
   Â¶
  </a>
 </h3>
 <p>
  Due to current hardware limitations, collection of profiling metrics with DCGM will conflict with usage of other developer
tools from NVIDIA such as Nsight Systems or Nsight Compute. Users may encounter an error from DCGM
(either with
  <span class="pre">
   dcgmi
  </span>
  or when using the APIs) such as:
 </p>
 <pre><span class="go">Error setting watches. Result: The requested operation could not be completed because the affected resource is in use.</span>
</pre>
 <p>
  To allow DCGM to co-exist with the usage of other profiling tools, it is recommended to pause metrics collection with
DCGM when the tools are in use and then resume after the usage of the tools is complete.
 </p>
 <p>
  With
  <span class="pre">
   dcgmi
  </span>
  <span class="pre">
   profile
  </span>
  , the
  <span class="pre">
   --pause
  </span>
  and
  <span class="pre">
   --resume
  </span>
  options can be used:
 </p>
 <pre><span class="gp">$ </span>dcgmiprofile--pause
<span class="gp">$ </span>dcgmiprofile--resume
</pre>
 <p>
  When using DCGM APIs, the following APIs can be called from the monitoring process:
  <span class="pre">
   dcgmProfPause()
  </span>
  and
  <span class="pre">
   dcgmProfResume()
  </span>
 </p>
 <p>
  When paused, DCGM will publish
  <span class="pre">
   BLANK
  </span>
  values for profiling metrics. These
  <span class="pre">
   BLANK
  </span>
  values can be tested with
  <span class="pre">
   DCGM_FP64_IS_BLANK(value)
  </span>
  in the
C or Python bindings.
 </p>
 <h3>
  CUDA Test Generator (dcgmproftester)
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#cuda-test-generator-dcgmproftester" title="Link to this heading">
   Â¶
  </a>
 </h3>
 <p>
  <span class="pre">
   dcgmproftester
  </span>
  is a CUDA load generator. It can be used to generate deterministic CUDA workloads for reading and
validating GPU metrics. The tool is shipped as a simple x86_64 Linux binary along with the CUDA kernels compiled to PTX.
Customers can use the tool in conjunction with
  <span class="pre">
   dcgmi
  </span>
  to quickly generate a load on the GPU and view the metrics reported by DCGM via
  <span class="pre">
   dcgmi
  </span>
  <span class="pre">
   dmon
  </span>
  on stdout.
 </p>
 <p>
  <span class="pre">
   dcgmproftester
  </span>
  takes two important arguments as input:
  <span class="pre">
   -t
  </span>
  for generating load for a particular metric
(for example use 1004 to generate a half-precision matrix-multiply-accumulate for the Tensor Cores) and
  <span class="pre">
   -d
  </span>
  for specifying the test duration.
Add
  <span class="pre">
   --no-dcgm-validation
  </span>
  to let dcgmproftester generate test loads only.
 </p>
 <p>
  For a list of all the field IDs that can be used to generate specific test loads, see the table in the Profiling Metrics section. The rest of this section
includes some examples using the
  <span class="pre">
   dcgmi
  </span>
  command line utility.
 </p>
 <p>
  For example in a console, generate a load for the TensorCores on A100 for 30seconds. As can be seen, the A100 is able to achieve close to
253TFLops of FP16 performance using the TensorCores.
 </p>
 <pre><span class="gp">$ </span>/usr/bin/dcgmproftester11--no-dcgm-validation-t<span class="m">1004</span>-d<span class="m">10</span>
</pre>
 <pre><span class="go">Skipping CreateDcgmGroups() since DCGM validation is disabled</span>
<span class="go">Skipping CreateDcgmGroups() since DCGM validation is disabled</span>
<span class="go">Skipping WatchFields() since DCGM validation is disabled</span>
<span class="go">Skipping CreateDcgmGroups() since DCGM validation is disabled</span>
<span class="go">Worker 0:0[1004]: TensorEngineActive: generated ???, dcgm 0.000 (250362.2 gflops)</span>
<span class="go">Worker 0:0[1004]: TensorEngineActive: generated ???, dcgm 0.000 (252917.0 gflops)</span>
<span class="go">Worker 0:0[1004]: TensorEngineActive: generated ???, dcgm 0.000 (253971.7 gflops)</span>
<span class="go">Worker 0:0[1004]: TensorEngineActive: generated ???, dcgm 0.000 (253700.2 gflops)</span>
<span class="go">Worker 0:0[1004]: TensorEngineActive: generated ???, dcgm 0.000 (252599.0 gflops)</span>
<span class="go">Worker 0:0[1004]: TensorEngineActive: generated ???, dcgm 0.000 (253134.6 gflops)</span>
<span class="go">Worker 0:0[1004]: TensorEngineActive: generated ???, dcgm 0.000 (252676.7 gflops)</span>
<span class="go">Worker 0:0[1004]: TensorEngineActive: generated ???, dcgm 0.000 (252861.4 gflops)</span>
<span class="go">Worker 0:0[1004]: TensorEngineActive: generated ???, dcgm 0.000 (252764.1 gflops)</span>
<span class="go">Worker 0:0[1004]: TensorEngineActive: generated ???, dcgm 0.000 (253109.4 gflops)</span>
<span class="go">Worker 0:0[1004]: Message: Bus ID 00000000:00:04.0 mapped to cuda device ID 0</span>
<span class="go">DCGM CudaContext Init completed successfully.</span>

<span class="go">CU_DEVICE_ATTRIBUTE_MAX_THREADS_PER_MULTIPROCESSOR: 2048</span>
<span class="go">CUDA_VISIBLE_DEVICES:</span>
<span class="go">CU_DEVICE_ATTRIBUTE_MULTIPROCESSOR_COUNT: 108</span>
<span class="go">CU_DEVICE_ATTRIBUTE_MAX_SHARED_MEMORY_PER_MULTIPROCESSOR: 167936</span>
<span class="go">CU_DEVICE_ATTRIBUTE_COMPUTE_CAPABILITY_MAJOR: 8</span>
<span class="go">CU_DEVICE_ATTRIBUTE_COMPUTE_CAPABILITY_MINOR: 0</span>
<span class="go">CU_DEVICE_ATTRIBUTE_GLOBAL_MEMORY_BUS_WIDTH: 5120</span>
<span class="go">CU_DEVICE_ATTRIBUTE_MEMORY_CLOCK_RATE: 1215</span>
<span class="go">Max Memory bandwidth: 1555200000000 bytes (1555.2 GiB)</span>
<span class="go">CU_DEVICE_ATTRIBUTE_ECC_SUPPORT: true</span>
</pre>
 <p>
  In another console, use the
  <span class="pre">
   dcgmi
  </span>
  <span class="pre">
   dmon
  </span>
  <span class="pre">
   -e
  </span>
  command to view the various performance metrics (streamed to stdout) reported by
DCGM as the CUDA workload runs on the GPU. In this example, DCGM reports the GPU activity, TensorCore activity and Memory utilization
at a frequency of 1Hz (or 1000ms). As can be seen, the GPU is busy doing work (~99% of Graphics Activity showing that the SMs are busy),
with the TensorCore activity pegged to ~93%. Note that
  <span class="pre">
   dcgmi
  </span>
  is currently returning the metrics for GPU ID: 0. On a multi-GPU system,
you can specify the GPU ID for which DCGM should return the metrics. By default, the metrics are returned for all the GPUs in the system.
 </p>
 <pre><span class="gp">$ </span>dcgmidmon-e<span class="m">1001</span>,1004,1005
</pre>
 <pre><span class="gp"># </span>EntityGRACTTENSODRAMA
<span class="go">      Id</span>
<span class="go">    GPU 0  0.000  0.000  0.000</span>
<span class="go">    GPU 0  0.000  0.000  0.000</span>
<span class="go">    GPU 0  0.000  0.000  0.000</span>
<span class="go">    GPU 0  0.552  0.527  0.000</span>
<span class="go">    GPU 0  0.969  0.928  0.000</span>
<span class="go">    GPU 0  0.973  0.931  0.000</span>
<span class="go">    GPU 0  0.971  0.929  0.000</span>
<span class="go">    GPU 0  0.969  0.927  0.000</span>
<span class="go">    GPU 0  0.971  0.929  0.000</span>
<span class="go">    GPU 0  0.971  0.930  0.000</span>
<span class="go">    GPU 0  0.973  0.931  0.000</span>
<span class="go">    GPU 0  0.974  0.931  0.000</span>
<span class="go">    GPU 0  0.971  0.930  0.000</span>
<span class="go">    GPU 0  0.974  0.932  0.000</span>
<span class="go">    GPU 0  0.972  0.930  0.000</span>
</pre>
 <h3>
  Metrics on Multi-Instance GPU
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#metrics-on-multi-instance-gpu" title="Link to this heading">
   Â¶
  </a>
 </h3>
 <p>
  The Multi-Instance GPU (MIG) feature allows supported NVIDIA GPUs to be securely partitioned
into up to seven separate GPU Instances for CUDA applications, providing multiple users with
separate GPU resources for optimal GPU utilization. This feature is particularly beneficial for
workloads that do not fully saturate the GPUâs compute capacity and therefore users may want to
run different workloads in parallel to maximize utilization. For more information on MIG, refer to the
  <a class="reference external" href="https://docs.nvidia.com/datacenter/tesla/mig-user-guide/index.html">
   MIG User Guide
  </a>
  .
 </p>
 <p>
  DCGM can provide metrics for workloads that are running on MIG devices. DCGM offers two views of the metrics for MIG:
 </p>
 <ul class="simple">
  <li>
   <p>
    GPU device-level metrics
   </p>
  </li>
  <li>
   <p>
    MIG device (either GPU Instance or Compute Instance) granularity of the metrics
   </p>
  </li>
 </ul>
 <h4>
  Example 1
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#example-1" title="Link to this heading">
   Â¶
  </a>
 </h4>
 <p>
  In this example, letâs generate a CUDA workload using dcgmproftester and observe metrics using
  <span class="pre">
   dcgmi
  </span>
  <span class="pre">
   dmon
  </span>
  .
 </p>
 <p>
  In this example, we follow these steps to demonstrate the collection of metrics for MIG devices:
 </p>
 <ul class="simple">
  <li>
   <p>
    Create MIG devices (assumes that the GPU has MIG mode enabled)
   </p>
  </li>
  <li>
   <p>
    Verify DCGM can list the devices
   </p>
  </li>
  <li>
   <p>
    Create a group of devices for DCGM to monitor
   </p>
  </li>
  <li>
   <p>
    Run CUDA workloads on the desired MIG device(s)
   </p>
  </li>
  <li>
   <p>
    Use
    dcgmi dmon
    to stream metrics
   </p>
  </li>
 </ul>
 <p>
  Step 1: Create MIG Devices
Notice that we have partitioned the GPU into two MIG devices with the 3g.20gb profiles.
 </p>
 <pre><span class="gp">$ </span>sudonvidia-smimig-cgi<span class="m">9</span>,9-C
</pre>
 <pre><span class="go">...</span>
<span class="go">+-----------------------------------------------------------------------------+</span>
<span class="go">| MIG devices:                                                                |</span>
<span class="go">+------------------+----------------------+-----------+-----------------------+</span>
<span class="go">| GPU  GI  CI  MIG |         Memory-Usage |        Vol|         Shared        |</span>
<span class="go">|      ID  ID  Dev |           BAR1-Usage | SM     Unc| CE  ENC  DEC  OFA  JPG|</span>
<span class="go">|                  |                      |        ECC|                       |</span>
<span class="go">|==================+======================+===========+=======================|</span>
<span class="go">|  0    1   0   0  |     11MiB / 20096MiB | 42      0 |  3   0    2    0    0 |</span>
<span class="go">|                  |      0MiB / 32767MiB |           |                       |</span>
<span class="go">+------------------+----------------------+-----------+-----------------------+</span>
<span class="go">|  0    2   0   1  |     11MiB / 20096MiB | 42      0 |  3   0    2    0    0 |</span>
<span class="go">|                  |      0MiB / 32767MiB |           |                       |</span>
<span class="go">+------------------+----------------------+-----------+-----------------------+</span>
</pre>
 <p>
  Step 2: Verify enumeration by DCGM
We can also observe the devices enumerated by DCGM:
 </p>
 <pre><span class="gp">$ </span>dcgmidiscovery-c
</pre>
 <pre><span class="go">+-------------------+--------------------------------------------------------------------+</span>
<span class="go">| Instance Hierarchy                                                                     |</span>
<span class="go">+===================+====================================================================+</span>
<span class="go">| GPU 0             | GPU GPU-5fd15f35-e148-2992-4ecb-9825e534f253 (EntityID: 0)         |</span>
<span class="go">| -&gt; I 0/1          | GPU Instance (EntityID: 0)                                         |</span>
<span class="go">|    -&gt; CI 0/1/0    | Compute Instance (EntityID: 0)                                     |</span>
<span class="go">| -&gt; I 0/2          | GPU Instance (EntityID: 1)                                         |</span>
<span class="go">|    -&gt; CI 0/2/0    | Compute Instance (EntityID: 1)                                     |</span>
<span class="go">+-------------------+--------------------------------------------------------------------+</span>
</pre>
 <p>
  Step 3: Creation of MIG device groups
Create groups of devices for DCGM to monitor. In this example, we will add the GPU and the two GPU Instances (using entity IDs 0 and 1) to the group:
 </p>
 <pre><span class="gp">$ </span>dcgmigroup-cmig-ex1-a<span class="m">0</span>,i:0,i:1
</pre>
 <pre><span class="go">Successfully created group "mig-ex1" with a group ID of 8</span>
<span class="go">Specified entity ID is valid but unknown: i:0. ParsedResult: ParsedGpu(i:0)</span>
<span class="go">Specified entity ID is valid but unknown: i:1. ParsedResult: ParsedGpu(i:1)</span>
<span class="go">Add to group operation successful.</span>
</pre>
 <p>
  Now, we can list the devices added to the group and see that the group contains the GPU (GPU:0), GPU Instances (0 and 1):
 </p>
 <pre><span class="gp">$ </span>dcgmigroup-l
</pre>
 <pre><span class="go">+-------------------+----------------------------------------------------------+</span>
<span class="go">| GROUPS                                                                       |</span>
<span class="go">| 1 group found.                                                               |</span>
<span class="go">+===================+==========================================================+</span>
<span class="go">| Groups            |                                                          |</span>
<span class="go">| -&gt; 8              |                                                          |</span>
<span class="go">|    -&gt; Group ID    | 8                                                        |</span>
<span class="go">|    -&gt; Group Name  | mig-ex1                                                  |</span>
<span class="go">|    -&gt; Entities    | GPU 0, GPU_I 0, GPU_I 1                                  |</span>
<span class="go">+-------------------+----------------------------------------------------------+</span>
</pre>
 <p>
  Step 4: Run CUDA workloads
Launch
  <span class="pre">
   dcgmproftester
  </span>
  . Note that
  <span class="pre">
   dcgmproftester
  </span>
  will run on all GPU instances available on the GPU.
There is currently no way to limit the GPU instances from
  <span class="pre">
   dcgmproftester
  </span>
  (though one could do this by running a dcgmproftester container,
which we will see in the next example).
 </p>
 <pre><span class="gp">$ </span>sudodcgmproftester11--no-dcgm-validation-t<span class="m">1004</span>-d<span class="m">120</span>
</pre>
 <pre><span class="go">Skipping CreateDcgmGroups() since DCGM validation is disabled</span>
<span class="go">Skipping CreateDcgmGroups() since DCGM validation is disabled</span>
<span class="go">Skipping CreateDcgmGroups() since DCGM validation is disabled</span>
<span class="go">Skipping WatchFields() since DCGM validation is disabled</span>
<span class="go">Skipping CreateDcgmGroups() since DCGM validation is disabled</span>
<span class="go">Worker 0:0[1004]: TensorEngineActive: generated ???, dcgm { GPU: 0.000, GI: 0.000, CI: 0.000 } (102659.5 gflops)</span>
<span class="go">Worker 0:1[1004]: TensorEngineActive: generated ???, dcgm { GPU: 0.000, GI: 0.000, CI: 0.000 } (102659.8 gflops)</span>
<span class="go">Worker 0:0[1004]: TensorEngineActive: generated ???, dcgm { GPU: 0.000, GI: 0.000, CI: 0.000 } (107747.3 gflops)</span>
<span class="go">Worker 0:1[1004]: TensorEngineActive: generated ???, dcgm { GPU: 0.000, GI: 0.000, CI: 0.000 } (107787.3 gflops)</span>
<span class="go">Worker 0:0[1004]: TensorEngineActive: generated ???, dcgm { GPU: 0.000, GI: 0.000, CI: 0.000 } (108107.6 gflops)</span>
<span class="go">Worker 0:1[1004]: TensorEngineActive: generated ???, dcgm { GPU: 0.000, GI: 0.000, CI: 0.000 } (108102.3 gflops)</span>
<span class="go">Worker 0:0[1004]: TensorEngineActive: generated ???, dcgm { GPU: 0.000, GI: 0.000, CI: 0.000 } (108001.2 gflops)</span>

<span class="go">snip...snip</span>

<span class="go">Worker 0:0[1004]: Message: DCGM CudaContext Init completed successfully.</span>

<span class="go">CU_DEVICE_ATTRIBUTE_MAX_THREADS_PER_MULTIPROCESSOR: 2048</span>
<span class="go">CUDA_VISIBLE_DEVICES: MIG-GPU-5fd15f35-e148-2992-4ecb-9825e534f253/1/0</span>
<span class="go">CU_DEVICE_ATTRIBUTE_MULTIPROCESSOR_COUNT: 42</span>
<span class="go">CU_DEVICE_ATTRIBUTE_MAX_SHARED_MEMORY_PER_MULTIPROCESSOR: 167936</span>
<span class="go">CU_DEVICE_ATTRIBUTE_COMPUTE_CAPABILITY_MAJOR: 8</span>
<span class="go">CU_DEVICE_ATTRIBUTE_COMPUTE_CAPABILITY_MINOR: 0</span>
<span class="go">CU_DEVICE_ATTRIBUTE_GLOBAL_MEMORY_BUS_WIDTH: 5120</span>
<span class="go">CU_DEVICE_ATTRIBUTE_MEMORY_CLOCK_RATE: 1215</span>
<span class="go">Max Memory bandwidth: 1555200000000 bytes (1555.2 GiB)</span>
<span class="go">CU_DEVICE_ATTRIBUTE_ECC_SUPPORT: true</span>

<span class="go">Worker 0:1[1004]: Message: DCGM CudaContext Init completed successfully.</span>

<span class="go">CU_DEVICE_ATTRIBUTE_MAX_THREADS_PER_MULTIPROCESSOR: 2048</span>
<span class="go">CUDA_VISIBLE_DEVICES: MIG-GPU-5fd15f35-e148-2992-4ecb-9825e534f253/2/0</span>
<span class="go">CU_DEVICE_ATTRIBUTE_MULTIPROCESSOR_COUNT: 42</span>
<span class="go">CU_DEVICE_ATTRIBUTE_MAX_SHARED_MEMORY_PER_MULTIPROCESSOR: 167936</span>
<span class="go">CU_DEVICE_ATTRIBUTE_COMPUTE_CAPABILITY_MAJOR: 8</span>
<span class="go">CU_DEVICE_ATTRIBUTE_COMPUTE_CAPABILITY_MINOR: 0</span>
<span class="go">CU_DEVICE_ATTRIBUTE_GLOBAL_MEMORY_BUS_WIDTH: 5120</span>
<span class="go">CU_DEVICE_ATTRIBUTE_MEMORY_CLOCK_RATE: 1215</span>
<span class="go">Max Memory bandwidth: 1555200000000 bytes (1555.2 GiB)</span>
<span class="go">CU_DEVICE_ATTRIBUTE_ECC_SUPPORT: true</span>

<span class="go">Skipping UnwatchFields() since DCGM validation is disabled</span>
</pre>
 <p>
  Step 5: Stream metrics via
  <span class="pre">
   dcgmi
  </span>
  <span class="pre">
   dmon
  </span>
  Now in another window, we can observe the metrics being attributed to each MIG device using
  <span class="pre">
   dcgmi
  </span>
  <span class="pre">
   dmon
  </span>
  .
Notice that in this example, we show the GPU Activity (1001) and the Tensor Core Utilization (1004) for the group 8 that we created in Step 3.
 </p>
 <pre><span class="gp">$ </span>dcgmidmon-e<span class="m">1001</span>,1004-g<span class="m">8</span>
</pre>
 <pre><span class="gp"># </span>EntityGRACTTENSO
<span class="go">      Id</span>
<span class="go">    GPU 0  0.000  0.000</span>
<span class="go">  GPU-I 0  0.000  0.000</span>
<span class="go">  GPU-I 1  0.000  0.000</span>
<span class="go">    GPU 0  0.000  0.000</span>
<span class="go">  GPU-I 0  0.000  0.000</span>
<span class="go">  GPU-I 1  0.000  0.000</span>
<span class="go">    GPU 0  0.457  0.442</span>
<span class="go">  GPU-I 0  0.534  0.516</span>
<span class="go">  GPU-I 1  0.533  0.515</span>
<span class="go">    GPU 0  0.845  0.816</span>
<span class="go">  GPU-I 0  0.986  0.953</span>
<span class="go">  GPU-I 1  0.985  0.952</span>
<span class="go">    GPU 0  0.846  0.817</span>
<span class="go">  GPU-I 0  0.987  0.953</span>
<span class="go">  GPU-I 1  0.986  0.953</span>
<span class="go">    GPU 0  0.846  0.817</span>
<span class="go">  GPU-I 0  0.987  0.954</span>
<span class="go">  GPU-I 1  0.986  0.953</span>
<span class="go">    GPU 0  0.843  0.815</span>
<span class="go">  GPU-I 0  0.985  0.951</span>
<span class="go">  GPU-I 1  0.983  0.950</span>
<span class="go">    GPU 0  0.845  0.817</span>
<span class="go">  GPU-I 0  0.987  0.953</span>
<span class="go">  GPU-I 1  0.985  0.952</span>
<span class="go">    GPU 0  0.844  0.816</span>
<span class="go">  GPU-I 0  0.985  0.952</span>
<span class="go">  GPU-I 1  0.984  0.951</span>
<span class="go">    GPU 0  0.845  0.816</span>
<span class="go">  GPU-I 0  0.986  0.952</span>
<span class="go">  GPU-I 1  0.985  0.952</span>
</pre>
 <h4>
  Understanding Metrics
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#understanding-metrics" title="Link to this heading">
   Â¶
  </a>
 </h4>
 <p>
  To understand the metrics attribution, GRACT is calculated based on the number of allocated compute resources to
the total number of compute resources available on the GPU. We can see the total number of compute resources (SMs)
using the
  <span class="pre">
   nvidia-smi
  </span>
  command:
 </p>
 <pre><span class="gp">$ </span>sudonvidia-smimig-lgip
</pre>
 <pre><span class="go">+--------------------------------------------------------------------------+</span>
<span class="go">| GPU instance profiles:                                                   |</span>
<span class="go">| GPU   Name          ID    Instances   Memory     P2P    SM    DEC   ENC  |</span>
<span class="go">|                           Free/Total   GiB              CE    JPEG  OFA  |</span>
<span class="go">|==========================================================================|</span>
<span class="go">|   0  MIG 1g.5gb     19     0/7        4.75       No     14     0     0   |</span>
<span class="go">|                                                          1     0     0   |</span>
<span class="go">+--------------------------------------------------------------------------+</span>
<span class="go">|   0  MIG 2g.10gb    14     0/3        9.75       No     28     1     0   |</span>
<span class="go">|                                                          2     0     0   |</span>
<span class="go">+--------------------------------------------------------------------------+</span>
<span class="go">|   0  MIG 3g.20gb     9     0/2        19.62      No     42     2     0   |</span>
<span class="go">|                                                          3     0     0   |</span>
<span class="go">+--------------------------------------------------------------------------+</span>
<span class="go">|   0  MIG 4g.20gb     5     0/1        19.62      No     56     2     0   |</span>
<span class="go">|                                                          4     0     0   |</span>
<span class="go">+--------------------------------------------------------------------------+</span>
<span class="go">|   0  MIG 7g.40gb     0     0/1        39.50      No     98     5     0   |</span>
<span class="go">|                                                          7     1     1   |</span>
<span class="go">+--------------------------------------------------------------------------+</span>
</pre>
 <p>
  Because the MIG geometry in this example is 3g.20gb, the compute resources are = 2*42/98 or 85.71%. We can now interpret GRACT from the
  <span class="pre">
   dcgmi
  </span>
  <span class="pre">
   dmon
  </span>
  output:
 </p>
 <pre><span class="go">  GPU 0  0.845  0.816</span>
<span class="go">GPU-I 0  0.986  0.952</span>
<span class="go">GPU-I 1  0.985  0.952</span>
</pre>
 <p>
  Since each GPU instance is 98.6% active, the entire GPU = 0.8571*0.986 or 84.5% utilized. The same interpretation can be extended to Tensor Core utilization.
 </p>
 <h4>
  Platform Support
  <a class="headerlink" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/feature-overview.html#platform-support" title="Link to this heading">
   Â¶
  </a>
 </h4>
 <p>
  Profiling metrics are currently supported on datacenter products starting with the Volta architecture on Linux x86_64, Arm64 (aarch64) and POWER (ppc64le) platforms.
 </p>
 <a accesskey="p" class="btn btn-neutral float-left" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/getting-started.html" rel="prev" title="Getting Started">
  Previous
 </a>
 <a accesskey="n" class="btn btn-neutral float-right" href="https://docs.nvidia.com/datacenter/dcgm/latest/user-guide/dcgm-diagnostics.html" rel="next" title="DCGM Diagnostics">
  Next
 </a>
 <p>
  © Copyright 2018-2024, NVIDIA Corporation.
  <span class="lastupdated">
   Last updated on 2024-05-28.
  </span>
 </p>
 Built with
 <a href="https://www.sphinx-doc.org/">
  Sphinx
 </a>
 using a
 <a href="https://github.com/readthedocs/sphinx_rtd_theme">
  theme
 </a>
 provided by
 <a href="https://readthedocs.org">
  Read the Docs
 </a>
 .
</body>
</body></html>