0.6
2019.2
Nov  6 2019
21:57:16
D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/resoure_demapping/demapping.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/resoure_demapping/demapping.srcs/sim_1/new/tb.v,1769653270,verilog,,,,tb,,,,,,,,
D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/resoure_demapping/demapping.srcs/sources_1/new/demapping.v,1769644342,verilog,,D:/FPGA/Vivaldo Project/PUCCH-FORMAT-1/resoure_demapping/demapping.srcs/sim_1/new/tb.v,,delay_N;demapping;extend_valid_new;rasing_edge,,,,,,,,
