6
INIT_CACHE 128 16 2
CACHE_ACCESS 0
CACHE_ACCESS 16
CACHE_ACCESS 0
CACHE_ACCESS 32
CACHE_STATS

OUTPUT

CACHE_ACCESS 0
0 -> MISS
CACHE_ACCESS 16
16 -> MISS
CACHE_ACCESS 0
0 -> HIT
CACHE_ACCESS 32
32 -> MISS