/**
  ******************************************************************************
  * @file    stm32f4xx_it.c
  * @brief   Interrupt Service Routines.
  ******************************************************************************
  *
  * COPYRIGHT(c) 2018 STMicroelectronics
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */
/* Includes ------------------------------------------------------------------*/
#include "stm32f4xx_hal.h"
#include "stm32f4xx.h"
#include "stm32f4xx_it.h"
#include "cmsis_os.h"
#include "usart.h"
#include "Motor_USE_CAN.h"
#include "Motor_USE_TIM.h"
#include "communication.h "
#include "tim.h"
#include "can.h"
/* USER CODE BEGIN 0 */
#include "pidwireless.h"
#include "Motor_USE_CAN.h"
#include "communication.h "
#include "atom_imu.h"
#include "decode.h"
#include "SystemState.h"
/* USER CODE END 0 */
extern  osThreadId RemoteDataTaskHandle;
extern  osThreadId RefereeDataTaskHandle;
extern  osThreadId	MiniPCDataTaskHandle;
/* External variables --------------------------------------------------------*/
extern CAN_HandleTypeDef hcan1;
extern CAN_HandleTypeDef hcan2;

extern TIM_HandleTypeDef htim1;
extern TIM_HandleTypeDef htim3;
extern TIM_HandleTypeDef htim6;
extern TIM_HandleTypeDef htim12;

extern DMA_HandleTypeDef hdma_adc1;

extern DMA_HandleTypeDef hdma_uart8_rx;
extern DMA_HandleTypeDef hdma_usart1_rx;
extern DMA_HandleTypeDef hdma_usart2_rx;
extern DMA_HandleTypeDef hdma_usart3_rx;
extern DMA_HandleTypeDef hdma_usart6_rx;

extern xQueueHandle UART1_RX_QueHandle;//����1���ն���
extern xQueueHandle UART2_RX_QueHandle;//����2���ն���
extern xQueueHandle UART6_RX_QueHandle;//����6���ն���
extern xQueueHandle UART8_RX_QueHandle;//����8���ն���

uint32_t DMA_FLAGS;
/******************************************************************************/
/*            Cortex-M4 Processor Interruption and Exception Handlers         */ 
/******************************************************************************/

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
  }
  /* USER CODE BEGIN HardFault_IRQn 1 */

  /* USER CODE END HardFault_IRQn 1 */
}

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
  }
  /* USER CODE BEGIN MemoryManagement_IRQn 1 */

  /* USER CODE END MemoryManagement_IRQn 1 */
}

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
  }
  /* USER CODE BEGIN BusFault_IRQn 1 */

  /* USER CODE END BusFault_IRQn 1 */
}

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
  {
  }
  /* USER CODE BEGIN UsageFault_IRQn 1 */

  /* USER CODE END UsageFault_IRQn 1 */
}

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
  /* USER CODE BEGIN DebugMonitor_IRQn 0 */

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
//  HAL_IncTick();
  osSystickHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}


/**
* @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
*/
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);

  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}

//��ʱ��3�жϷ�����
void TIM3_IRQHandler(void)
{
    HAL_TIM_IRQHandler(&htim3);
}

//��ʱ��6�жϷ�����
void   TIM6_DAC_IRQHandler(void)
{
	    HAL_TIM_IRQHandler(&htim6);
}

//��ʱ��2�жϷ�����
void TIM2_IRQHandler(void)
{
    HAL_TIM_IRQHandler(&htim2);
}


//��ʱ��4�жϷ�����
void TIM4_IRQHandler(void)
{
    HAL_TIM_IRQHandler(&htim4);
}

/**
* @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
*/
void TIM8_BRK_TIM12_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
/**
* @brief This function handles EXTI line2 interrupt.
*/
void EXTI2_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}

/**
* @brief This function handles EXTI line[9:5] interrupts.
*/
void EXTI9_5_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
/******************************************************************************/
/* STM32F4xx Peripheral Interrupt Handlers                                    */
/* Add here the Interrupt Handlers for the used peripherals.                  */
/* For the available peripheral interrupt handler names,                      */
/* please refer to the startup file (startup_stm32f4xx.s).                    */
/******************************************************************************/

/**
* @brief This function handles DMA2 stream4 global interrupt.
*/
void DMA2_Stream4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}

/**
* @brief This function handles DMA2 stream1 global interrupt.
*/
void DMA2_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */
	
  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}

void USART3_IRQHandler (void)
{
    
}

void UART8_IRQHandler(void)
{

  HAL_UART_IRQHandler(&huart8);
    
}

void USART1_IRQHandler (void)
{
		
    HAL_UART_IRQHandler(&huart1);
	
	
  /* USER CODE END UART8_IRQn 1 */
}

void USART2_IRQHandler (void)
{
		
  HAL_UART_IRQHandler(&huart2);
  /* USER CODE BEGIN UART8_IRQn 1 */
 /* USER CODE END UART8_IRQn 1 */
  
}

void USART6_IRQHandler (void)
{
// static  BaseType_t  pxHigherPriorityTaskWoken;
	uint8_t tmp1,tmp2;
	tmp1 = __HAL_UART_GET_FLAG(&huart6, UART_FLAG_IDLE);   //�����ж��н������ֽ���ȡ����ֹͣDMA
  tmp2 = __HAL_UART_GET_IT_SOURCE(&huart6, UART_IT_IDLE);
	
  if((tmp1 != RESET) && (tmp2 != RESET))
  { 
    RefreshDeviceOutLineTime(Referee_ON);
	__HAL_DMA_DISABLE(&hdma_usart6_rx);
		
	DMA_FLAGS = __HAL_DMA_GET_TC_FLAG_INDEX(&hdma_usart6_rx);	
	__HAL_DMA_CLEAR_FLAG(&hdma_usart6_rx,DMA_FLAGS);
  USART6_RX_NUM=(SizeofReferee)-(hdma_usart6_rx.Instance->NDTR);
    
  Referee_Data_Handler();  
    
  sendata();  

	__HAL_DMA_SET_COUNTER(&hdma_usart6_rx,SizeofReferee);
	__HAL_DMA_ENABLE(&hdma_usart6_rx);

				/*���IDLE��־λ*/
   __HAL_UART_CLEAR_IDLEFLAG(&huart6);		
	}
}
/**
* @brief This function handles DMA1 stream5 global interrupt.
*/
/**
* @brief This function handles DMA2 stream2 global interrupt.
*/
void DMA2_Stream2_IRQHandler(void)
{
  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
  /* USER CODE END DMA2_Stream2_IRQn 1 */
}


void DMA1_Stream6_IRQHandler(void)
{
  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart8_rx);
  /* USER CODE END DMA2_Stream2_IRQn 1 */
}

void DMA1_Stream5_IRQHandler(void)
{
  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
  /* USER CODE END DMA2_Stream2_IRQn 1 */
}


/**
* @brief This function handles CAN1 RX0 interrupts.
*/
void CAN1_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);

  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}

/**
* @brief This function handles CAN2 RX0 interrupts.
*/
void CAN2_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
extern volatile unsigned long long FreeRTOSRunTimeTicks;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
//   static uint8_t TIM2_STA;
	if(htim->Instance == TIM2)
	{
//		/*    ����������ʱ��     */
//		if((TIM2_STA&0x80) == 0)//��δ�����ж�
//		{
//			if(TIM2_STA&0x40)//����һ���½���
//			{
//				TIM2_STA|=0x80;//��ǳɹ�����һ�θߵ�ƽ����
////				TIM2_VAL=HAL_TIM_ReadCapturedValue(&htim2,TIM_CHANNEL_1);//��ȡ��ǰ�Ĳ���ֵ
//				TIM_RESET_CAPTUREPOLARITY(&htim2,TIM_CHANNEL_1);//�������
//				TIM_SET_CAPTUREPOLARITY(&htim2,TIM_CHANNEL_1,TIM_INPUTCHANNELPOLARITY_RISING);//�����ز���
//			}
//		}
//		else 
//		{
//			TIM2_STA=0;
////			TIM2_VAL=0;//��������
//			TIM2_STA|=0X40;//��ǲ���������
//			__HAL_TIM_DISABLE(&htim2);//�رն�ʱ��5

//			__HAL_TIM_SET_COUNTER(&htim2,0);//
//			TIM_RESET_CAPTUREPOLARITY(&htim2,TIM_CHANNEL_1);//
//			TIM_SET_CAPTUREPOLARITY(&htim2,TIM_CHANNEL_1,TIM_INPUTCHANNELPOLARITY_FALLING);//
//			__HAL_TIM_ENABLE(&htim2);//ʹ�ܶ�ʱ��5
//		}
//		/*   ����������ʱ��         */



		
	}else if(htim->Instance == TIM4)
	{

	}
}


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
	if (htim->Instance == TIM1) 
	{
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */
  else if (htim->Instance == TIM5) 
	{
		__HAL_TIM_ENABLE(&htim5);
		__HAL_TIM_ENABLE_IT(&htim5,TIM_IT_UPDATE);
  }
  /* USER CODE END Callback 1 */
	 else if(htim==(&htim3))
	{
		 FreeRTOSRunTimeTicks++;  //ʱ����ļ�������һ
	}	
	else if(htim == (&htim12))
	{

	}
	else if(htim == (&htim6))
	{
		RefreshSysTime();		
    }
	
}
/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)  //�������            ��ʱ��������֪ͨ���������ۡ���_����
{
		if(huart == &huart1)
	{
	}else if(huart == &huart2)
	{ 
	}else if(huart == &huart3)
	{
	}
	else if(huart == &huart8)
	{
	}
}

void HAL_CAN_RxCpltCallback(CAN_HandleTypeDef *hcan)
{
 if(hcan == &hcan1)
	{
		switch(hcan->pRxMsg->StdId)
		{
			case CAN_3510Moto1_ID:   
			{
				
				
				if(moto_chassis_get[0].msg_cnt++ <= 50)	
				{
					get_moto_offset(&moto_chassis_get[0],&hcan1);
				}
				else{		
					moto_chassis_get[0].msg_cnt=51;	
					get_moto_measure_3508(&moto_chassis_get[0], &hcan1);
					RefreshDeviceOutLineTime(Motor1_NO);
				}
			} break;
			case CAN_3510Moto2_ID:    
			{

				
				if(moto_chassis_get[1].msg_cnt++ <= 50)	
				{
					get_moto_offset(&moto_chassis_get[1],&hcan1);
				}
				else{		
					moto_chassis_get[1].msg_cnt=51;	
					get_moto_measure_3508(&moto_chassis_get[1], &hcan1);
					RefreshDeviceOutLineTime(Motor2_NO);
				}
			}break;
			
			case CAN_3510Moto3_ID:   
			{
				
				if(moto_chassis_get[2].msg_cnt++ <= 50)	
				{
					get_moto_offset(&moto_chassis_get[2],&hcan1);
				}
				else{		
					moto_chassis_get[2].msg_cnt=51;	
					get_moto_measure_3508(&moto_chassis_get[2], &hcan1);
					RefreshDeviceOutLineTime(Motor3_NO);
				}
			}break;
			
			case CAN_3510Moto4_ID:     
			{
				if(moto_chassis_get[3].msg_cnt++ <= 50)	
				{
					get_moto_offset(&moto_chassis_get[3],&hcan1);
				}
				else{		
					moto_chassis_get[3].msg_cnt=51;	
					get_moto_measure_3508(&moto_chassis_get[3], &hcan1);
					RefreshDeviceOutLineTime(Motor4_NO);
				}
			}break;

			default: break;
		}
		if( HAL_BUSY == HAL_CAN_Receive_IT(&hcan1, CAN_FIFO0))//�����жϽ���
		{
			/* Enable FIFO 0 overrun and message pending Interrupt */
			__HAL_CAN_ENABLE_IT(&hcan1,CAN_IT_FMP0);
		}	
	}	else if(hcan == &hcan2)
	{
		switch(hcan->pRxMsg->StdId)
		{
			case 0x110:
			{
				
			 
				
				CAN_GET_YK(&RC_Ctl,&hcan2);

			}break;
			case 0x120:
			{

       RefreshDeviceOutLineTime(BANGA_NO);
			 CAN_GET_YT(&yaw_get,&hcan2);

			}break;
			case 0x119:
			{
				
				CAN_GET_Error(&SystemState_can,&hcan2);

			}break;
      
     	case 0x130:
			{
				CAN_GET_Cilent(&hcan2);
			}break;
      
			default: break;
		}
		if( HAL_BUSY == HAL_CAN_Receive_IT(&hcan2, CAN_FIFO0))//�����жϽ���
		{
			/* Enable FIFO 0 overrun and message pending Interrupt */
			__HAL_CAN_ENABLE_IT(&hcan2, CAN_IT_FMP0);
		}
	}
}
//�ⲿ�жϻص�����
void	HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
	if(GPIO_Pin == GPIO_PIN_2)//gate1
	{

	}
	else if(GPIO_Pin == GPIO_PIN_7)//gate2
	{

 	}
}
/* USER CODE END 1 */
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
