#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Apr 29 13:30:26 2024
# Process ID: 181321
# Current directory: /home/theli11/workspace/courses/advanced_fpga_impl
# Command line: vivado
# Log file: /home/theli11/workspace/courses/advanced_fpga_impl/vivado.log
# Journal file: /home/theli11/workspace/courses/advanced_fpga_impl/vivado.jou
# Running On: muxen1-113.ad.liu.se, OS: Linux, CPU Frequency: 2100.000 MHz, CPU Physical cores: 12, Host memory: 16186 MB
#-----------------------------------------------------------
start_gui
open_project /home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.xpr
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
open_bd_design {/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
report_utilization
launch_runs impl_1 -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
refresh_design
open_bd_design {/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.srcs/sources_1/bd/design_1/design_1.bd}
launch_runs impl_1 -jobs 12
wait_on_run impl_1
open_run impl_1
report_utilization -name utilization_1
open_bd_design {/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:mmult:1.0 [get_ips  design_1_mmult_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_mmult_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
open_bd_design {/home/theli11/workspace/courses/advanced_fpga_impl/code/lab2/lab2.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:mmult:1.0 [get_ips  design_1_mmult_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_mmult_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
