###############################################################
#  Generated by:      Cadence Innovus 20.12-s088_1
#  OS:                Linux x86_64(Host ID atlas)
#  Generated on:      Tue Oct 21 22:35:25 2025
#  Design:            MCU
#  Command:           report_ccopt_skew_groups -file rpt/MCU.report_ccopt_skew_groups.postcts
###############################################################

Skew Group Structure:
=====================

-----------------------------------------------------------------------------------------
Skew Group                            Sources    Constrained Sinks    Unconstrained Sinks
-----------------------------------------------------------------------------------------
clk_cpu/prelayout_constraint_mode        1             1742                    67
clk_sck0/prelayout_constraint_mode       1               71                     2
clk_sck1/prelayout_constraint_mode       1               71                     2
mclk/prelayout_constraint_mode           1             2051                   103
smclk/prelayout_constraint_mode          1              672                     6
-----------------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                   Skew Group                            ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early    clk_cpu/prelayout_constraint_mode         -        0.301     0.448     0.421        0.018       ignored                  -         0.147              -
                                clk_sck0/prelayout_constraint_mode        -        0.437     0.442     0.439        0.001       ignored                  -         0.005              -
                                clk_sck1/prelayout_constraint_mode        -        0.362     0.370     0.364        0.002       ignored                  -         0.008              -
                                mclk/prelayout_constraint_mode            -        0.649     0.800     0.772        0.020       ignored                  -         0.151              -
                                smclk/prelayout_constraint_mode           -        0.555     0.722     0.696        0.031       ignored                  -         0.166              -
max_delay_corner:setup.late     clk_cpu/prelayout_constraint_mode     none         0.301     0.448     0.421        0.018       auto computed        0.154         0.147    100% {0.301, 0.448}
                                clk_sck0/prelayout_constraint_mode    none         0.439     0.444     0.441        0.002       auto computed        0.154         0.005    100% {0.439, 0.444}
                                clk_sck1/prelayout_constraint_mode    none         0.364     0.372     0.366        0.002       auto computed        0.154         0.008    100% {0.364, 0.372}
                                mclk/prelayout_constraint_mode        none         0.662     0.815     0.785        0.020       auto computed        0.154         0.153    100% {0.662, 0.815}
                                smclk/prelayout_constraint_mode       none         0.555     0.722     0.698        0.031       auto computed       *0.154         0.167    97% {0.568, 0.722}
min_delay_corner:hold.early     clk_cpu/prelayout_constraint_mode         -        0.112     0.179     0.162        0.009       ignored                  -         0.068              -
                                clk_sck0/prelayout_constraint_mode        -        0.169     0.172     0.171        0.001       ignored                  -         0.004              -
                                clk_sck1/prelayout_constraint_mode        -        0.140     0.143     0.142        0.001       ignored                  -         0.003              -
                                mclk/prelayout_constraint_mode            -        0.241     0.317     0.303        0.010       ignored                  -         0.076              -
                                smclk/prelayout_constraint_mode           -        0.211     0.282     0.267        0.013       ignored                  -         0.071              -
min_delay_corner:hold.late      clk_cpu/prelayout_constraint_mode         -        0.112     0.180     0.163        0.009       ignored                  -         0.068              -
                                clk_sck0/prelayout_constraint_mode        -        0.169     0.172     0.171        0.001       ignored                  -         0.003              -
                                clk_sck1/prelayout_constraint_mode        -        0.141     0.144     0.143        0.001       ignored                  -         0.003              -
                                mclk/prelayout_constraint_mode            -        0.246     0.321     0.306        0.010       ignored                  -         0.075              -
                                smclk/prelayout_constraint_mode           -        0.212     0.283     0.268        0.013       ignored                  -         0.071              -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------------------
Timing Corner                   Skew Group                            Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early    clk_cpu/prelayout_constraint_mode     0.301        1      0.448        2
-    min adddec0/mem_sel_periph_int_reg[14]/CK
-    max system0/SYS_IRQ_PRI_reg[23]/CK
                                clk_sck0/prelayout_constraint_mode    0.437        9      0.442       10
-    min spi0/s_tx_sreg_reg[22]/CK
-    max spi0/s_counter_reg[5]/CK
                                clk_sck1/prelayout_constraint_mode    0.362       17      0.370       18
-    min spi1/s_rx_sreg_reg[31]/CKN
-    max spi1/s_counter_reg[5]/CK
                                mclk/prelayout_constraint_mode        0.649       25      0.800       26
-    min core/cg_insret/CG1/CK
-    max core/datapath_inst/rf/registers_reg[25][30]/CK
                                smclk/prelayout_constraint_mode       0.555       33      0.722       34
-    min i2c0/CGMaster/EnLat_reg/CK
-    max spi0/NextMAB_reg[23]/CK
max_delay_corner:setup.late     clk_cpu/prelayout_constraint_mode     0.301        3      0.448        4
-    min adddec0/mem_sel_periph_int_reg[14]/CK
-    max system0/SYS_IRQ_PRI_reg[23]/CK
                                clk_sck0/prelayout_constraint_mode    0.439       11      0.444       12
-    min spi0/s_tx_sreg_reg[22]/CK
-    max spi0/s_counter_reg[5]/CK
                                clk_sck1/prelayout_constraint_mode    0.364       19      0.372       20
-    min spi1/s_rx_sreg_reg[31]/CKN
-    max spi1/s_counter_reg[5]/CK
                                mclk/prelayout_constraint_mode        0.662       27      0.815       28
-    min core/cg_insret/CG1/CK
-    max timer0/timer_value_reg[31]/CK
                                smclk/prelayout_constraint_mode       0.555       35      0.722       36
-    min i2c0/CGMaster/EnLat_reg/CK
-    max uart0/rx_clk_cntr_reg[3]/CK
min_delay_corner:hold.early     clk_cpu/prelayout_constraint_mode     0.112        5      0.179        6
-    min adddec0/mem_sel_periph_int_reg[14]/CK
-    max adddec0/mab_out_reg[1]/CKN
                                clk_sck0/prelayout_constraint_mode    0.169       13      0.172       14
-    min spi0/s_counter_reg[5]/CK
-    max spi0/s_rx_sreg_reg[25]/CKN
                                clk_sck1/prelayout_constraint_mode    0.140       21      0.143       22
-    min spi1/s_counter_reg[5]/CK
-    max spi1/s_tx_sreg_reg[26]/CK
                                mclk/prelayout_constraint_mode        0.241       29      0.317       30
-    min timer1/divider_counter_reg[0]/CK
-    max core/datapath_inst/rf/registers_reg[25][29]/CK
                                smclk/prelayout_constraint_mode       0.211       37      0.282       38
-    min i2c0/CGMaster/EnLat_reg/CK
-    max spi0/NextMAB_reg[23]/CK
min_delay_corner:hold.late      clk_cpu/prelayout_constraint_mode     0.112        7      0.180        8
-    min adddec0/mem_sel_periph_int_reg[14]/CK
-    max adddec0/mab_out_reg[1]/CKN
                                clk_sck0/prelayout_constraint_mode    0.169       15      0.172       16
-    min spi0/s_counter_reg[5]/CK
-    max spi0/s_rx_sreg_reg[25]/CKN
                                clk_sck1/prelayout_constraint_mode    0.141       23      0.144       24
-    min spi1/s_counter_reg[5]/CK
-    max spi1/s_tx_sreg_reg[26]/CK
                                mclk/prelayout_constraint_mode        0.246       31      0.321       32
-    min timer1/divider_counter_reg[0]/CK
-    max core/datapath_inst/rf/registers_reg[25][29]/CK
                                smclk/prelayout_constraint_mode       0.212       39      0.283       40
-    min i2c0/CGMaster/EnLat_reg/CK
-    max spi0/m_rx_sreg_reg[28]/CK
----------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 1
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[14]/CK
Delay     : 0.301

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH   rise   -       0.000   0.067  0.074  (384.700,397.100)  -            4    
adddec0/CTS_cci_inv_00333/A
-     INVX7P5BA10TH     rise   0.002   0.002   0.067  -      (435.900,440.900)   95.000   -       
adddec0/CTS_cci_inv_00333/Y
-     INVX7P5BA10TH     rise   0.056   0.058   0.062  0.049  (435.900,441.100)    0.200      2    
adddec0/CTS_ccl_a_inv_00328/A
-     INVX16BA10TH      fall   0.000   0.058   0.052  -      (379.100,440.900)   57.000   -       
adddec0/CTS_ccl_a_inv_00328/Y
-     INVX16BA10TH      fall   0.074   0.132   0.087  0.177  (379.100,440.500)    0.400     16    
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.005   0.136   0.103  -      (327.700,423.700)   68.200   -       
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.164   0.301   0.114  0.005  (325.100,423.500)    2.800      3    
adddec0/mem_sel_periph_int_reg[14]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.301   0.114  -      (331.100,420.900)    8.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 2
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : system0/SYS_IRQ_PRI_reg[16]/CK
Delay     : 0.448

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH   rise   -       0.000   0.067  0.074  (384.700,397.100)  -            4    
adddec0/gen_cg_periph[9].cg_periph/CG1/CK
-     PREICGX9BA10TH    rise   0.000   0.000   0.067  -      (334.500,391.700)   55.600   -       
adddec0/gen_cg_periph[9].cg_periph/CG1/ECK
-     PREICGX9BA10TH    rise   0.159   0.159   0.156  0.151  (331.100,390.900)    4.200     31    
system0/RC_CG_HIER_INST233/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.004   0.163   0.156  -      (420.100,367.700)  112.200   -       
system0/RC_CG_HIER_INST233/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.285   0.448   0.302  0.016  (417.500,367.500)    2.800      8    
system0/SYS_IRQ_PRI_reg[16]/CK
-     DFFRPQX1MA10TH    rise   0.000   0.448   0.302  -      (418.900,363.300)    5.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 3
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[14]/CK
Delay     : 0.301

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH   rise   -       0.000   0.067  0.074  (384.700,397.100)  -            4    
adddec0/CTS_cci_inv_00333/A
-     INVX7P5BA10TH     rise   0.002   0.002   0.067  -      (435.900,440.900)   95.000   -       
adddec0/CTS_cci_inv_00333/Y
-     INVX7P5BA10TH     rise   0.056   0.058   0.062  0.049  (435.900,441.100)    0.200      2    
adddec0/CTS_ccl_a_inv_00328/A
-     INVX16BA10TH      fall   0.001   0.058   0.052  -      (379.100,440.900)   57.000   -       
adddec0/CTS_ccl_a_inv_00328/Y
-     INVX16BA10TH      fall   0.074   0.132   0.087  0.177  (379.100,440.500)    0.400     16    
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.005   0.137   0.103  -      (327.700,423.700)   68.200   -       
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.164   0.301   0.114  0.005  (325.100,423.500)    2.800      3    
adddec0/mem_sel_periph_int_reg[14]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.301   0.114  -      (331.100,420.900)    8.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 4
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : system0/SYS_IRQ_PRI_reg[16]/CK
Delay     : 0.448

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH   rise   -       0.000   0.067  0.074  (384.700,397.100)  -            4    
adddec0/gen_cg_periph[9].cg_periph/CG1/CK
-     PREICGX9BA10TH    rise   0.000   0.000   0.067  -      (334.500,391.700)   55.600   -       
adddec0/gen_cg_periph[9].cg_periph/CG1/ECK
-     PREICGX9BA10TH    rise   0.159   0.159   0.156  0.151  (331.100,390.900)    4.200     31    
system0/RC_CG_HIER_INST233/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.004   0.163   0.156  -      (420.100,367.700)  112.200   -       
system0/RC_CG_HIER_INST233/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.285   0.448   0.302  0.016  (417.500,367.500)    2.800      8    
system0/SYS_IRQ_PRI_reg[16]/CK
-     DFFRPQX1MA10TH    rise   0.000   0.448   0.302  -      (418.900,363.300)    5.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 5
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[14]/CK
Delay     : 0.112

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH   rise   -       0.000   0.029  0.071  (384.700,397.100)  -            4    
adddec0/CTS_cci_inv_00333/A
-     INVX7P5BA10TH     rise   0.002   0.002   0.030  -      (435.900,440.900)   95.000   -       
adddec0/CTS_cci_inv_00333/Y
-     INVX7P5BA10TH     rise   0.022   0.024   0.029  0.052  (435.900,441.100)    0.200      2    
adddec0/CTS_ccl_a_inv_00328/A
-     INVX16BA10TH      fall   0.000   0.024   0.025  -      (379.100,440.900)   57.000   -       
adddec0/CTS_ccl_a_inv_00328/Y
-     INVX16BA10TH      fall   0.028   0.052   0.037  0.165  (379.100,440.500)    0.400     16    
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.004   0.056   0.045  -      (327.700,423.700)   68.200   -       
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.056   0.112   0.048  0.006  (325.100,423.500)    2.800      3    
adddec0/mem_sel_periph_int_reg[14]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.112   0.048  -      (331.100,420.900)    8.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 6
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mab_out_reg[0]/CKN
Delay     : 0.179

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH  rise   -       0.000   0.029  0.071  (384.700,397.100)  -            4    
adddec0/CTS_cci_inv_00333/A
-     INVX7P5BA10TH    rise   0.002   0.002   0.030  -      (435.900,440.900)   95.000   -       
adddec0/CTS_cci_inv_00333/Y
-     INVX7P5BA10TH    rise   0.022   0.024   0.029  0.052  (435.900,441.100)    0.200      2    
adddec0/CTS_ccl_a_inv_00328/A
-     INVX16BA10TH     fall   0.000   0.024   0.025  -      (379.100,440.900)   57.000   -       
adddec0/CTS_ccl_a_inv_00328/Y
-     INVX16BA10TH     fall   0.028   0.052   0.037  0.165  (379.100,440.500)    0.400     16    
adddec0/CTS_ccl_inv_00321/A
-     INVX1BA10TH      rise   0.003   0.055   0.045  -      (334.300,455.100)   59.400   -       
adddec0/CTS_ccl_inv_00321/Y
-     INVX1BA10TH      rise   0.032   0.088   0.047  0.011  (334.100,455.700)    0.800      1    
adddec0/CTS_ccl_a_inv_00319/A
-     INVX6BA10TH      fall   0.000   0.088   0.038  -      (331.900,455.100)    2.800   -       
adddec0/CTS_ccl_a_inv_00319/Y
-     INVX6BA10TH      fall   0.084   0.171   0.117  0.216  (331.700,455.300)    0.400     76    
adddec0/mab_out_reg[0]/CKN
-     DFFNQX1MA10TH    rise   0.008   0.179   0.142  -      (561.100,452.900)  231.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 7
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[14]/CK
Delay     : 0.112

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH   rise   -       0.000   0.029  0.071  (384.700,397.100)  -            4    
adddec0/CTS_cci_inv_00333/A
-     INVX7P5BA10TH     rise   0.002   0.002   0.030  -      (435.900,440.900)   95.000   -       
adddec0/CTS_cci_inv_00333/Y
-     INVX7P5BA10TH     rise   0.022   0.024   0.029  0.052  (435.900,441.100)    0.200      2    
adddec0/CTS_ccl_a_inv_00328/A
-     INVX16BA10TH      fall   0.001   0.025   0.025  -      (379.100,440.900)   57.000   -       
adddec0/CTS_ccl_a_inv_00328/Y
-     INVX16BA10TH      fall   0.028   0.052   0.037  0.165  (379.100,440.500)    0.400     16    
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.004   0.057   0.045  -      (327.700,423.700)   68.200   -       
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.056   0.112   0.048  0.006  (325.100,423.500)    2.800      3    
adddec0/mem_sel_periph_int_reg[14]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.112   0.048  -      (331.100,420.900)    8.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 8
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mab_out_reg[0]/CKN
Delay     : 0.180

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH  rise   -       0.000   0.029  0.071  (384.700,397.100)  -            4    
adddec0/CTS_cci_inv_00333/A
-     INVX7P5BA10TH    rise   0.002   0.002   0.030  -      (435.900,440.900)   95.000   -       
adddec0/CTS_cci_inv_00333/Y
-     INVX7P5BA10TH    rise   0.022   0.024   0.029  0.052  (435.900,441.100)    0.200      2    
adddec0/CTS_ccl_a_inv_00328/A
-     INVX16BA10TH     fall   0.001   0.025   0.025  -      (379.100,440.900)   57.000   -       
adddec0/CTS_ccl_a_inv_00328/Y
-     INVX16BA10TH     fall   0.028   0.052   0.037  0.165  (379.100,440.500)    0.400     16    
adddec0/CTS_ccl_inv_00321/A
-     INVX1BA10TH      rise   0.003   0.056   0.045  -      (334.300,455.100)   59.400   -       
adddec0/CTS_ccl_inv_00321/Y
-     INVX1BA10TH      rise   0.032   0.088   0.047  0.011  (334.100,455.700)    0.800      1    
adddec0/CTS_ccl_a_inv_00319/A
-     INVX6BA10TH      fall   0.000   0.088   0.038  -      (331.900,455.100)    2.800   -       
adddec0/CTS_ccl_a_inv_00319/Y
-     INVX6BA10TH      fall   0.084   0.172   0.117  0.216  (331.700,455.300)    0.400     76    
adddec0/mab_out_reg[0]/CKN
-     DFFNQX1MA10TH    rise   0.008   0.180   0.142  -      (561.100,452.900)  231.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 9
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_tx_sreg_reg[22]/CK
Delay     : 0.437

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.122  0.012  (1186.000,397.615)  -            2    
CTS_ccl_inv_00434/A
-     INVX4BA10TH      rise   0.000   0.000   0.122  -      (1181.300,415.100)   22.185   -       
CTS_ccl_inv_00434/Y
-     INVX4BA10TH      rise   0.058   0.058   0.036  0.012  (1180.500,415.100)    0.800      1    
CTS_ccl_inv_00431/A
-     INVX6BA10TH      fall   0.000   0.058   0.044  -      (1180.900,427.100)   12.400   -       
CTS_ccl_inv_00431/Y
-     INVX6BA10TH      fall   0.090   0.149   0.119  0.093  (1180.700,427.300)    0.400      1    
spi0/g27066/A
-     XOR2X4MA10TH     rise   0.011   0.160   0.144  -      (584.900,427.100)   596.000   -       
spi0/g27066/Y
-     XOR2X4MA10TH     rise   0.100   0.260   0.107  0.014  (583.100,427.700)     2.400      1    
spi0/CTS_cid_inv_00543/A
-     INVX6BA10TH      rise   0.000   0.260   0.107  -      (562.900,431.100)    23.600   -       
spi0/CTS_cid_inv_00543/Y
-     INVX6BA10TH      rise   0.079   0.339   0.082  0.051  (562.700,431.300)     0.400      2    
spi0/CTS_ccl_a_inv_00426/A
-     INVX11BA10TH     fall   0.002   0.341   0.071  -      (408.500,435.100)   158.000   -       
spi0/CTS_ccl_a_inv_00426/Y
-     INVX11BA10TH     fall   0.096   0.437   0.106  0.151  (408.500,435.500)     0.400     66    
spi0/s_tx_sreg_reg[22]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.437   0.125  -      (416.900,431.100)    12.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 10
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[1]/CK
Delay     :  0.442

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.122  0.012  (1186.000,397.615)  -           2     
CTS_ccl_inv_00434/A
-     INVX4BA10TH      rise   0.000   0.000   0.122  -      (1181.300,415.100)   22.185   -       
CTS_ccl_inv_00434/Y
-     INVX4BA10TH      rise   0.058   0.058   0.036  0.012  (1180.500,415.100)    0.800     1     
CTS_ccl_inv_00431/A
-     INVX6BA10TH      fall   0.000   0.058   0.044  -      (1180.900,427.100)   12.400   -       
CTS_ccl_inv_00431/Y
-     INVX6BA10TH      fall   0.090   0.149   0.119  0.093  (1180.700,427.300)    0.400     1     
spi0/g27066/A
-     XOR2X4MA10TH     rise   0.011   0.160   0.144  -      (584.900,427.100)   596.000   -       
spi0/g27066/Y
-     XOR2X4MA10TH     rise   0.100   0.260   0.107  0.014  (583.100,427.700)     2.400     1     
spi0/CTS_cid_inv_00543/A
-     INVX6BA10TH      rise   0.000   0.260   0.107  -      (562.900,431.100)    23.600   -       
spi0/CTS_cid_inv_00543/Y
-     INVX6BA10TH      rise   0.079   0.339   0.082  0.051  (562.700,431.300)     0.400     2     
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/CK
-     PREICGX3BA10TH   fall   0.002   0.341   0.071  -      (394.500,443.700)   180.600   -       
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/ECK
-     PREICGX3BA10TH   fall   0.101   0.442   0.050  0.012  (391.900,443.300)     3.000     5     
spi0/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.442   0.050  -      (381.100,455.100)    22.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 11
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_tx_sreg_reg[22]/CK
Delay     :  0.439

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.122  0.012  (1186.000,397.615)  -            2    
CTS_ccl_inv_00434/A
-     INVX4BA10TH      rise   0.000   0.000   0.122  -      (1181.300,415.100)   22.185   -       
CTS_ccl_inv_00434/Y
-     INVX4BA10TH      rise   0.058   0.058   0.036  0.012  (1180.500,415.100)    0.800      1    
CTS_ccl_inv_00431/A
-     INVX6BA10TH      fall   0.000   0.059   0.044  -      (1180.900,427.100)   12.400   -       
CTS_ccl_inv_00431/Y
-     INVX6BA10TH      fall   0.090   0.149   0.119  0.093  (1180.700,427.300)    0.400      1    
spi0/g27066/A
-     XOR2X4MA10TH     rise   0.011   0.160   0.144  -      (584.900,427.100)   596.000   -       
spi0/g27066/Y
-     XOR2X4MA10TH     rise   0.100   0.260   0.111  0.014  (583.100,427.700)     2.400      1    
spi0/CTS_cid_inv_00543/A
-     INVX6BA10TH      rise   0.000   0.260   0.111  -      (562.900,431.100)    23.600   -       
spi0/CTS_cid_inv_00543/Y
-     INVX6BA10TH      rise   0.080   0.340   0.082  0.051  (562.700,431.300)     0.400      2    
spi0/CTS_ccl_a_inv_00426/A
-     INVX11BA10TH     fall   0.002   0.342   0.071  -      (408.500,435.100)   158.000   -       
spi0/CTS_ccl_a_inv_00426/Y
-     INVX11BA10TH     fall   0.096   0.438   0.106  0.151  (408.500,435.500)     0.400     66    
spi0/s_tx_sreg_reg[22]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.439   0.125  -      (416.900,431.100)    12.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 12
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[1]/CK
Delay     :  0.444

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.122  0.012  (1186.000,397.615)  -           2     
CTS_ccl_inv_00434/A
-     INVX4BA10TH      rise   0.000   0.000   0.122  -      (1181.300,415.100)   22.185   -       
CTS_ccl_inv_00434/Y
-     INVX4BA10TH      rise   0.058   0.058   0.036  0.012  (1180.500,415.100)    0.800     1     
CTS_ccl_inv_00431/A
-     INVX6BA10TH      fall   0.000   0.059   0.044  -      (1180.900,427.100)   12.400   -       
CTS_ccl_inv_00431/Y
-     INVX6BA10TH      fall   0.090   0.149   0.119  0.093  (1180.700,427.300)    0.400     1     
spi0/g27066/A
-     XOR2X4MA10TH     rise   0.011   0.160   0.144  -      (584.900,427.100)   596.000   -       
spi0/g27066/Y
-     XOR2X4MA10TH     rise   0.100   0.260   0.111  0.014  (583.100,427.700)     2.400     1     
spi0/CTS_cid_inv_00543/A
-     INVX6BA10TH      rise   0.000   0.260   0.111  -      (562.900,431.100)    23.600   -       
spi0/CTS_cid_inv_00543/Y
-     INVX6BA10TH      rise   0.080   0.340   0.082  0.051  (562.700,431.300)     0.400     2     
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/CK
-     PREICGX3BA10TH   fall   0.002   0.342   0.071  -      (394.500,443.700)   180.600   -       
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/ECK
-     PREICGX3BA10TH   fall   0.102   0.444   0.050  0.012  (391.900,443.300)     3.000     5     
spi0/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.444   0.050  -      (381.100,455.100)    22.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 13
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[5]/CK
Delay     :  0.169

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt1_in[3]
-     -               rise   -       0.000   0.055  0.012  (1186.000,397.615)  -           2     
CTS_ccl_inv_00434/A
-     INVX4BA10TH     rise   0.000   0.000   0.055  -      (1181.300,415.100)   22.185   -       
CTS_ccl_inv_00434/Y
-     INVX4BA10TH     rise   0.018   0.018   0.018  0.013  (1180.500,415.100)    0.800     1     
CTS_ccl_inv_00431/A
-     INVX6BA10TH     fall   0.000   0.018   0.023  -      (1180.900,427.100)   12.400   -       
CTS_ccl_inv_00431/Y
-     INVX6BA10TH     fall   0.036   0.054   0.053  0.093  (1180.700,427.300)    0.400     1     
spi0/g27066/A
-     XOR2X4MA10TH    rise   0.011   0.066   0.068  -      (584.900,427.100)   596.000   -       
spi0/g27066/Y
-     XOR2X4MA10TH    rise   0.034   0.099   0.045  0.014  (583.100,427.700)     2.400     1     
spi0/CTS_cid_inv_00543/A
-     INVX6BA10TH     rise   0.000   0.099   0.045  -      (562.900,431.100)    23.600   -       
spi0/CTS_cid_inv_00543/Y
-     INVX6BA10TH     rise   0.027   0.127   0.037  0.051  (562.700,431.300)     0.400     2     
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/CK
-     PREICGX3BA10TH  fall   0.002   0.129   0.033  -      (394.500,443.700)   180.600   -       
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/ECK
-     PREICGX3BA10TH  fall   0.039   0.169   0.022  0.012  (391.900,443.300)     3.000     5     
spi0/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.169   0.022  -      (389.900,451.300)    10.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 14
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_rx_sreg_reg[8]/CKN
Delay     :  0.172

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.055  0.012  (1186.000,397.615)  -            2    
CTS_ccl_inv_00434/A
-     INVX4BA10TH      rise   0.000   0.000   0.055  -      (1181.300,415.100)   22.185   -       
CTS_ccl_inv_00434/Y
-     INVX4BA10TH      rise   0.018   0.018   0.018  0.013  (1180.500,415.100)    0.800      1    
CTS_ccl_inv_00431/A
-     INVX6BA10TH      fall   0.000   0.018   0.023  -      (1180.900,427.100)   12.400   -       
CTS_ccl_inv_00431/Y
-     INVX6BA10TH      fall   0.036   0.054   0.053  0.093  (1180.700,427.300)    0.400      1    
spi0/g27066/A
-     XOR2X4MA10TH     rise   0.011   0.066   0.068  -      (584.900,427.100)   596.000   -       
spi0/g27066/Y
-     XOR2X4MA10TH     rise   0.034   0.099   0.045  0.014  (583.100,427.700)     2.400      1    
spi0/CTS_cid_inv_00543/A
-     INVX6BA10TH      rise   0.000   0.099   0.045  -      (562.900,431.100)    23.600   -       
spi0/CTS_cid_inv_00543/Y
-     INVX6BA10TH      rise   0.027   0.127   0.037  0.051  (562.700,431.300)     0.400      2    
spi0/CTS_ccl_a_inv_00426/A
-     INVX11BA10TH     fall   0.002   0.129   0.033  -      (408.500,435.100)   158.000   -       
spi0/CTS_ccl_a_inv_00426/Y
-     INVX11BA10TH     fall   0.039   0.168   0.049  0.156  (408.500,435.500)     0.400     66    
spi0/s_rx_sreg_reg[8]/CKN
-     DFFNRPQX1MA10TH  rise   0.004   0.172   0.058  -      (300.300,431.100)   112.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 15
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[5]/CK
Delay     :  0.169

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt1_in[3]
-     -               rise   -       0.000   0.055  0.012  (1186.000,397.615)  -           2     
CTS_ccl_inv_00434/A
-     INVX4BA10TH     rise   0.000   0.000   0.055  -      (1181.300,415.100)   22.185   -       
CTS_ccl_inv_00434/Y
-     INVX4BA10TH     rise   0.018   0.018   0.018  0.013  (1180.500,415.100)    0.800     1     
CTS_ccl_inv_00431/A
-     INVX6BA10TH     fall   0.000   0.018   0.023  -      (1180.900,427.100)   12.400   -       
CTS_ccl_inv_00431/Y
-     INVX6BA10TH     fall   0.036   0.054   0.053  0.093  (1180.700,427.300)    0.400     1     
spi0/g27066/A
-     XOR2X4MA10TH    rise   0.011   0.066   0.068  -      (584.900,427.100)   596.000   -       
spi0/g27066/Y
-     XOR2X4MA10TH    rise   0.034   0.099   0.045  0.014  (583.100,427.700)     2.400     1     
spi0/CTS_cid_inv_00543/A
-     INVX6BA10TH     rise   0.000   0.099   0.045  -      (562.900,431.100)    23.600   -       
spi0/CTS_cid_inv_00543/Y
-     INVX6BA10TH     rise   0.027   0.127   0.037  0.051  (562.700,431.300)     0.400     2     
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/CK
-     PREICGX3BA10TH  fall   0.002   0.129   0.033  -      (394.500,443.700)   180.600   -       
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/ECK
-     PREICGX3BA10TH  fall   0.040   0.169   0.022  0.012  (391.900,443.300)     3.000     5     
spi0/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.169   0.022  -      (389.900,451.300)    10.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 16
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_rx_sreg_reg[8]/CKN
Delay     :  0.172

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.055  0.012  (1186.000,397.615)  -            2    
CTS_ccl_inv_00434/A
-     INVX4BA10TH      rise   0.000   0.000   0.055  -      (1181.300,415.100)   22.185   -       
CTS_ccl_inv_00434/Y
-     INVX4BA10TH      rise   0.018   0.018   0.018  0.013  (1180.500,415.100)    0.800      1    
CTS_ccl_inv_00431/A
-     INVX6BA10TH      fall   0.000   0.018   0.023  -      (1180.900,427.100)   12.400   -       
CTS_ccl_inv_00431/Y
-     INVX6BA10TH      fall   0.036   0.054   0.053  0.093  (1180.700,427.300)    0.400      1    
spi0/g27066/A
-     XOR2X4MA10TH     rise   0.011   0.066   0.068  -      (584.900,427.100)   596.000   -       
spi0/g27066/Y
-     XOR2X4MA10TH     rise   0.034   0.099   0.045  0.014  (583.100,427.700)     2.400      1    
spi0/CTS_cid_inv_00543/A
-     INVX6BA10TH      rise   0.000   0.099   0.045  -      (562.900,431.100)    23.600   -       
spi0/CTS_cid_inv_00543/Y
-     INVX6BA10TH      rise   0.027   0.127   0.037  0.051  (562.700,431.300)     0.400      2    
spi0/CTS_ccl_a_inv_00426/A
-     INVX11BA10TH     fall   0.002   0.129   0.033  -      (408.500,435.100)   158.000   -       
spi0/CTS_ccl_a_inv_00426/Y
-     INVX11BA10TH     fall   0.039   0.169   0.049  0.156  (408.500,435.500)     0.400     66    
spi0/s_rx_sreg_reg[8]/CKN
-     DFFNRPQX1MA10TH  rise   0.004   0.172   0.058  -      (300.300,431.100)   112.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 17
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_rx_sreg_reg[31]/CKN
Delay     :  0.362

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.060  0.005  (646.215,0.000)    -            1    
CTS_cid_inv_00499/A
-     INVX3BA10TH      rise   0.000   0.000   0.060  -      (646.300,3.100)      3.185   -       
CTS_cid_inv_00499/Y
-     INVX3BA10TH      rise   0.046   0.046   0.046  0.013  (646.300,3.500)      0.400      1    
CTS_cid_inv_00498/A
-     INVX7P5BA10TH    fall   0.000   0.046   0.039  -      (643.300,7.100)      6.600   -       
CTS_cid_inv_00498/Y
-     INVX7P5BA10TH    fall   0.056   0.102   0.063  0.059  (643.300,6.900)      0.200      2    
spi1/g16594/A
-     XOR2X3MA10TH     rise   0.005   0.107   0.076  -      (507.700,261.100)  389.800   -       
spi1/g16594/Y
-     XOR2X3MA10TH     rise   0.080   0.186   0.113  0.011  (508.700,260.300)    1.800      1    
spi1/CTS_cid_inv_00565/A
-     INVX6BA10TH      rise   0.000   0.186   0.113  -      (503.100,260.900)    6.200   -       
spi1/CTS_cid_inv_00565/Y
-     INVX6BA10TH      rise   0.083   0.269   0.088  0.055  (503.300,260.700)    0.400      2    
spi1/CTS_ccl_a_inv_00402/A
-     INVX11BA10TH     fall   0.003   0.273   0.076  -      (310.700,284.900)  216.800   -       
spi1/CTS_ccl_a_inv_00402/Y
-     INVX11BA10TH     fall   0.089   0.361   0.092  0.134  (310.700,284.500)    0.400     66    
spi1/s_rx_sreg_reg[31]/CKN
-     DFFNRPQX1MA10TH  rise   0.001   0.362   0.109  -      (309.300,292.900)    9.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 18
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[1]/CK
Delay     :  0.370

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.060  0.005  (646.215,0.000)    -           1     
CTS_cid_inv_00499/A
-     INVX3BA10TH      rise   0.000   0.000   0.060  -      (646.300,3.100)      3.185   -       
CTS_cid_inv_00499/Y
-     INVX3BA10TH      rise   0.046   0.046   0.046  0.013  (646.300,3.500)      0.400     1     
CTS_cid_inv_00498/A
-     INVX7P5BA10TH    fall   0.000   0.046   0.039  -      (643.300,7.100)      6.600   -       
CTS_cid_inv_00498/Y
-     INVX7P5BA10TH    fall   0.056   0.102   0.063  0.059  (643.300,6.900)      0.200     2     
spi1/g16594/A
-     XOR2X3MA10TH     rise   0.005   0.107   0.076  -      (507.700,261.100)  389.800   -       
spi1/g16594/Y
-     XOR2X3MA10TH     rise   0.080   0.186   0.113  0.011  (508.700,260.300)    1.800     1     
spi1/CTS_cid_inv_00565/A
-     INVX6BA10TH      rise   0.000   0.186   0.113  -      (503.100,260.900)    6.200   -       
spi1/CTS_cid_inv_00565/Y
-     INVX6BA10TH      rise   0.083   0.269   0.088  0.055  (503.300,260.700)    0.400     2     
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/CK
-     PREICGX3BA10TH   fall   0.003   0.273   0.076  -      (317.300,280.300)  205.600   -       
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/ECK
-     PREICGX3BA10TH   fall   0.097   0.370   0.041  0.008  (319.900,280.700)    3.000     5     
spi1/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.370   0.041  -      (325.300,275.100)   11.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 19
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_rx_sreg_reg[31]/CKN
Delay     :  0.364

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.060  0.005  (646.215,0.000)    -            1    
CTS_cid_inv_00499/A
-     INVX3BA10TH      rise   0.000   0.000   0.060  -      (646.300,3.100)      3.185   -       
CTS_cid_inv_00499/Y
-     INVX3BA10TH      rise   0.046   0.046   0.046  0.013  (646.300,3.500)      0.400      1    
CTS_cid_inv_00498/A
-     INVX7P5BA10TH    fall   0.000   0.046   0.039  -      (643.300,7.100)      6.600   -       
CTS_cid_inv_00498/Y
-     INVX7P5BA10TH    fall   0.056   0.102   0.063  0.059  (643.300,6.900)      0.200      2    
spi1/g16594/A
-     XOR2X3MA10TH     rise   0.005   0.107   0.076  -      (507.700,261.100)  389.800   -       
spi1/g16594/Y
-     XOR2X3MA10TH     rise   0.080   0.187   0.119  0.011  (508.700,260.300)    1.800      1    
spi1/CTS_cid_inv_00565/A
-     INVX6BA10TH      rise   0.000   0.187   0.119  -      (503.100,260.900)    6.200   -       
spi1/CTS_cid_inv_00565/Y
-     INVX6BA10TH      rise   0.085   0.272   0.088  0.055  (503.300,260.700)    0.400      2    
spi1/CTS_ccl_a_inv_00402/A
-     INVX11BA10TH     fall   0.003   0.275   0.076  -      (310.700,284.900)  216.800   -       
spi1/CTS_ccl_a_inv_00402/Y
-     INVX11BA10TH     fall   0.089   0.364   0.092  0.134  (310.700,284.500)    0.400     66    
spi1/s_rx_sreg_reg[31]/CKN
-     DFFNRPQX1MA10TH  rise   0.001   0.364   0.109  -      (309.300,292.900)    9.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 20
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[1]/CK
Delay     :  0.372

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.060  0.005  (646.215,0.000)    -           1     
CTS_cid_inv_00499/A
-     INVX3BA10TH      rise   0.000   0.000   0.060  -      (646.300,3.100)      3.185   -       
CTS_cid_inv_00499/Y
-     INVX3BA10TH      rise   0.046   0.046   0.046  0.013  (646.300,3.500)      0.400     1     
CTS_cid_inv_00498/A
-     INVX7P5BA10TH    fall   0.000   0.046   0.039  -      (643.300,7.100)      6.600   -       
CTS_cid_inv_00498/Y
-     INVX7P5BA10TH    fall   0.056   0.102   0.063  0.059  (643.300,6.900)      0.200     2     
spi1/g16594/A
-     XOR2X3MA10TH     rise   0.005   0.107   0.076  -      (507.700,261.100)  389.800   -       
spi1/g16594/Y
-     XOR2X3MA10TH     rise   0.080   0.187   0.119  0.011  (508.700,260.300)    1.800     1     
spi1/CTS_cid_inv_00565/A
-     INVX6BA10TH      rise   0.000   0.187   0.119  -      (503.100,260.900)    6.200   -       
spi1/CTS_cid_inv_00565/Y
-     INVX6BA10TH      rise   0.085   0.272   0.088  0.055  (503.300,260.700)    0.400     2     
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/CK
-     PREICGX3BA10TH   fall   0.003   0.275   0.076  -      (317.300,280.300)  205.600   -       
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/ECK
-     PREICGX3BA10TH   fall   0.097   0.372   0.041  0.008  (319.900,280.700)    3.000     5     
spi1/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.372   0.041  -      (325.300,275.100)   11.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 21
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[5]/CK
Delay     :  0.140

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt2_in[3]
-     -               rise   -       0.000   0.027  0.005  (646.215,0.000)    -           1     
CTS_cid_inv_00499/A
-     INVX3BA10TH     rise   0.000   0.000   0.027  -      (646.300,3.100)      3.185   -       
CTS_cid_inv_00499/Y
-     INVX3BA10TH     rise   0.017   0.017   0.021  0.014  (646.300,3.500)      0.400     1     
CTS_cid_inv_00498/A
-     INVX7P5BA10TH   fall   0.000   0.017   0.019  -      (643.300,7.100)      6.600   -       
CTS_cid_inv_00498/Y
-     INVX7P5BA10TH   fall   0.022   0.040   0.029  0.059  (643.300,6.900)      0.200     2     
spi1/g16594/A
-     XOR2X3MA10TH    rise   0.005   0.044   0.035  -      (507.700,261.100)  389.800   -       
spi1/g16594/Y
-     XOR2X3MA10TH    rise   0.027   0.071   0.043  0.012  (508.700,260.300)    1.800     1     
spi1/CTS_cid_inv_00565/A
-     INVX6BA10TH     rise   0.000   0.071   0.043  -      (503.100,260.900)    6.200   -       
spi1/CTS_cid_inv_00565/Y
-     INVX6BA10TH     rise   0.028   0.100   0.040  0.056  (503.300,260.700)    0.400     2     
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/CK
-     PREICGX3BA10TH  fall   0.003   0.103   0.035  -      (317.300,280.300)  205.600   -       
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/ECK
-     PREICGX3BA10TH  fall   0.037   0.140   0.018  0.009  (319.900,280.700)    3.000     5     
spi1/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.140   0.018  -      (323.700,279.300)    5.200   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 22
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[19]/CK
Delay     :  0.143

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.027  0.005  (646.215,0.000)    -            1    
CTS_cid_inv_00499/A
-     INVX3BA10TH      rise   0.000   0.000   0.027  -      (646.300,3.100)      3.185   -       
CTS_cid_inv_00499/Y
-     INVX3BA10TH      rise   0.017   0.017   0.021  0.014  (646.300,3.500)      0.400      1    
CTS_cid_inv_00498/A
-     INVX7P5BA10TH    fall   0.000   0.017   0.019  -      (643.300,7.100)      6.600   -       
CTS_cid_inv_00498/Y
-     INVX7P5BA10TH    fall   0.022   0.040   0.029  0.059  (643.300,6.900)      0.200      2    
spi1/g16594/A
-     XOR2X3MA10TH     rise   0.005   0.044   0.035  -      (507.700,261.100)  389.800   -       
spi1/g16594/Y
-     XOR2X3MA10TH     rise   0.027   0.071   0.043  0.012  (508.700,260.300)    1.800      1    
spi1/CTS_cid_inv_00565/A
-     INVX6BA10TH      rise   0.000   0.071   0.043  -      (503.100,260.900)    6.200   -       
spi1/CTS_cid_inv_00565/Y
-     INVX6BA10TH      rise   0.028   0.100   0.040  0.056  (503.300,260.700)    0.400      2    
spi1/CTS_ccl_a_inv_00402/A
-     INVX11BA10TH     fall   0.003   0.103   0.035  -      (310.700,284.900)  216.800   -       
spi1/CTS_ccl_a_inv_00402/Y
-     INVX11BA10TH     fall   0.037   0.140   0.045  0.139  (310.700,284.500)    0.400     66    
spi1/s_tx_sreg_reg[19]/CK
-     DFFSRPQX1MA10TH  rise   0.003   0.143   0.052  -      (256.300,343.100)  113.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 23
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[5]/CK
Delay     :  0.141

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt2_in[3]
-     -               rise   -       0.000   0.027  0.005  (646.215,0.000)    -           1     
CTS_cid_inv_00499/A
-     INVX3BA10TH     rise   0.000   0.000   0.027  -      (646.300,3.100)      3.185   -       
CTS_cid_inv_00499/Y
-     INVX3BA10TH     rise   0.017   0.017   0.021  0.014  (646.300,3.500)      0.400     1     
CTS_cid_inv_00498/A
-     INVX7P5BA10TH   fall   0.000   0.017   0.019  -      (643.300,7.100)      6.600   -       
CTS_cid_inv_00498/Y
-     INVX7P5BA10TH   fall   0.022   0.040   0.029  0.059  (643.300,6.900)      0.200     2     
spi1/g16594/A
-     XOR2X3MA10TH    rise   0.005   0.044   0.035  -      (507.700,261.100)  389.800   -       
spi1/g16594/Y
-     XOR2X3MA10TH    rise   0.027   0.071   0.045  0.012  (508.700,260.300)    1.800     1     
spi1/CTS_cid_inv_00565/A
-     INVX6BA10TH     rise   0.000   0.072   0.045  -      (503.100,260.900)    6.200   -       
spi1/CTS_cid_inv_00565/Y
-     INVX6BA10TH     rise   0.029   0.100   0.040  0.056  (503.300,260.700)    0.400     2     
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/CK
-     PREICGX3BA10TH  fall   0.003   0.103   0.036  -      (317.300,280.300)  205.600   -       
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/ECK
-     PREICGX3BA10TH  fall   0.038   0.141   0.019  0.009  (319.900,280.700)    3.000     5     
spi1/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.141   0.019  -      (323.700,279.300)    5.200   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 24
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[19]/CK
Delay     :  0.144

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.027  0.005  (646.215,0.000)    -            1    
CTS_cid_inv_00499/A
-     INVX3BA10TH      rise   0.000   0.000   0.027  -      (646.300,3.100)      3.185   -       
CTS_cid_inv_00499/Y
-     INVX3BA10TH      rise   0.017   0.017   0.021  0.014  (646.300,3.500)      0.400      1    
CTS_cid_inv_00498/A
-     INVX7P5BA10TH    fall   0.000   0.017   0.019  -      (643.300,7.100)      6.600   -       
CTS_cid_inv_00498/Y
-     INVX7P5BA10TH    fall   0.022   0.040   0.029  0.059  (643.300,6.900)      0.200      2    
spi1/g16594/A
-     XOR2X3MA10TH     rise   0.005   0.044   0.035  -      (507.700,261.100)  389.800   -       
spi1/g16594/Y
-     XOR2X3MA10TH     rise   0.027   0.071   0.045  0.012  (508.700,260.300)    1.800      1    
spi1/CTS_cid_inv_00565/A
-     INVX6BA10TH      rise   0.000   0.072   0.045  -      (503.100,260.900)    6.200   -       
spi1/CTS_cid_inv_00565/Y
-     INVX6BA10TH      rise   0.029   0.100   0.040  0.056  (503.300,260.700)    0.400      2    
spi1/CTS_ccl_a_inv_00402/A
-     INVX11BA10TH     fall   0.003   0.103   0.036  -      (310.700,284.900)  216.800   -       
spi1/CTS_ccl_a_inv_00402/Y
-     INVX11BA10TH     fall   0.037   0.141   0.045  0.139  (310.700,284.500)    0.400     66    
spi1/s_tx_sreg_reg[19]/CK
-     DFFSRPQX1MA10TH  rise   0.003   0.144   0.052  -      (256.300,343.100)  113.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 25
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/cg_insret/CG1/CK
Delay     :  0.649

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.132  0.002  (274.900,453.300)  -            1    
system0/CTS_ccl_a_inv_00399/A
-     INVX1BA10TH      rise   0.000   0.000   0.132  -      (276.700,452.900)    2.200   -       
system0/CTS_ccl_a_inv_00399/Y
-     INVX1BA10TH      rise   0.097   0.097   0.104  0.010  (276.500,452.300)    0.800      1    
system0/CTS_ccl_a_inv_00395/A
-     INVX6BA10TH      fall   0.000   0.097   0.084  -      (275.100,451.100)    2.600   -       
system0/CTS_ccl_a_inv_00395/Y
-     INVX6BA10TH      fall   0.083   0.180   0.079  0.061  (274.900,451.300)    0.400      5    
core/cg_clk_cpu/CG1/CK
-     PREICGX13BA10TH  rise   0.002   0.182   0.094  -      (380.900,396.300)  161.000   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH  rise   0.113   0.296   0.067  0.074  (384.700,397.100)    4.600      4    
core/CTS_ccl_inv_00349/A
-     INVX5BA10TH      rise   0.002   0.298   0.067  -      (479.100,408.900)  106.200   -       
core/CTS_ccl_inv_00349/Y
-     INVX5BA10TH      rise   0.070   0.368   0.092  0.049  (479.300,408.700)    0.400      2    
core/CTS_ccl_a_inv_00343/A
-     INVX11BA10TH     fall   0.001   0.368   0.077  -      (496.300,408.900)   17.200   -       
core/CTS_ccl_a_inv_00343/Y
-     INVX11BA10TH     fall   0.114   0.482   0.131  0.189  (496.300,408.500)    0.400     26    
core/g17249/A
-     INVX2BA10TH      rise   0.002   0.485   0.154  -      (333.700,447.100)  201.200   -       
core/g17249/Y
-     INVX2BA10TH      rise   0.162   0.646   0.232  0.050  (333.500,447.300)    0.400      1    
core/cg_insret/CG1/CK
-     PREICGX1BA10TH   fall   0.003   0.649   0.184  -      (590.300,472.300)  281.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 26
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/rf/registers_reg[25][4]/CK
Delay     :  0.800

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.132  0.002  (274.900,453.300)  -            1    
system0/CTS_ccl_a_inv_00399/A
-     INVX1BA10TH      rise   0.000   0.000   0.132  -      (276.700,452.900)    2.200   -       
system0/CTS_ccl_a_inv_00399/Y
-     INVX1BA10TH      rise   0.097   0.097   0.104  0.010  (276.500,452.300)    0.800      1    
system0/CTS_ccl_a_inv_00395/A
-     INVX6BA10TH      fall   0.000   0.097   0.084  -      (275.100,451.100)    2.600   -       
system0/CTS_ccl_a_inv_00395/Y
-     INVX6BA10TH      fall   0.083   0.180   0.079  0.061  (274.900,451.300)    0.400      5    
core/cg_clk_cpu/CG1/CK
-     PREICGX13BA10TH  rise   0.002   0.182   0.094  -      (380.900,396.300)  161.000   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH  rise   0.113   0.296   0.067  0.074  (384.700,397.100)    4.600      4    
core/CTS_ccl_inv_00349/A
-     INVX5BA10TH      rise   0.002   0.298   0.067  -      (479.100,408.900)  106.200   -       
core/CTS_ccl_inv_00349/Y
-     INVX5BA10TH      rise   0.070   0.368   0.092  0.049  (479.300,408.700)    0.400      2    
core/CTS_ccl_a_inv_00343/A
-     INVX11BA10TH     fall   0.001   0.368   0.077  -      (496.300,408.900)   17.200   -       
core/CTS_ccl_a_inv_00343/Y
-     INVX11BA10TH     fall   0.114   0.482   0.131  0.189  (496.300,408.500)    0.400     26    
core/datapath_inst/rf/RC_CG_HIER_INST85/RC_CGIC_INST/CK
-     PREICGX2BA10TH   rise   0.002   0.484   0.154  -      (523.700,411.700)   30.600   -       
core/datapath_inst/rf/RC_CG_HIER_INST85/RC_CGIC_INST/ECK
-     PREICGX2BA10TH   rise   0.314   0.798   0.369  0.082  (520.900,410.900)    3.600     32    
core/datapath_inst/rf/registers_reg[25][4]/CK
-     DFFRPQX1MA10TH   rise   0.003   0.800   0.369  -      (524.500,295.300)  119.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 27
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/cg_insret/CG1/CK
Delay     :  0.662

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.163  0.002  (274.900,453.300)  -            1    
system0/CTS_ccl_a_inv_00399/A
-     INVX1BA10TH      rise   0.000   0.000   0.163  -      (276.700,452.900)    2.200   -       
system0/CTS_ccl_a_inv_00399/Y
-     INVX1BA10TH      rise   0.108   0.108   0.104  0.010  (276.500,452.300)    0.800      1    
system0/CTS_ccl_a_inv_00395/A
-     INVX6BA10TH      fall   0.000   0.108   0.088  -      (275.100,451.100)    2.600   -       
system0/CTS_ccl_a_inv_00395/Y
-     INVX6BA10TH      fall   0.084   0.193   0.079  0.061  (274.900,451.300)    0.400      5    
core/cg_clk_cpu/CG1/CK
-     PREICGX13BA10TH  rise   0.002   0.195   0.094  -      (380.900,396.300)  161.000   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH  rise   0.113   0.308   0.067  0.074  (384.700,397.100)    4.600      4    
core/CTS_ccl_inv_00349/A
-     INVX5BA10TH      rise   0.002   0.310   0.067  -      (479.100,408.900)  106.200   -       
core/CTS_ccl_inv_00349/Y
-     INVX5BA10TH      rise   0.070   0.380   0.092  0.049  (479.300,408.700)    0.400      2    
core/CTS_ccl_a_inv_00343/A
-     INVX11BA10TH     fall   0.001   0.381   0.077  -      (496.300,408.900)   17.200   -       
core/CTS_ccl_a_inv_00343/Y
-     INVX11BA10TH     fall   0.114   0.495   0.131  0.189  (496.300,408.500)    0.400     26    
core/g17249/A
-     INVX2BA10TH      rise   0.002   0.497   0.154  -      (333.700,447.100)  201.200   -       
core/g17249/Y
-     INVX2BA10TH      rise   0.162   0.659   0.232  0.050  (333.500,447.300)    0.400      1    
core/cg_insret/CG1/CK
-     PREICGX1BA10TH   fall   0.003   0.662   0.184  -      (590.300,472.300)  281.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 28
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : timer0/timer_value_reg[4]/CK
Delay     :  0.815

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.163  0.002  (274.900,453.300)  -            1    
system0/CTS_ccl_a_inv_00399/A
-     INVX1BA10TH      rise   0.000   0.000   0.163  -      (276.700,452.900)    2.200   -       
system0/CTS_ccl_a_inv_00399/Y
-     INVX1BA10TH      rise   0.108   0.108   0.104  0.010  (276.500,452.300)    0.800      1    
system0/CTS_ccl_a_inv_00395/A
-     INVX6BA10TH      fall   0.000   0.108   0.088  -      (275.100,451.100)    2.600   -       
system0/CTS_ccl_a_inv_00395/Y
-     INVX6BA10TH      fall   0.084   0.193   0.079  0.061  (274.900,451.300)    0.400      5    
timer0/clk_mux/MuxGen[1].CG1/CK
-     PREICGX4BA10TH   rise   0.002   0.195   0.094  -      (246.100,355.700)  124.400   -       
timer0/clk_mux/MuxGen[1].CG1/ECK
-     PREICGX4BA10TH   rise   0.112   0.307   0.052  0.014  (243.300,354.900)    3.600      1    
timer0/clk_mux/g83/B
-     NOR2X4AA10TH     rise   0.000   0.307   0.052  -      (225.500,327.100)   45.600   -       
timer0/clk_mux/g83/Y
-     NOR2X4AA10TH     rise   0.040   0.347   0.107  0.017  (225.100,326.700)    0.800      1    
timer0/clk_mux/g82/B
-     NAND2BX6MA10TH   fall   0.000   0.347   0.033  -      (171.700,325.100)   55.000   -       
timer0/clk_mux/g82/Y
-     NAND2BX6MA10TH   fall   0.044   0.391   0.044  0.014  (171.900,325.300)    0.400      2    
timer0/clock_gate_timer/CG1/CK
-     PREICGX5BA10TH   rise   0.000   0.392   0.051  -      (142.300,328.300)   32.600   -       
timer0/clock_gate_timer/CG1/ECK
-     PREICGX5BA10TH   rise   0.081   0.473   0.033  0.005  (145.100,329.100)    3.600      1    
timer0/g12049/B
-     NAND2BX3MA10TH   rise   0.000   0.473   0.033  -      (149.100,328.900)    4.200   -       
timer0/g12049/Y
-     NAND2BX3MA10TH   rise   0.035   0.508   0.045  0.005  (149.100,329.300)    0.400      1    
timer0/g11843/A1
-     AOI21X3MA10TH    fall   0.000   0.508   0.034  -      (152.100,328.900)    3.400   -       
timer0/g11843/Y
-     AOI21X3MA10TH    fall   0.081   0.589   0.057  0.009  (153.100,328.700)    1.200      1    
timer0/g11808/B0
-     AOI211X4MA10TH   rise   0.000   0.589   0.088  -      (157.700,314.900)   18.400   -       
timer0/g11808/Y
-     AOI211X4MA10TH   rise   0.075   0.664   0.148  0.014  (159.300,315.500)    2.200      1    
timer0/g11788/A0
-     OAI21X8MA10TH    fall   0.000   0.664   0.071  -      (159.900,311.100)    5.000   -       
timer0/g11788/Y
-     OAI21X8MA10TH    fall   0.149   0.813   0.124  0.080  (159.900,310.900)    0.200     38    
timer0/timer_value_reg[4]/CK
-     DFFSRPQX1MA10TH  rise   0.002   0.815   0.209  -      (193.300,268.900)   75.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 29
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : timer1/divider_counter_reg[0]/CK
Delay     :  0.241

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.048  0.002  (274.900,453.300)  -           1     
system0/CTS_ccl_a_inv_00399/A
-     INVX1BA10TH      rise   0.000   0.000   0.048  -      (276.700,452.900)    2.200   -       
system0/CTS_ccl_a_inv_00399/Y
-     INVX1BA10TH      rise   0.034   0.034   0.049  0.011  (276.500,452.300)    0.800     1     
system0/CTS_ccl_a_inv_00395/A
-     INVX6BA10TH      fall   0.000   0.034   0.039  -      (275.100,451.100)    2.600   -       
system0/CTS_ccl_a_inv_00395/Y
-     INVX6BA10TH      fall   0.033   0.066   0.037  0.058  (274.900,451.300)    0.400     5     
timer1/clk_mux/MuxGen[1].CG1/CK
-     PREICGX3BA10TH   rise   0.002   0.068   0.042  -      (255.500,384.300)   86.400   -       
timer1/clk_mux/MuxGen[1].CG1/ECK
-     PREICGX3BA10TH   rise   0.038   0.105   0.019  0.007  (258.100,384.700)    3.000     1     
timer1/clk_mux/g83/B
-     NOR2X3AA10TH     rise   0.000   0.105   0.019  -      (257.700,388.900)    4.600   -       
timer1/clk_mux/g83/Y
-     NOR2X3AA10TH     rise   0.018   0.123   0.068  0.022  (258.300,389.300)    1.000     1     
timer1/clk_mux/g82/B
-     NAND2BX6MA10TH   fall   0.000   0.124   0.022  -      (205.300,410.900)   74.600   -       
timer1/clk_mux/g82/Y
-     NAND2BX6MA10TH   fall   0.017   0.141   0.017  0.011  (205.100,410.700)    0.400     2     
timer1/clock_gate_divider/CTS_cci_inv_00098/A
-     INVX1BA10TH      rise   0.000   0.141   0.018  -      (195.500,415.100)   14.000   -       
timer1/clock_gate_divider/CTS_cci_inv_00098/Y
-     INVX1BA10TH      rise   0.012   0.153   0.015  0.002  (195.300,415.700)    0.800     1     
timer1/clock_gate_divider/CTS_ccl_a_inv_00094/A
-     INVX1BA10TH      fall   0.000   0.153   0.012  -      (194.500,415.100)    1.400   -       
timer1/clock_gate_divider/CTS_ccl_a_inv_00094/Y
-     INVX1BA10TH      fall   0.014   0.168   0.014  0.003  (194.700,415.700)    0.800     1     
timer1/clock_gate_divider/CG1/CK
-     PREICGX1BA10TH   rise   0.000   0.168   0.018  -      (199.700,415.700)    5.000   -       
timer1/clock_gate_divider/CG1/ECK
-     PREICGX1BA10TH   rise   0.046   0.214   0.036  0.007  (197.100,415.700)    2.600     2     
timer1/CTS_cci_inv_00091/A
-     INVX1BA10TH      rise   0.000   0.214   0.036  -      (193.700,415.100)    4.000   -       
timer1/CTS_cci_inv_00091/Y
-     INVX1BA10TH      rise   0.015   0.229   0.018  0.003  (193.500,415.700)    0.800     1     
timer1/CTS_ccl_a_inv_00088/A
-     INVX1BA10TH      fall   0.000   0.229   0.017  -      (192.700,416.900)    2.000   -       
timer1/CTS_ccl_a_inv_00088/Y
-     INVX1BA10TH      fall   0.012   0.241   0.011  0.002  (192.500,416.300)    0.800     1     
timer1/divider_counter_reg[0]/CK
-     DFFRPQNX1MA10TH  rise   0.000   0.241   0.013  -      (188.700,416.900)    4.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 30
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/rf/registers_reg[25][4]/CK
Delay     :  0.317

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.048  0.002  (274.900,453.300)  -            1    
system0/CTS_ccl_a_inv_00399/A
-     INVX1BA10TH      rise   0.000   0.000   0.048  -      (276.700,452.900)    2.200   -       
system0/CTS_ccl_a_inv_00399/Y
-     INVX1BA10TH      rise   0.034   0.034   0.049  0.011  (276.500,452.300)    0.800      1    
system0/CTS_ccl_a_inv_00395/A
-     INVX6BA10TH      fall   0.000   0.034   0.039  -      (275.100,451.100)    2.600   -       
system0/CTS_ccl_a_inv_00395/Y
-     INVX6BA10TH      fall   0.033   0.066   0.037  0.058  (274.900,451.300)    0.400      5    
core/cg_clk_cpu/CG1/CK
-     PREICGX13BA10TH  rise   0.002   0.068   0.042  -      (380.900,396.300)  161.000   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH  rise   0.042   0.110   0.029  0.071  (384.700,397.100)    4.600      4    
core/CTS_ccl_inv_00349/A
-     INVX5BA10TH      rise   0.002   0.112   0.030  -      (479.100,408.900)  106.200   -       
core/CTS_ccl_inv_00349/Y
-     INVX5BA10TH      rise   0.028   0.140   0.042  0.051  (479.300,408.700)    0.400      2    
core/CTS_ccl_a_inv_00343/A
-     INVX11BA10TH     fall   0.001   0.141   0.035  -      (496.300,408.900)   17.200   -       
core/CTS_ccl_a_inv_00343/Y
-     INVX11BA10TH     fall   0.045   0.185   0.056  0.181  (496.300,408.500)    0.400     26    
core/datapath_inst/rf/RC_CG_HIER_INST85/RC_CGIC_INST/CK
-     PREICGX2BA10TH   rise   0.002   0.187   0.067  -      (523.700,411.700)   30.600   -       
core/datapath_inst/rf/RC_CG_HIER_INST85/RC_CGIC_INST/ECK
-     PREICGX2BA10TH   rise   0.128   0.315   0.170  0.084  (520.900,410.900)    3.600     32    
core/datapath_inst/rf/registers_reg[25][4]/CK
-     DFFRPQX1MA10TH   rise   0.003   0.317   0.170  -      (524.500,295.300)  119.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 31
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : timer1/divider_counter_reg[0]/CK
Delay     :  0.246

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.061  0.002  (274.900,453.300)  -           1     
system0/CTS_ccl_a_inv_00399/A
-     INVX1BA10TH      rise   0.000   0.000   0.061  -      (276.700,452.900)    2.200   -       
system0/CTS_ccl_a_inv_00399/Y
-     INVX1BA10TH      rise   0.036   0.037   0.049  0.011  (276.500,452.300)    0.800     1     
system0/CTS_ccl_a_inv_00395/A
-     INVX6BA10TH      fall   0.000   0.037   0.041  -      (275.100,451.100)    2.600   -       
system0/CTS_ccl_a_inv_00395/Y
-     INVX6BA10TH      fall   0.033   0.070   0.037  0.058  (274.900,451.300)    0.400     5     
timer1/clk_mux/MuxGen[1].CG1/CK
-     PREICGX3BA10TH   rise   0.002   0.071   0.042  -      (255.500,384.300)   86.400   -       
timer1/clk_mux/MuxGen[1].CG1/ECK
-     PREICGX3BA10TH   rise   0.038   0.109   0.019  0.007  (258.100,384.700)    3.000     1     
timer1/clk_mux/g83/B
-     NOR2X3AA10TH     rise   0.000   0.109   0.019  -      (257.700,388.900)    4.600   -       
timer1/clk_mux/g83/Y
-     NOR2X3AA10TH     rise   0.018   0.127   0.068  0.022  (258.300,389.300)    1.000     1     
timer1/clk_mux/g82/B
-     NAND2BX6MA10TH   fall   0.001   0.128   0.022  -      (205.300,410.900)   74.600   -       
timer1/clk_mux/g82/Y
-     NAND2BX6MA10TH   fall   0.017   0.145   0.019  0.011  (205.100,410.700)    0.400     2     
timer1/clock_gate_divider/CTS_cci_inv_00098/A
-     INVX1BA10TH      rise   0.000   0.145   0.020  -      (195.500,415.100)   14.000   -       
timer1/clock_gate_divider/CTS_cci_inv_00098/Y
-     INVX1BA10TH      rise   0.012   0.158   0.015  0.002  (195.300,415.700)    0.800     1     
timer1/clock_gate_divider/CTS_ccl_a_inv_00094/A
-     INVX1BA10TH      fall   0.000   0.158   0.013  -      (194.500,415.100)    1.400   -       
timer1/clock_gate_divider/CTS_ccl_a_inv_00094/Y
-     INVX1BA10TH      fall   0.015   0.172   0.014  0.003  (194.700,415.700)    0.800     1     
timer1/clock_gate_divider/CG1/CK
-     PREICGX1BA10TH   rise   0.000   0.172   0.018  -      (199.700,415.700)    5.000   -       
timer1/clock_gate_divider/CG1/ECK
-     PREICGX1BA10TH   rise   0.046   0.218   0.036  0.007  (197.100,415.700)    2.600     2     
timer1/CTS_cci_inv_00091/A
-     INVX1BA10TH      rise   0.000   0.218   0.036  -      (193.700,415.100)    4.000   -       
timer1/CTS_cci_inv_00091/Y
-     INVX1BA10TH      rise   0.015   0.234   0.018  0.003  (193.500,415.700)    0.800     1     
timer1/CTS_ccl_a_inv_00088/A
-     INVX1BA10TH      fall   0.000   0.234   0.017  -      (192.700,416.900)    2.000   -       
timer1/CTS_ccl_a_inv_00088/Y
-     INVX1BA10TH      fall   0.012   0.246   0.011  0.002  (192.500,416.300)    0.800     1     
timer1/divider_counter_reg[0]/CK
-     DFFRPQNX1MA10TH  rise   0.000   0.246   0.013  -      (188.700,416.900)    4.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 32
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/rf/registers_reg[25][4]/CK
Delay     :  0.321

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.061  0.002  (274.900,453.300)  -            1    
system0/CTS_ccl_a_inv_00399/A
-     INVX1BA10TH      rise   0.000   0.000   0.061  -      (276.700,452.900)    2.200   -       
system0/CTS_ccl_a_inv_00399/Y
-     INVX1BA10TH      rise   0.036   0.037   0.049  0.011  (276.500,452.300)    0.800      1    
system0/CTS_ccl_a_inv_00395/A
-     INVX6BA10TH      fall   0.000   0.037   0.041  -      (275.100,451.100)    2.600   -       
system0/CTS_ccl_a_inv_00395/Y
-     INVX6BA10TH      fall   0.033   0.070   0.037  0.058  (274.900,451.300)    0.400      5    
core/cg_clk_cpu/CG1/CK
-     PREICGX13BA10TH  rise   0.002   0.072   0.042  -      (380.900,396.300)  161.000   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX13BA10TH  rise   0.042   0.114   0.029  0.071  (384.700,397.100)    4.600      4    
core/CTS_ccl_inv_00349/A
-     INVX5BA10TH      rise   0.002   0.116   0.030  -      (479.100,408.900)  106.200   -       
core/CTS_ccl_inv_00349/Y
-     INVX5BA10TH      rise   0.028   0.144   0.042  0.051  (479.300,408.700)    0.400      2    
core/CTS_ccl_a_inv_00343/A
-     INVX11BA10TH     fall   0.001   0.144   0.035  -      (496.300,408.900)   17.200   -       
core/CTS_ccl_a_inv_00343/Y
-     INVX11BA10TH     fall   0.045   0.189   0.056  0.181  (496.300,408.500)    0.400     26    
core/datapath_inst/rf/RC_CG_HIER_INST85/RC_CGIC_INST/CK
-     PREICGX2BA10TH   rise   0.002   0.191   0.067  -      (523.700,411.700)   30.600   -       
core/datapath_inst/rf/RC_CG_HIER_INST85/RC_CGIC_INST/ECK
-     PREICGX2BA10TH   rise   0.128   0.318   0.170  0.084  (520.900,410.900)    3.600     32    
core/datapath_inst/rf/registers_reg[25][4]/CK
-     DFFRPQX1MA10TH   rise   0.003   0.321   0.170  -      (524.500,295.300)  119.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 33
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : i2c0/CGMaster/EnLat_reg/CK
Delay     :  0.555

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.079  0.006  (299.300,396.300)  -           1     
system0/CTS_ccl_a_inv_00240/A
-     INVX2BA10TH      rise   0.000   0.000   0.079  -      (283.900,395.100)   16.600   -       
system0/CTS_ccl_a_inv_00240/Y
-     INVX2BA10TH      rise   0.067   0.067   0.078  0.016  (283.700,395.300)    0.400     1     
system0/CTS_ccl_a_inv_00236/A
-     INVX6BA10TH      fall   0.000   0.067   0.062  -      (242.900,395.100)   41.000   -       
system0/CTS_ccl_a_inv_00236/Y
-     INVX6BA10TH      fall   0.057   0.123   0.051  0.037  (242.700,395.300)    0.400     4     
CTS_cci_inv_00233/A
-     INVX4BA10TH      rise   0.001   0.124   0.059  -      (218.700,412.900)   41.600   -       
CTS_cci_inv_00233/Y
-     INVX4BA10TH      rise   0.054   0.178   0.065  0.027  (219.500,412.900)    0.800     1     
CTS_ccl_a_inv_00229/A
-     INVX13BA10TH     fall   0.000   0.179   0.054  -      (218.900,448.900)   36.600   -       
CTS_ccl_a_inv_00229/Y
-     INVX13BA10TH     fall   0.055   0.234   0.055  0.084  (218.900,448.500)    0.400     6     
i2c0/CGMaster/CG0/CG1/CK
-     PREICGX6BA10TH   rise   0.003   0.237   0.064  -      (310.700,487.700)  131.000   -       
i2c0/CGMaster/CG0/CG1/ECK
-     PREICGX6BA10TH   rise   0.084   0.322   0.033  0.007  (307.900,486.900)    3.600     2     
i2c0/CGMaster/CTS_ccl_a_inv_00168/A
-     INVX1BA10TH      rise   0.000   0.322   0.033  -      (303.700,483.100)    8.000   -       
i2c0/CGMaster/CTS_ccl_a_inv_00168/Y
-     INVX1BA10TH      rise   0.045   0.367   0.067  0.006  (303.500,483.700)    0.800     1     
i2c0/CGMaster/CTS_ccl_a_inv_00164/A
-     INVX1BA10TH      fall   0.000   0.367   0.053  -      (297.700,464.900)   24.600   -       
i2c0/CGMaster/CTS_ccl_a_inv_00164/Y
-     INVX1BA10TH      fall   0.082   0.449   0.087  0.011  (297.900,464.300)    0.800     2     
i2c0/CGMaster/CTS_ccl_inv_00161/A
-     INVX1BA10TH      rise   0.000   0.449   0.110  -      (300.300,491.100)   29.200   -       
i2c0/CGMaster/CTS_ccl_inv_00161/Y
-     INVX1BA10TH      rise   0.062   0.511   0.049  0.004  (300.500,491.700)    0.800     1     
i2c0/CGMaster/CTS_ccl_a_inv_00159/A
-     INVX1BA10TH      fall   0.000   0.511   0.045  -      (306.900,495.100)    9.800   -       
i2c0/CGMaster/CTS_ccl_a_inv_00159/Y
-     INVX1BA10TH      fall   0.044   0.555   0.035  0.004  (307.100,495.700)    0.800     1     
i2c0/CGMaster/EnLat_reg/CK
-     SDFFRPQX1MA10TH  rise   0.000   0.555   0.044  -      (312.500,507.100)   16.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 34
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : spi0/NextMAB_reg[11]/CK
Delay     :  0.722

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.079  0.006  (299.300,396.300)  -            1    
system0/CTS_ccl_a_inv_00240/A
-     INVX2BA10TH     rise   0.000   0.000   0.079  -      (283.900,395.100)   16.600   -       
system0/CTS_ccl_a_inv_00240/Y
-     INVX2BA10TH     rise   0.067   0.067   0.078  0.016  (283.700,395.300)    0.400      1    
system0/CTS_ccl_a_inv_00236/A
-     INVX6BA10TH     fall   0.000   0.067   0.062  -      (242.900,395.100)   41.000   -       
system0/CTS_ccl_a_inv_00236/Y
-     INVX6BA10TH     fall   0.057   0.123   0.051  0.037  (242.700,395.300)    0.400      4    
CTS_cci_inv_00233/A
-     INVX4BA10TH     rise   0.001   0.124   0.059  -      (218.700,412.900)   41.600   -       
CTS_cci_inv_00233/Y
-     INVX4BA10TH     rise   0.054   0.178   0.065  0.027  (219.500,412.900)    0.800      1    
CTS_ccl_a_inv_00229/A
-     INVX13BA10TH    fall   0.000   0.179   0.054  -      (218.900,448.900)   36.600   -       
CTS_ccl_a_inv_00229/Y
-     INVX13BA10TH    fall   0.055   0.234   0.055  0.084  (218.900,448.500)    0.400      6    
CTS_ccl_a_inv_00226/A
-     INVX4BA10TH     rise   0.004   0.238   0.064  -      (338.300,471.100)  142.000   -       
CTS_ccl_a_inv_00226/Y
-     INVX4BA10TH     rise   0.096   0.333   0.150  0.067  (337.500,471.100)    0.800      4    
CTS_ccl_a_inv_00222/A
-     INVX7P5BA10TH   fall   0.001   0.334   0.124  -      (337.300,440.900)   30.400   -       
CTS_ccl_a_inv_00222/Y
-     INVX7P5BA10TH   fall   0.085   0.419   0.071  0.059  (337.300,441.100)    0.200      5    
spi0/gen_flash.CGFlash/CG1/CK
-     PREICGX2BA10TH  rise   0.001   0.421   0.076  -      (440.100,436.300)  107.600   -       
spi0/gen_flash.CGFlash/CG1/ECK
-     PREICGX2BA10TH  rise   0.129   0.550   0.079  0.013  (442.900,437.100)    3.600      3    
spi0/RC_CG_HIER_INST178/RC_CGIC_INST/CK
-     PREICGX3BA10TH  rise   0.000   0.550   0.079  -      (458.300,427.700)   24.800   -       
spi0/RC_CG_HIER_INST178/RC_CGIC_INST/ECK
-     PREICGX3BA10TH  rise   0.171   0.721   0.157  0.049  (460.900,427.300)    3.000     22    
spi0/NextMAB_reg[11]/CK
-     DFFRPQX1MA10TH  rise   0.001   0.722   0.157  -      (452.700,388.700)   46.800   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 35
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : i2c0/CGMaster/EnLat_reg/CK
Delay     :  0.555

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.080  0.006  (299.300,396.300)  -           1     
system0/CTS_ccl_a_inv_00240/A
-     INVX2BA10TH      rise   0.000   0.000   0.080  -      (283.900,395.100)   16.600   -       
system0/CTS_ccl_a_inv_00240/Y
-     INVX2BA10TH      rise   0.067   0.067   0.078  0.016  (283.700,395.300)    0.400     1     
system0/CTS_ccl_a_inv_00236/A
-     INVX6BA10TH      fall   0.000   0.067   0.062  -      (242.900,395.100)   41.000   -       
system0/CTS_ccl_a_inv_00236/Y
-     INVX6BA10TH      fall   0.057   0.124   0.051  0.037  (242.700,395.300)    0.400     4     
CTS_cci_inv_00233/A
-     INVX4BA10TH      rise   0.001   0.124   0.059  -      (218.700,412.900)   41.600   -       
CTS_cci_inv_00233/Y
-     INVX4BA10TH      rise   0.054   0.179   0.065  0.027  (219.500,412.900)    0.800     1     
CTS_ccl_a_inv_00229/A
-     INVX13BA10TH     fall   0.001   0.179   0.054  -      (218.900,448.900)   36.600   -       
CTS_ccl_a_inv_00229/Y
-     INVX13BA10TH     fall   0.055   0.234   0.055  0.084  (218.900,448.500)    0.400     6     
i2c0/CGMaster/CG0/CG1/CK
-     PREICGX6BA10TH   rise   0.003   0.238   0.064  -      (310.700,487.700)  131.000   -       
i2c0/CGMaster/CG0/CG1/ECK
-     PREICGX6BA10TH   rise   0.084   0.322   0.033  0.007  (307.900,486.900)    3.600     2     
i2c0/CGMaster/CTS_ccl_a_inv_00168/A
-     INVX1BA10TH      rise   0.000   0.322   0.033  -      (303.700,483.100)    8.000   -       
i2c0/CGMaster/CTS_ccl_a_inv_00168/Y
-     INVX1BA10TH      rise   0.045   0.367   0.067  0.006  (303.500,483.700)    0.800     1     
i2c0/CGMaster/CTS_ccl_a_inv_00164/A
-     INVX1BA10TH      fall   0.000   0.368   0.053  -      (297.700,464.900)   24.600   -       
i2c0/CGMaster/CTS_ccl_a_inv_00164/Y
-     INVX1BA10TH      fall   0.082   0.450   0.087  0.011  (297.900,464.300)    0.800     2     
i2c0/CGMaster/CTS_ccl_inv_00161/A
-     INVX1BA10TH      rise   0.000   0.450   0.110  -      (300.300,491.100)   29.200   -       
i2c0/CGMaster/CTS_ccl_inv_00161/Y
-     INVX1BA10TH      rise   0.062   0.512   0.049  0.004  (300.500,491.700)    0.800     1     
i2c0/CGMaster/CTS_ccl_a_inv_00159/A
-     INVX1BA10TH      fall   0.000   0.512   0.045  -      (306.900,495.100)    9.800   -       
i2c0/CGMaster/CTS_ccl_a_inv_00159/Y
-     INVX1BA10TH      fall   0.044   0.555   0.035  0.004  (307.100,495.700)    0.800     1     
i2c0/CGMaster/EnLat_reg/CK
-     SDFFRPQX1MA10TH  rise   0.000   0.555   0.044  -      (312.500,507.100)   16.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 36
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : spi0/NextMAB_reg[11]/CK
Delay     :  0.722

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.080  0.006  (299.300,396.300)  -            1    
system0/CTS_ccl_a_inv_00240/A
-     INVX2BA10TH     rise   0.000   0.000   0.080  -      (283.900,395.100)   16.600   -       
system0/CTS_ccl_a_inv_00240/Y
-     INVX2BA10TH     rise   0.067   0.067   0.078  0.016  (283.700,395.300)    0.400      1    
system0/CTS_ccl_a_inv_00236/A
-     INVX6BA10TH     fall   0.000   0.067   0.062  -      (242.900,395.100)   41.000   -       
system0/CTS_ccl_a_inv_00236/Y
-     INVX6BA10TH     fall   0.057   0.124   0.051  0.037  (242.700,395.300)    0.400      4    
CTS_cci_inv_00233/A
-     INVX4BA10TH     rise   0.001   0.124   0.059  -      (218.700,412.900)   41.600   -       
CTS_cci_inv_00233/Y
-     INVX4BA10TH     rise   0.054   0.179   0.065  0.027  (219.500,412.900)    0.800      1    
CTS_ccl_a_inv_00229/A
-     INVX13BA10TH    fall   0.001   0.179   0.054  -      (218.900,448.900)   36.600   -       
CTS_ccl_a_inv_00229/Y
-     INVX13BA10TH    fall   0.055   0.234   0.055  0.084  (218.900,448.500)    0.400      6    
CTS_ccl_a_inv_00226/A
-     INVX4BA10TH     rise   0.004   0.238   0.064  -      (338.300,471.100)  142.000   -       
CTS_ccl_a_inv_00226/Y
-     INVX4BA10TH     rise   0.096   0.334   0.150  0.067  (337.500,471.100)    0.800      4    
CTS_ccl_a_inv_00222/A
-     INVX7P5BA10TH   fall   0.001   0.335   0.124  -      (337.300,440.900)   30.400   -       
CTS_ccl_a_inv_00222/Y
-     INVX7P5BA10TH   fall   0.085   0.420   0.071  0.059  (337.300,441.100)    0.200      5    
spi0/gen_flash.CGFlash/CG1/CK
-     PREICGX2BA10TH  rise   0.001   0.421   0.076  -      (440.100,436.300)  107.600   -       
spi0/gen_flash.CGFlash/CG1/ECK
-     PREICGX2BA10TH  rise   0.129   0.550   0.079  0.013  (442.900,437.100)    3.600      3    
spi0/RC_CG_HIER_INST178/RC_CGIC_INST/CK
-     PREICGX3BA10TH  rise   0.000   0.550   0.079  -      (458.300,427.700)   24.800   -       
spi0/RC_CG_HIER_INST178/RC_CGIC_INST/ECK
-     PREICGX3BA10TH  rise   0.171   0.721   0.157  0.049  (460.900,427.300)    3.000     22    
spi0/NextMAB_reg[11]/CK
-     DFFRPQX1MA10TH  rise   0.001   0.722   0.157  -      (452.700,388.700)   46.800   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 37
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : i2c0/CGMaster/EnLat_reg/CK
Delay     :  0.211

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.035  0.006  (299.300,396.300)  -           1     
system0/CTS_ccl_a_inv_00240/A
-     INVX2BA10TH      rise   0.000   0.000   0.035  -      (283.900,395.100)   16.600   -       
system0/CTS_ccl_a_inv_00240/Y
-     INVX2BA10TH      rise   0.025   0.025   0.035  0.016  (283.700,395.300)    0.400     1     
system0/CTS_ccl_a_inv_00236/A
-     INVX6BA10TH      fall   0.000   0.025   0.029  -      (242.900,395.100)   41.000   -       
system0/CTS_ccl_a_inv_00236/Y
-     INVX6BA10TH      fall   0.022   0.048   0.024  0.036  (242.700,395.300)    0.400     4     
CTS_cci_inv_00233/A
-     INVX4BA10TH      rise   0.000   0.048   0.026  -      (218.700,412.900)   41.600   -       
CTS_cci_inv_00233/Y
-     INVX4BA10TH      rise   0.021   0.070   0.030  0.028  (219.500,412.900)    0.800     1     
CTS_ccl_a_inv_00229/A
-     INVX13BA10TH     fall   0.000   0.070   0.025  -      (218.900,448.900)   36.600   -       
CTS_ccl_a_inv_00229/Y
-     INVX13BA10TH     fall   0.020   0.090   0.025  0.080  (218.900,448.500)    0.400     6     
i2c0/CGMaster/CG0/CG1/CK
-     PREICGX6BA10TH   rise   0.003   0.093   0.029  -      (310.700,487.700)  131.000   -       
i2c0/CGMaster/CG0/CG1/ECK
-     PREICGX6BA10TH   rise   0.030   0.123   0.014  0.006  (307.900,486.900)    3.600     2     
i2c0/CGMaster/CTS_ccl_a_inv_00168/A
-     INVX1BA10TH      rise   0.000   0.123   0.014  -      (303.700,483.100)    8.000   -       
i2c0/CGMaster/CTS_ccl_a_inv_00168/Y
-     INVX1BA10TH      rise   0.018   0.141   0.029  0.006  (303.500,483.700)    0.800     1     
i2c0/CGMaster/CTS_ccl_a_inv_00164/A
-     INVX1BA10TH      fall   0.000   0.141   0.022  -      (297.700,464.900)   24.600   -       
i2c0/CGMaster/CTS_ccl_a_inv_00164/Y
-     INVX1BA10TH      fall   0.032   0.173   0.036  0.011  (297.900,464.300)    0.800     2     
i2c0/CGMaster/CTS_ccl_inv_00161/A
-     INVX1BA10TH      rise   0.000   0.173   0.048  -      (300.300,491.100)   29.200   -       
i2c0/CGMaster/CTS_ccl_inv_00161/Y
-     INVX1BA10TH      rise   0.020   0.193   0.023  0.004  (300.500,491.700)    0.800     1     
i2c0/CGMaster/CTS_ccl_a_inv_00159/A
-     INVX1BA10TH      fall   0.000   0.193   0.023  -      (306.900,495.100)    9.800   -       
i2c0/CGMaster/CTS_ccl_a_inv_00159/Y
-     INVX1BA10TH      fall   0.018   0.211   0.016  0.004  (307.100,495.700)    0.800     1     
i2c0/CGMaster/EnLat_reg/CK
-     SDFFRPQX1MA10TH  rise   0.000   0.211   0.020  -      (312.500,507.100)   16.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 38
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : spi0/NextMAB_reg[11]/CK
Delay     :  0.282

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.035  0.006  (299.300,396.300)  -            1    
system0/CTS_ccl_a_inv_00240/A
-     INVX2BA10TH     rise   0.000   0.000   0.035  -      (283.900,395.100)   16.600   -       
system0/CTS_ccl_a_inv_00240/Y
-     INVX2BA10TH     rise   0.025   0.025   0.035  0.016  (283.700,395.300)    0.400      1    
system0/CTS_ccl_a_inv_00236/A
-     INVX6BA10TH     fall   0.000   0.025   0.029  -      (242.900,395.100)   41.000   -       
system0/CTS_ccl_a_inv_00236/Y
-     INVX6BA10TH     fall   0.022   0.048   0.024  0.036  (242.700,395.300)    0.400      4    
CTS_cci_inv_00233/A
-     INVX4BA10TH     rise   0.000   0.048   0.026  -      (218.700,412.900)   41.600   -       
CTS_cci_inv_00233/Y
-     INVX4BA10TH     rise   0.021   0.070   0.030  0.028  (219.500,412.900)    0.800      1    
CTS_ccl_a_inv_00229/A
-     INVX13BA10TH    fall   0.000   0.070   0.025  -      (218.900,448.900)   36.600   -       
CTS_ccl_a_inv_00229/Y
-     INVX13BA10TH    fall   0.020   0.090   0.025  0.080  (218.900,448.500)    0.400      6    
CTS_ccl_a_inv_00226/A
-     INVX4BA10TH     rise   0.004   0.094   0.029  -      (338.300,471.100)  142.000   -       
CTS_ccl_a_inv_00226/Y
-     INVX4BA10TH     rise   0.038   0.132   0.066  0.066  (337.500,471.100)    0.800      4    
CTS_ccl_a_inv_00222/A
-     INVX7P5BA10TH   fall   0.001   0.133   0.054  -      (337.300,440.900)   30.400   -       
CTS_ccl_a_inv_00222/Y
-     INVX7P5BA10TH   fall   0.031   0.164   0.036  0.058  (337.300,441.100)    0.200      5    
spi0/gen_flash.CGFlash/CG1/CK
-     PREICGX2BA10TH  rise   0.001   0.165   0.036  -      (440.100,436.300)  107.600   -       
spi0/gen_flash.CGFlash/CG1/ECK
-     PREICGX2BA10TH  rise   0.048   0.213   0.034  0.013  (442.900,437.100)    3.600      3    
spi0/RC_CG_HIER_INST178/RC_CGIC_INST/CK
-     PREICGX3BA10TH  rise   0.000   0.213   0.034  -      (458.300,427.700)   24.800   -       
spi0/RC_CG_HIER_INST178/RC_CGIC_INST/ECK
-     PREICGX3BA10TH  rise   0.068   0.281   0.072  0.051  (460.900,427.300)    3.000     22    
spi0/NextMAB_reg[11]/CK
-     DFFRPQX1MA10TH  rise   0.001   0.282   0.072  -      (452.700,388.700)   46.800   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 39
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : i2c0/CGMaster/EnLat_reg/CK
Delay     :  0.212

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.035  0.006  (299.300,396.300)  -           1     
system0/CTS_ccl_a_inv_00240/A
-     INVX2BA10TH      rise   0.000   0.000   0.035  -      (283.900,395.100)   16.600   -       
system0/CTS_ccl_a_inv_00240/Y
-     INVX2BA10TH      rise   0.025   0.025   0.035  0.016  (283.700,395.300)    0.400     1     
system0/CTS_ccl_a_inv_00236/A
-     INVX6BA10TH      fall   0.000   0.026   0.029  -      (242.900,395.100)   41.000   -       
system0/CTS_ccl_a_inv_00236/Y
-     INVX6BA10TH      fall   0.022   0.048   0.024  0.036  (242.700,395.300)    0.400     4     
CTS_cci_inv_00233/A
-     INVX4BA10TH      rise   0.000   0.048   0.026  -      (218.700,412.900)   41.600   -       
CTS_cci_inv_00233/Y
-     INVX4BA10TH      rise   0.021   0.070   0.030  0.028  (219.500,412.900)    0.800     1     
CTS_ccl_a_inv_00229/A
-     INVX13BA10TH     fall   0.001   0.070   0.025  -      (218.900,448.900)   36.600   -       
CTS_ccl_a_inv_00229/Y
-     INVX13BA10TH     fall   0.020   0.091   0.025  0.080  (218.900,448.500)    0.400     6     
i2c0/CGMaster/CG0/CG1/CK
-     PREICGX6BA10TH   rise   0.003   0.094   0.029  -      (310.700,487.700)  131.000   -       
i2c0/CGMaster/CG0/CG1/ECK
-     PREICGX6BA10TH   rise   0.030   0.124   0.014  0.006  (307.900,486.900)    3.600     2     
i2c0/CGMaster/CTS_ccl_a_inv_00168/A
-     INVX1BA10TH      rise   0.000   0.124   0.014  -      (303.700,483.100)    8.000   -       
i2c0/CGMaster/CTS_ccl_a_inv_00168/Y
-     INVX1BA10TH      rise   0.018   0.141   0.029  0.006  (303.500,483.700)    0.800     1     
i2c0/CGMaster/CTS_ccl_a_inv_00164/A
-     INVX1BA10TH      fall   0.000   0.141   0.022  -      (297.700,464.900)   24.600   -       
i2c0/CGMaster/CTS_ccl_a_inv_00164/Y
-     INVX1BA10TH      fall   0.032   0.174   0.036  0.011  (297.900,464.300)    0.800     2     
i2c0/CGMaster/CTS_ccl_inv_00161/A
-     INVX1BA10TH      rise   0.000   0.174   0.048  -      (300.300,491.100)   29.200   -       
i2c0/CGMaster/CTS_ccl_inv_00161/Y
-     INVX1BA10TH      rise   0.020   0.194   0.023  0.004  (300.500,491.700)    0.800     1     
i2c0/CGMaster/CTS_ccl_a_inv_00159/A
-     INVX1BA10TH      fall   0.000   0.194   0.023  -      (306.900,495.100)    9.800   -       
i2c0/CGMaster/CTS_ccl_a_inv_00159/Y
-     INVX1BA10TH      fall   0.018   0.212   0.016  0.004  (307.100,495.700)    0.800     1     
i2c0/CGMaster/EnLat_reg/CK
-     SDFFRPQX1MA10TH  rise   0.000   0.212   0.020  -      (312.500,507.100)   16.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 40
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : spi0/m_rx_sreg_reg[1]/CK
Delay     :  0.283

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.035  0.006  (299.300,396.300)  -            1    
system0/CTS_ccl_a_inv_00240/A
-     INVX2BA10TH     rise   0.000   0.000   0.035  -      (283.900,395.100)   16.600   -       
system0/CTS_ccl_a_inv_00240/Y
-     INVX2BA10TH     rise   0.025   0.025   0.035  0.016  (283.700,395.300)    0.400      1    
system0/CTS_ccl_a_inv_00236/A
-     INVX6BA10TH     fall   0.000   0.026   0.029  -      (242.900,395.100)   41.000   -       
system0/CTS_ccl_a_inv_00236/Y
-     INVX6BA10TH     fall   0.022   0.048   0.024  0.036  (242.700,395.300)    0.400      4    
CTS_cci_inv_00233/A
-     INVX4BA10TH     rise   0.000   0.048   0.026  -      (218.700,412.900)   41.600   -       
CTS_cci_inv_00233/Y
-     INVX4BA10TH     rise   0.021   0.070   0.030  0.028  (219.500,412.900)    0.800      1    
CTS_ccl_a_inv_00229/A
-     INVX13BA10TH    fall   0.001   0.070   0.025  -      (218.900,448.900)   36.600   -       
CTS_ccl_a_inv_00229/Y
-     INVX13BA10TH    fall   0.020   0.091   0.025  0.080  (218.900,448.500)    0.400      6    
CTS_ccl_a_inv_00226/A
-     INVX4BA10TH     rise   0.004   0.095   0.029  -      (338.300,471.100)  142.000   -       
CTS_ccl_a_inv_00226/Y
-     INVX4BA10TH     rise   0.038   0.133   0.066  0.066  (337.500,471.100)    0.800      4    
spi0/cg_clk_baud/CG1/CK
-     PREICGX3BA10TH  fall   0.001   0.133   0.054  -      (338.300,452.300)   19.600   -       
spi0/cg_clk_baud/CG1/ECK
-     PREICGX3BA10TH  fall   0.062   0.195   0.048  0.039  (340.900,452.700)    3.000      6    
spi0/RC_CG_HIER_INST194/RC_CGIC_INST/CK
-     PREICGX2BA10TH  fall   0.000   0.195   0.048  -      (329.300,475.700)   34.600   -       
spi0/RC_CG_HIER_INST194/RC_CGIC_INST/ECK
-     PREICGX2BA10TH  fall   0.087   0.282   0.095  0.059  (326.500,474.900)    3.600     32    
spi0/m_rx_sreg_reg[1]/CK
-     DFFRPQX1MA10TH  fall   0.001   0.283   0.095  -      (296.500,476.700)   31.800   -       
------------------------------------------------------------------------------------------------------

