#include "uart.h"

// TODO: implement alt rx/tx pins

// Serial 6
lpuart_config_t lpuart1_config = {
	.ccm_reg	= CCM_CCGR5_RAW,
	.ccm_mask	= CCM_CGn(12),
	.lpuart_reg = LPUART1,
	.rx_pin		= 25,
	.rx_pin_mux = IOMUXC_ALT2,
	.tx_pin		= 24,
	.tx_pin_mux = IOMUXC_ALT2,
};

// Serial 3
lpuart_config_t lpuart2_config = {
	.ccm_reg	= CCM_CCGR0_RAW,
	.ccm_mask	= CCM_CGn(14),
	.lpuart_reg = LPUART2,
	.rx_pin		= 15,
	.rx_pin_mux = IOMUXC_ALT2,
	.tx_pin		= 14,
	.tx_pin_mux = IOMUXC_ALT2,
};

// Serial 4
lpuart_config_t lpuart3_config = {
	.ccm_reg	= CCM_CCGR0_RAW,
	.ccm_mask	= CCM_CGn(6),
	.lpuart_reg = LPUART3,
	.rx_pin		= 16,
	.rx_pin_mux = IOMUXC_ALT2,
	.tx_pin		= 17,
	.tx_pin_mux = IOMUXC_ALT2,
};

// Serial 2
lpuart_config_t lpuart4_config = {
	.ccm_reg	= CCM_CCGR1_RAW,
	.ccm_mask	= CCM_CGn(12),
	.lpuart_reg = LPUART4,
	.rx_pin		= 7,
	.rx_pin_mux = IOMUXC_ALT2,
	.tx_pin		= 8,
	.tx_pin_mux = IOMUXC_ALT2,
};

// Serial 8
lpuart_config_t lpuart5_config = {
	.ccm_reg	= CCM_CCGR3_RAW,
	.ccm_mask	= CCM_CGn(1),
	.lpuart_reg = LPUART5,
	.rx_pin		= 34,
	.rx_pin_mux = IOMUXC_ALT1,
	.tx_pin		= 35,
	.tx_pin_mux = IOMUXC_ALT1,
};

// Serial 1
lpuart_config_t lpuart6_config = {
	.ccm_reg	= CCM_CCGR3_RAW,
	.ccm_mask	= CCM_CGn(3),
	.lpuart_reg = LPUART6,
	.rx_pin		= 0,
	.rx_pin_mux = IOMUXC_ALT2,
	.tx_pin		= 1,
	.tx_pin_mux = IOMUXC_ALT2,
};

// Serial 7
lpuart_config_t lpuart7_config = {
	.ccm_reg	= CCM_CCGR5_RAW,
	.ccm_mask	= CCM_CGn(13),
	.lpuart_reg = LPUART7,
	.rx_pin		= 28,
	.rx_pin_mux = IOMUXC_ALT2,
	.tx_pin		= 29,
	.tx_pin_mux = IOMUXC_ALT2,
};

// Serial 5
lpuart_config_t lpuart8_config = {
	.ccm_reg	= CCM_CCGR6_RAW,
	.ccm_mask	= CCM_CGn(7),
	.lpuart_reg = LPUART8,
	.rx_pin		= 21,
	.rx_pin_mux = IOMUXC_ALT2,
	.tx_pin		= 20,
	.tx_pin_mux = IOMUXC_ALT2,
};

FLASH_CODE void lpuart_init(void) {
	// enable the main LPUART clock
	// disabling the clock makes signal transfer garbage

	// set the divider to 1
	CCM_CSCDR1->uart_clk_podf = 0;

	// select the 24MHz oscillator
	CCM_CSCDR1->uart_clk_sel = 1;
}

FLASH_CODE lpuart_status_t calculate_baudrate_settings(uint32_t target_baud, uint32_t* osr, uint32_t* sbr) {
	const uint32_t MAX_ERROR	   = 3;	 // percent
	const uint32_t error_threshold = (target_baud * MAX_ERROR) / 100;

	// init worst case values
	uint32_t best_sbr	= 8191;
	uint32_t best_osr	= 31;
	uint32_t best_error = target_baud;

	// try all osr values, find the best sbr for each
	for (uint8_t osr = 3; osr <= 31; osr++) {
		// assumes target_baudrate > 0 and (osr + 1) won't overflow the multiply
		uint32_t denom		 = target_baud * (osr + 1u);
		uint32_t perfect_sbr = (UART_CLOCK + denom / 2u) / denom;  // nearest-integer

		// if the sbr is impossible, this osr is not enough
		if (perfect_sbr < 1 || perfect_sbr > 8191) {
			continue;
		}

		// calculate the baudrate with this sbr and osr
		// and the resulting error
		uint32_t calculated_baud = UART_CLOCK / (perfect_sbr * (osr + 1));
		uint32_t error			 = (calculated_baud > target_baud) ? (calculated_baud - target_baud) : (target_baud - calculated_baud);

		if (error < best_error) {
			// found a new best
			best_error = error;
			best_sbr   = perfect_sbr;
			best_osr   = osr;
		}

		if (calculated_baud == target_baud) {
			// perfect match, early return
			break;
		}
	}

	*osr = best_osr;
	*sbr = best_sbr;

	// do a final check to verify the result is within the error threshold
	uint32_t calculated_baud = UART_CLOCK / (best_sbr * (best_osr + 1));
	uint32_t err			 = (calculated_baud > target_baud) ? (calculated_baud - target_baud) : (target_baud - calculated_baud);

	if (err > error_threshold) {
		return LPUART_INVALID_BAUDRATE;
	} else {
		return LPUART_OK;
	}
}

FLASH_CODE lpuart_status_t lpuart_begin(lpuart_config_t* config, uint32_t baudrate) {
	// enable the specific LPUART clock
	*(config->ccm_reg) |= config->ccm_mask;

	// configure the RX pin
	gpio_pin_to_pad_map[config->rx_pin]->dse	  = 7;
	gpio_pin_to_pad_map[config->rx_pin]->pke	  = 1;
	gpio_pin_to_pad_map[config->rx_pin]->pue	  = 1;
	gpio_pin_to_pad_map[config->rx_pin]->pus	  = 3;
	gpio_pin_to_pad_map[config->rx_pin]->hys	  = 1;
	// set mux to LPUART
	gpio_pin_to_mux_map[config->rx_pin]->mux_mode = config->rx_pin_mux;

	// configure the TX pin
	gpio_pin_to_pad_map[config->tx_pin]->sre	  = 1;
	gpio_pin_to_pad_map[config->tx_pin]->sre	  = 1;
	gpio_pin_to_pad_map[config->tx_pin]->speed	  = 3;
	// set mux to LPUART
	gpio_pin_to_mux_map[config->tx_pin]->mux_mode = config->tx_pin_mux;

	// calculate the baudrate settings
	uint32_t		osr	   = 0;
	uint32_t		sbr	   = 0;
	lpuart_status_t status = calculate_baudrate_settings(baudrate, &osr, &sbr);

	// if baud is not set correctly, data is uninterpretable
	config->lpuart_reg->baud.osr = osr;
	config->lpuart_reg->baud.sbr = sbr;
	// TODO: bothedge?

	// does not seem to impact data transfer
	// LPUART6->pincfg.trgsel = 0;

	config->lpuart_reg->ctrl.te = 1;
	config->lpuart_reg->ctrl.re = 1;

	// even if the baudrate calculation failed, we still keep the LPUART enabled, the baudrate error may be acceptable
	return status;
}

ITCM void lpuart_write(lpuart_config_t* config, uint8_t c) {
	// TODO: determine which register to check to see if writing is available
	config->lpuart_reg->data.data = c;
}

ITCM int16_t lpuart_read(lpuart_config_t* config) {
	// TODO
	return -1;
}
