// Seed: 2755367585
module module_0 (
    input  tri   id_0,
    input  tri1  id_1,
    output uwire id_2,
    input  wor   id_3,
    output tri1  id_4,
    input  uwire id_5
);
  wire id_7, id_8, id_9;
endmodule
module module_1 (
    input wand id_0,
    inout wand id_1,
    input uwire id_2,
    input wand id_3,
    output tri0 id_4,
    input supply1 id_5,
    output wor id_6,
    output tri0 id_7,
    input wire id_8,
    output tri id_9,
    input uwire id_10,
    input uwire id_11,
    input wire id_12,
    input uwire id_13,
    output uwire id_14,
    inout uwire id_15,
    input supply0 id_16,
    output logic id_17,
    output wand id_18
);
  initial id_17 <= 1;
  assign id_17 = 1;
  module_0(
      id_0, id_10, id_6, id_5, id_1, id_3
  );
endmodule
