-- | A parser and DSL for Verilog.
module Language.Verilog
  ( module Language.Verilog.AST
  , module Language.Verilog.DSL
  , module Language.Verilog.Parser
  ) where

import Language.Verilog.AST
import Language.Verilog.DSL
import Language.Verilog.Parser
