// Seed: 1712807619
module module_0;
  reg id_1;
  assign id_1 = id_1;
  reg id_2;
  assign id_1 = id_2;
  reg id_3 = 1 * id_1;
  always_latch @(1'h0) begin : LABEL_0
    id_1 <= "";
    id_1 <= id_3;
    wait (id_2);
  end
  assign id_1 = 1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  reg  id_12;
  wire id_13;
  module_0 modCall_1 ();
  assign modCall_1.type_7 = 0;
  assign id_7 = id_10;
  always @(posedge 1) begin : LABEL_0
    #1 $display(id_8);
    id_7 = 1'h0;
    id_12 <= 1;
    $display(1);
  end
  wire id_14;
endmodule
