
*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source CPU.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 485.789 ; gain = 180.609
Command: read_checkpoint -auto_incremental -incremental D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/utils_1/imports/synth_1/test.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/utils_1/imports/synth_1/test.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top CPU -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22680
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 937.496 ; gain = 438.418
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'PC_Cur' is not allowed [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:12]
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:4]
WARNING: [Synth 8-11581] system task call 'monitor' not supported [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:72]
INFO: [Synth 8-6157] synthesizing module 'Hazard' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:296]
INFO: [Synth 8-6155] done synthesizing module 'Hazard' (0#1) [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:296]
INFO: [Synth 8-6157] synthesizing module 'Mux2' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:679]
INFO: [Synth 8-6155] done synthesizing module 'Mux2' (0#1) [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:679]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:660]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:660]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:707]
INFO: [Synth 8-3876] $readmem data file '..\..\constrs_1\new\BranchHazard.txt' is read successfully [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:720]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:707]
INFO: [Synth 8-6157] synthesizing module 'PCAdd4' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:727]
INFO: [Synth 8-6155] done synthesizing module 'PCAdd4' (0#1) [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:727]
INFO: [Synth 8-6157] synthesizing module 'JumpController' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:326]
INFO: [Synth 8-6155] done synthesizing module 'JumpController' (0#1) [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:326]
INFO: [Synth 8-6157] synthesizing module 'IF2ID' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:479]
INFO: [Synth 8-6155] done synthesizing module 'IF2ID' (0#1) [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:479]
INFO: [Synth 8-6157] synthesizing module 'Controller' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:335]
WARNING: [Synth 8-11581] system function call 'time' not supported [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:473]
WARNING: [Synth 8-11581] system function call 'time' not supported [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:474]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (0#1) [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:335]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:755]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (0#1) [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:755]
INFO: [Synth 8-6157] synthesizing module 'Mux4' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:692]
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux4' (0#1) [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:692]
WARNING: [Synth 8-7071] port 'in11' of module 'Mux4' is unconnected for instance 'CPU_Mux4_1' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:169]
WARNING: [Synth 8-7023] instance 'CPU_Mux4_1' of module 'Mux4' has 6 connections declared, but only 5 given [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:169]
INFO: [Synth 8-6157] synthesizing module 'SignExtend' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:736]
INFO: [Synth 8-6155] done synthesizing module 'SignExtend' (0#1) [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:736]
INFO: [Synth 8-6157] synthesizing module 'ID2EX' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:508]
INFO: [Synth 8-6155] done synthesizing module 'ID2EX' (0#1) [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:508]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:788]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:801]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:788]
INFO: [Synth 8-6157] synthesizing module 'PCBranch' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:745]
INFO: [Synth 8-6155] done synthesizing module 'PCBranch' (0#1) [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:745]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:234]
INFO: [Synth 8-6157] synthesizing module 'Mux2__parameterized0' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:679]
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux2__parameterized0' (0#1) [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:679]
WARNING: [Synth 8-7071] port 'out' of module 'Mux2' is unconnected for instance 'CPU_Mux2_5' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:234]
WARNING: [Synth 8-7023] instance 'CPU_Mux2_5' of module 'Mux2' has 4 connections declared, but only 3 given [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:234]
INFO: [Synth 8-6157] synthesizing module 'EX2MEM' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:584]
INFO: [Synth 8-6155] done synthesizing module 'EX2MEM' (0#1) [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:584]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:827]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:827]
INFO: [Synth 8-6157] synthesizing module 'MEM2WB' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:624]
INFO: [Synth 8-6155] done synthesizing module 'MEM2WB' (0#1) [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:624]
INFO: [Synth 8-6157] synthesizing module 'Mux4__parameterized0' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:692]
INFO: [Synth 8-6155] done synthesizing module 'Mux4__parameterized0' (0#1) [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:692]
WARNING: [Synth 8-7071] port 'in11' of module 'Mux4' is unconnected for instance 'CPU_Mux4_2' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:286]
WARNING: [Synth 8-7023] instance 'CPU_Mux4_2' of module 'Mux4' has 6 connections declared, but only 5 given [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:286]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (0#1) [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:4]
WARNING: [Synth 8-7129] Port A[31] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[30] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[29] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[28] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[27] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[26] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[25] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[24] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[23] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[22] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[21] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[20] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[19] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[18] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[17] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[16] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[14] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[13] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[12] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[11] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[15] in module Hazard is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[14] in module Hazard is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[13] in module Hazard is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[12] in module Hazard is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[11] in module Hazard is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[10] in module Hazard is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[9] in module Hazard is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[8] in module Hazard is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[7] in module Hazard is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[6] in module Hazard is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[5] in module Hazard is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[4] in module Hazard is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[3] in module Hazard is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[2] in module Hazard is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[1] in module Hazard is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[0] in module Hazard is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1047.867 ; gain = 548.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1047.867 ; gain = 548.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1047.867 ; gain = 548.789
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
WARNING: [Synth 8-327] inferring latch for variable 'Result_reg' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:803]
WARNING: [Synth 8-327] inferring latch for variable 'Equal_reg' [D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.srcs/sources_1/new/test.v:808]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1048.656 ; gain = 549.578
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 13    
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	 301 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   5 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 11    
	   3 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[31]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[30]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[29]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[28]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[27]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[26]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[25]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[24]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[23]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[22]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[21]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[20]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[19]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[18]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[17]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[16]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[13]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[12]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[10]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[9]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[8]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (CPU_ALU/Result_reg[0]) is unused and will be removed from module CPU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1232.137 ; gain = 733.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+----------------------+-----------+----------------------+--------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------------+-----------+----------------------+--------------+
|CPU         | CPU_RegFile/regs_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+----------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1232.137 ; gain = 733.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+----------------------+-----------+----------------------+--------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------------+-----------+----------------------+--------------+
|CPU         | CPU_RegFile/regs_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+----------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1232.137 ; gain = 733.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1232.137 ; gain = 733.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1232.137 ; gain = 733.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1232.137 ; gain = 733.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1232.137 ; gain = 733.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1232.137 ; gain = 733.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1232.137 ; gain = 733.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    32|
|3     |LUT1     |     2|
|4     |LUT2     |   100|
|5     |LUT3     |   121|
|6     |LUT4     |    46|
|7     |LUT5     |     8|
|8     |LUT6     |    69|
|9     |RAM32M   |    10|
|10    |RAM32X1D |     4|
|11    |FDRE     |   348|
|12    |LD       |     1|
|13    |IBUF     |     1|
|14    |OBUF     |    32|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+---------------------+------+
|      |Instance             |Module               |Cells |
+------+---------------------+---------------------+------+
|1     |top                  |                     |   775|
|2     |  CPU_JumpController |JumpController       |     1|
|3     |  CPU_ALU            |ALU                  |    23|
|4     |  CPU_EX2MEM         |EX2MEM               |    76|
|5     |  CPU_ID2EX          |ID2EX                |   257|
|6     |  CPU_IF2ID          |IF2ID                |    70|
|7     |  CPU_MEM2WB         |MEM2WB               |    71|
|8     |  CPU_Mux2_1         |Mux2                 |    60|
|9     |  CPU_Mux2_2         |Mux2_0               |     0|
|10    |  CPU_Mux2_3         |Mux2_1               |     0|
|11    |  CPU_Mux2_4         |Mux2_2               |    32|
|12    |  CPU_Mux2_5         |Mux2__parameterized0 |     0|
|13    |  CPU_Mux4_2         |Mux4__parameterized0 |    32|
|14    |  CPU_PC             |PC                   |    54|
|15    |  CPU_PCAdd4         |PCAdd4               |     8|
|16    |  CPU_PCBranch       |PCBranch             |    36|
|17    |  CPU_RegFile        |RegFile              |    20|
+------+---------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1232.137 ; gain = 733.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 89 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1232.137 ; gain = 733.059
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1232.137 ; gain = 733.059
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1239.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 14 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1338.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LD => LDCE: 1 instance 
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (inverted pins: WCLK) (RAMD32(x2)): 4 instances

系统找不到指定的路径。
Synth Design complete | Checksum: 8340f097
INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 89 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1338.906 ; gain = 850.125
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1338.906 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Document/TMP/BubblePipelineCPU/BubblePipelineCPU.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul  2 13:02:27 2024...
