
            read_verilog verilogs/system_ecc.v
            synth -top system_ecc
            stat
            