<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/theilmann/Jahresarbeit/Praktischer&nbspTeil/Verilog/CPU/Prozessor/src/cpu.sv<br>
/Users/theilmann/Jahresarbeit/Praktischer&nbspTeil/Verilog/CPU/Prozessor/src/gowin_clkdiv/gowin_clkdiv.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jan 12 17:32:37 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>topmodule</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.183s, Elapsed time = 0h 0m 0.183s, Peak memory usage = 116.812MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.084s, Elapsed time = 0h 0m 0.084s, Peak memory usage = 119.844MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.018s, Elapsed time = 0h 0m 0.018s, Peak memory usage = 119.844MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.078s, Peak memory usage = 119.844MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.038s, Elapsed time = 0h 0m 0.038s, Peak memory usage = 119.844MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.004s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 129.656MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.002s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 129.703MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.002s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 129.750MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.073s, Elapsed time = 0h 0m 0.073s, Peak memory usage = 129.766MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.008s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 129.766MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.004s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 129.766MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 173.484MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.061s, Elapsed time = 0h 0m 0.061s, Peak memory usage = 173.734MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.029s, Elapsed time = 0h 0m 0.03s, Peak memory usage = 180.812MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 180.812MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>30</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>383</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>295</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>76</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>911</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>50</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>297</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>564</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>180</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>180</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>11</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1093(913 LUT, 180 ALU) / 23040</td>
<td>5%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>383 / 23280</td>
<td>2%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 23280</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>383 / 23280</td>
<td>2%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>11 / 56</td>
<td>20%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>80.000</td>
<td>12.500</td>
<td>0.000</td>
<td>40.000</td>
<td> </td>
<td>DEFAULT_CLK</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>12.500(MHz)</td>
<td>67.437(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>65.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.674</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_CL_s127</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>i_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.362</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.737</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s127/CLK</td>
</tr>
<tr>
<td>1.120</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s127/Q</td>
</tr>
<tr>
<td>1.495</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s274/I0</td>
</tr>
<tr>
<td>2.021</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s274/F</td>
</tr>
<tr>
<td>2.396</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s258/I1</td>
</tr>
<tr>
<td>2.532</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s258/O</td>
</tr>
<tr>
<td>2.907</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s250/I1</td>
</tr>
<tr>
<td>2.994</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s250/O</td>
</tr>
<tr>
<td>3.369</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s246/I1</td>
</tr>
<tr>
<td>3.455</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s246/O</td>
</tr>
<tr>
<td>3.830</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s204/I1</td>
</tr>
<tr>
<td>3.916</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s204/O</td>
</tr>
<tr>
<td>4.291</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_init/I0</td>
</tr>
<tr>
<td>4.818</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>machine/regfile[0]_ER_init/F</td>
</tr>
<tr>
<td>5.193</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_10_s6/I0</td>
</tr>
<tr>
<td>5.719</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>machine/tmp_rd_10_s6/F</td>
</tr>
<tr>
<td>6.094</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n2692_s100/I1</td>
</tr>
<tr>
<td>6.610</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n2692_s100/F</td>
</tr>
<tr>
<td>6.985</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n2692_s96/I0</td>
</tr>
<tr>
<td>7.511</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>machine/n2692_s96/F</td>
</tr>
<tr>
<td>7.886</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n2692_s97/I3</td>
</tr>
<tr>
<td>8.149</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n2692_s97/F</td>
</tr>
<tr>
<td>8.524</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n2692_s86/S0</td>
</tr>
<tr>
<td>8.776</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n2692_s86/O</td>
</tr>
<tr>
<td>9.151</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n2692_s110/I2</td>
</tr>
<tr>
<td>9.613</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n2692_s110/F</td>
</tr>
<tr>
<td>9.988</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n2692_s93/I1</td>
</tr>
<tr>
<td>10.124</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n2692_s93/O</td>
</tr>
<tr>
<td>10.499</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8739_s78/I1</td>
</tr>
<tr>
<td>11.015</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8739_s78/F</td>
</tr>
<tr>
<td>11.390</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8739_s55/I2</td>
</tr>
<tr>
<td>11.851</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8739_s55/F</td>
</tr>
<tr>
<td>12.226</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8739_s34/I3</td>
</tr>
<tr>
<td>12.489</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8739_s34/F</td>
</tr>
<tr>
<td>12.864</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8739_s20/I0</td>
</tr>
<tr>
<td>13.390</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8739_s20/F</td>
</tr>
<tr>
<td>13.765</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8739_s13/I0</td>
</tr>
<tr>
<td>14.291</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8739_s13/F</td>
</tr>
<tr>
<td>14.666</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8739_s10/I2</td>
</tr>
<tr>
<td>15.127</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8739_s10/F</td>
</tr>
<tr>
<td>15.502</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>i_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.363</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>80.738</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_0_s1/CLK</td>
</tr>
<tr>
<td>80.674</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>machine/tmp_rd_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>80.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.882, 46.614%; route: 7.500, 50.795%; tC2Q: 0.382, 2.591%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.674</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_CL_s127</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>i_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.362</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.737</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s127/CLK</td>
</tr>
<tr>
<td>1.120</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s127/Q</td>
</tr>
<tr>
<td>1.495</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s274/I0</td>
</tr>
<tr>
<td>2.021</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s274/F</td>
</tr>
<tr>
<td>2.396</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s258/I1</td>
</tr>
<tr>
<td>2.532</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s258/O</td>
</tr>
<tr>
<td>2.907</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s250/I1</td>
</tr>
<tr>
<td>2.994</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s250/O</td>
</tr>
<tr>
<td>3.369</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s246/I1</td>
</tr>
<tr>
<td>3.455</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s246/O</td>
</tr>
<tr>
<td>3.830</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s204/I1</td>
</tr>
<tr>
<td>3.916</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s204/O</td>
</tr>
<tr>
<td>4.291</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_init/I0</td>
</tr>
<tr>
<td>4.818</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>machine/regfile[0]_ER_init/F</td>
</tr>
<tr>
<td>5.193</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_0_s76/I0</td>
</tr>
<tr>
<td>5.719</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_0_s76/F</td>
</tr>
<tr>
<td>6.094</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_0_s72/I3</td>
</tr>
<tr>
<td>6.356</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>machine/tmp_rd_0_s72/F</td>
</tr>
<tr>
<td>6.731</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_0_s70/I1</td>
</tr>
<tr>
<td>7.247</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>7.622</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>8.179</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>8.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>8.229</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>8.229</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>8.279</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>8.279</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>8.329</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>8.329</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>8.429</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>8.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>8.479</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>8.479</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>8.529</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>8.529</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>8.579</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>8.579</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>8.629</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>8.629</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>8.679</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>8.679</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>8.729</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>8.729</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>8.779</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>8.779</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>8.829</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>8.829</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>8.879</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>8.879</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>8.929</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>8.929</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>8.979</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>8.979</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>9.029</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>9.029</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>9.079</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>9.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>9.129</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>9.129</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>9.179</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>9.179</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>9.229</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>9.229</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>9.279</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>9.279</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>9.329</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>9.329</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>9.379</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>9.379</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>9.429</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>9.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>9.479</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>9.479</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>9.529</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>9.529</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>9.579</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>9.579</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>9.629</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>9.629</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>9.679</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>9.679</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>9.729</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>10.104</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8812_s19/I0</td>
</tr>
<tr>
<td>10.630</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8812_s19/F</td>
</tr>
<tr>
<td>11.005</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8812_s17/I3</td>
</tr>
<tr>
<td>11.268</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>machine/n8812_s17/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8812_s14/I3</td>
</tr>
<tr>
<td>11.905</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8812_s14/F</td>
</tr>
<tr>
<td>12.280</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8812_s11/I1</td>
</tr>
<tr>
<td>12.796</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>machine/n8812_s11/F</td>
</tr>
<tr>
<td>13.171</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n4893_s10/I0</td>
</tr>
<tr>
<td>13.698</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n4893_s10/F</td>
</tr>
<tr>
<td>14.073</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/pc_next_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>i_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.363</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>80.738</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/pc_next_0_s0/CLK</td>
</tr>
<tr>
<td>80.674</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>machine/pc_next_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>80.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.953, 52.138%; route: 6.000, 44.994%; tC2Q: 0.382, 2.868%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.674</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_CL_s127</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>i_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.362</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.737</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s127/CLK</td>
</tr>
<tr>
<td>1.120</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s127/Q</td>
</tr>
<tr>
<td>1.495</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s274/I0</td>
</tr>
<tr>
<td>2.021</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s274/F</td>
</tr>
<tr>
<td>2.396</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s258/I1</td>
</tr>
<tr>
<td>2.532</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s258/O</td>
</tr>
<tr>
<td>2.907</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s250/I1</td>
</tr>
<tr>
<td>2.994</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s250/O</td>
</tr>
<tr>
<td>3.369</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s246/I1</td>
</tr>
<tr>
<td>3.455</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s246/O</td>
</tr>
<tr>
<td>3.830</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s204/I1</td>
</tr>
<tr>
<td>3.916</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s204/O</td>
</tr>
<tr>
<td>4.291</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_init/I0</td>
</tr>
<tr>
<td>4.818</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>machine/regfile[0]_ER_init/F</td>
</tr>
<tr>
<td>5.193</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_0_s76/I0</td>
</tr>
<tr>
<td>5.719</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_0_s76/F</td>
</tr>
<tr>
<td>6.094</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_0_s72/I3</td>
</tr>
<tr>
<td>6.356</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>machine/tmp_rd_0_s72/F</td>
</tr>
<tr>
<td>6.731</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_0_s70/I1</td>
</tr>
<tr>
<td>7.247</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>7.622</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>8.179</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>8.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>8.229</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>8.229</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>8.279</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>8.279</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>8.329</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>8.329</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>8.429</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>8.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>8.479</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>8.479</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>8.529</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>8.529</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>8.579</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>8.579</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>8.629</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>8.629</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>8.679</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>8.679</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>8.729</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>8.729</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>8.779</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>8.779</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>8.829</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>8.829</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>8.879</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>8.879</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>8.929</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>8.929</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>8.979</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>8.979</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>9.029</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>9.029</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>9.079</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>9.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>9.129</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>9.129</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>9.179</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>9.179</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>9.229</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>9.229</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>9.279</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>9.279</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>9.329</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>9.329</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>9.379</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>9.379</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>9.429</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>9.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>9.479</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>9.479</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>9.529</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>9.529</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>9.579</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>9.579</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>9.629</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>9.629</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>9.679</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>9.679</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>9.729</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>10.104</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8812_s19/I0</td>
</tr>
<tr>
<td>10.630</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8812_s19/F</td>
</tr>
<tr>
<td>11.005</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8812_s17/I3</td>
</tr>
<tr>
<td>11.268</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>machine/n8812_s17/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8812_s14/I3</td>
</tr>
<tr>
<td>11.905</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8812_s14/F</td>
</tr>
<tr>
<td>12.280</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8812_s11/I1</td>
</tr>
<tr>
<td>12.796</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>machine/n8812_s11/F</td>
</tr>
<tr>
<td>13.171</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8842_s7/I3</td>
</tr>
<tr>
<td>13.434</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8842_s7/F</td>
</tr>
<tr>
<td>13.809</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/pc_next_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>i_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.363</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>80.738</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/pc_next_1_s0/CLK</td>
</tr>
<tr>
<td>80.674</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>machine/pc_next_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>80.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.689, 51.172%; route: 6.000, 45.902%; tC2Q: 0.382, 2.926%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.674</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_CL_s127</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>i_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.362</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.737</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s127/CLK</td>
</tr>
<tr>
<td>1.120</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s127/Q</td>
</tr>
<tr>
<td>1.495</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s274/I0</td>
</tr>
<tr>
<td>2.021</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s274/F</td>
</tr>
<tr>
<td>2.396</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s258/I1</td>
</tr>
<tr>
<td>2.532</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s258/O</td>
</tr>
<tr>
<td>2.907</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s250/I1</td>
</tr>
<tr>
<td>2.994</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s250/O</td>
</tr>
<tr>
<td>3.369</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s246/I1</td>
</tr>
<tr>
<td>3.455</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s246/O</td>
</tr>
<tr>
<td>3.830</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s204/I1</td>
</tr>
<tr>
<td>3.916</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s204/O</td>
</tr>
<tr>
<td>4.291</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_init/I0</td>
</tr>
<tr>
<td>4.818</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>machine/regfile[0]_ER_init/F</td>
</tr>
<tr>
<td>5.193</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_0_s76/I0</td>
</tr>
<tr>
<td>5.719</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_0_s76/F</td>
</tr>
<tr>
<td>6.094</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_0_s72/I3</td>
</tr>
<tr>
<td>6.356</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>machine/tmp_rd_0_s72/F</td>
</tr>
<tr>
<td>6.731</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_0_s70/I1</td>
</tr>
<tr>
<td>7.247</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>7.622</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>8.179</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>8.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>8.229</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>8.229</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>8.279</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>8.279</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>8.329</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>8.329</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>8.429</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>8.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>8.479</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>8.479</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>8.529</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>8.529</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>8.579</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>8.579</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>8.629</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>8.629</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>8.679</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>8.679</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>8.729</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>8.729</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>8.779</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>8.779</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>8.829</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>8.829</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>8.879</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>8.879</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>8.929</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>8.929</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>8.979</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>8.979</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>9.029</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>9.029</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>9.079</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>9.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>9.129</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>9.129</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>9.179</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>9.179</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>9.229</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>9.229</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>9.279</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>9.279</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>9.329</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>9.329</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>9.379</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>9.379</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>9.429</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>9.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>9.479</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>9.479</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>9.529</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>9.529</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>9.579</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>9.579</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>9.629</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>9.629</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>9.679</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>9.679</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>9.729</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>10.104</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8812_s19/I0</td>
</tr>
<tr>
<td>10.630</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8812_s19/F</td>
</tr>
<tr>
<td>11.005</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8812_s17/I3</td>
</tr>
<tr>
<td>11.268</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>machine/n8812_s17/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8812_s14/I3</td>
</tr>
<tr>
<td>11.905</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8812_s14/F</td>
</tr>
<tr>
<td>12.280</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8812_s11/I1</td>
</tr>
<tr>
<td>12.796</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>machine/n8812_s11/F</td>
</tr>
<tr>
<td>13.171</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8841_s8/I3</td>
</tr>
<tr>
<td>13.434</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8841_s8/F</td>
</tr>
<tr>
<td>13.809</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/pc_next_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>i_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.363</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>80.738</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/pc_next_2_s0/CLK</td>
</tr>
<tr>
<td>80.674</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>machine/pc_next_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>80.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.689, 51.172%; route: 6.000, 45.902%; tC2Q: 0.382, 2.926%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>66.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>80.674</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/regfile[0]_ER_CL_s127</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_next_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>i_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.362</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.737</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s127/CLK</td>
</tr>
<tr>
<td>1.120</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s127/Q</td>
</tr>
<tr>
<td>1.495</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s274/I0</td>
</tr>
<tr>
<td>2.021</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s274/F</td>
</tr>
<tr>
<td>2.396</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s258/I1</td>
</tr>
<tr>
<td>2.532</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s258/O</td>
</tr>
<tr>
<td>2.907</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s250/I1</td>
</tr>
<tr>
<td>2.994</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s250/O</td>
</tr>
<tr>
<td>3.369</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s246/I1</td>
</tr>
<tr>
<td>3.455</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s246/O</td>
</tr>
<tr>
<td>3.830</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s204/I1</td>
</tr>
<tr>
<td>3.916</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_CL_s204/O</td>
</tr>
<tr>
<td>4.291</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/regfile[0]_ER_init/I0</td>
</tr>
<tr>
<td>4.818</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>36</td>
<td>machine/regfile[0]_ER_init/F</td>
</tr>
<tr>
<td>5.193</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_0_s76/I0</td>
</tr>
<tr>
<td>5.719</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_0_s76/F</td>
</tr>
<tr>
<td>6.094</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_0_s72/I3</td>
</tr>
<tr>
<td>6.356</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>machine/tmp_rd_0_s72/F</td>
</tr>
<tr>
<td>6.731</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/tmp_rd_0_s70/I1</td>
</tr>
<tr>
<td>7.247</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>machine/tmp_rd_0_s70/F</td>
</tr>
<tr>
<td>7.622</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1524_s0/I0</td>
</tr>
<tr>
<td>8.179</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>machine/n1524_s0/COUT</td>
</tr>
<tr>
<td>8.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>machine/n1525_s0/CIN</td>
</tr>
<tr>
<td>8.229</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>machine/n1525_s0/COUT</td>
</tr>
<tr>
<td>8.229</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1526_s0/CIN</td>
</tr>
<tr>
<td>8.279</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1526_s0/COUT</td>
</tr>
<tr>
<td>8.279</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1527_s0/CIN</td>
</tr>
<tr>
<td>8.329</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1527_s0/COUT</td>
</tr>
<tr>
<td>8.329</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1528_s0/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1528_s0/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1529_s0/CIN</td>
</tr>
<tr>
<td>8.429</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1529_s0/COUT</td>
</tr>
<tr>
<td>8.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1530_s0/CIN</td>
</tr>
<tr>
<td>8.479</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1530_s0/COUT</td>
</tr>
<tr>
<td>8.479</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1531_s0/CIN</td>
</tr>
<tr>
<td>8.529</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1531_s0/COUT</td>
</tr>
<tr>
<td>8.529</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1532_s0/CIN</td>
</tr>
<tr>
<td>8.579</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1532_s0/COUT</td>
</tr>
<tr>
<td>8.579</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1533_s0/CIN</td>
</tr>
<tr>
<td>8.629</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1533_s0/COUT</td>
</tr>
<tr>
<td>8.629</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1534_s0/CIN</td>
</tr>
<tr>
<td>8.679</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1534_s0/COUT</td>
</tr>
<tr>
<td>8.679</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1535_s0/CIN</td>
</tr>
<tr>
<td>8.729</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1535_s0/COUT</td>
</tr>
<tr>
<td>8.729</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1536_s0/CIN</td>
</tr>
<tr>
<td>8.779</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1536_s0/COUT</td>
</tr>
<tr>
<td>8.779</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1537_s0/CIN</td>
</tr>
<tr>
<td>8.829</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1537_s0/COUT</td>
</tr>
<tr>
<td>8.829</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1538_s0/CIN</td>
</tr>
<tr>
<td>8.879</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1538_s0/COUT</td>
</tr>
<tr>
<td>8.879</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1539_s0/CIN</td>
</tr>
<tr>
<td>8.929</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1539_s0/COUT</td>
</tr>
<tr>
<td>8.929</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1540_s0/CIN</td>
</tr>
<tr>
<td>8.979</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1540_s0/COUT</td>
</tr>
<tr>
<td>8.979</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1541_s0/CIN</td>
</tr>
<tr>
<td>9.029</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1541_s0/COUT</td>
</tr>
<tr>
<td>9.029</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1542_s0/CIN</td>
</tr>
<tr>
<td>9.079</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1542_s0/COUT</td>
</tr>
<tr>
<td>9.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1543_s0/CIN</td>
</tr>
<tr>
<td>9.129</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1543_s0/COUT</td>
</tr>
<tr>
<td>9.129</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1544_s0/CIN</td>
</tr>
<tr>
<td>9.179</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1544_s0/COUT</td>
</tr>
<tr>
<td>9.179</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1545_s0/CIN</td>
</tr>
<tr>
<td>9.229</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1545_s0/COUT</td>
</tr>
<tr>
<td>9.229</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1546_s0/CIN</td>
</tr>
<tr>
<td>9.279</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1546_s0/COUT</td>
</tr>
<tr>
<td>9.279</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1547_s0/CIN</td>
</tr>
<tr>
<td>9.329</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1547_s0/COUT</td>
</tr>
<tr>
<td>9.329</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1548_s0/CIN</td>
</tr>
<tr>
<td>9.379</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1548_s0/COUT</td>
</tr>
<tr>
<td>9.379</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1549_s0/CIN</td>
</tr>
<tr>
<td>9.429</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1549_s0/COUT</td>
</tr>
<tr>
<td>9.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1550_s0/CIN</td>
</tr>
<tr>
<td>9.479</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1550_s0/COUT</td>
</tr>
<tr>
<td>9.479</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1551_s0/CIN</td>
</tr>
<tr>
<td>9.529</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1551_s0/COUT</td>
</tr>
<tr>
<td>9.529</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1552_s0/CIN</td>
</tr>
<tr>
<td>9.579</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1552_s0/COUT</td>
</tr>
<tr>
<td>9.579</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1553_s0/CIN</td>
</tr>
<tr>
<td>9.629</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1553_s0/COUT</td>
</tr>
<tr>
<td>9.629</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1554_s0/CIN</td>
</tr>
<tr>
<td>9.679</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1554_s0/COUT</td>
</tr>
<tr>
<td>9.679</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>machine/n1555_s0/CIN</td>
</tr>
<tr>
<td>9.729</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n1555_s0/COUT</td>
</tr>
<tr>
<td>10.104</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8812_s19/I0</td>
</tr>
<tr>
<td>10.630</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8812_s19/F</td>
</tr>
<tr>
<td>11.005</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8812_s17/I3</td>
</tr>
<tr>
<td>11.268</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>machine/n8812_s17/F</td>
</tr>
<tr>
<td>11.643</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8812_s14/I3</td>
</tr>
<tr>
<td>11.905</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8812_s14/F</td>
</tr>
<tr>
<td>12.280</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8812_s11/I1</td>
</tr>
<tr>
<td>12.796</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>machine/n8812_s11/F</td>
</tr>
<tr>
<td>13.171</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/n8840_s7/I3</td>
</tr>
<tr>
<td>13.434</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>machine/n8840_s7/F</td>
</tr>
<tr>
<td>13.809</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/pc_next_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>i_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>80.363</td>
<td>0.362</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>i_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>80.738</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>machine/pc_next_3_s0/CLK</td>
</tr>
<tr>
<td>80.674</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>machine/pc_next_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>80.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.689, 51.172%; route: 6.000, 45.902%; tC2Q: 0.382, 2.926%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
