Parameter,Value at tick,Value at Tick
CPU_0_runs,600.perlbench_s-210B.champsimtrace.xz,600.perlbench_s-210B.champsimtrace.xz
CPU_1_runs,600.perlbench_s-210B.champsimtrace.xz,600.perlbench_s-210B.champsimtrace.xz
Warmup_complete_CPU_0,0 hr 0 min 0,0 hr 0 min 0
Warmup_complete_CPU_1,0 hr 0 min 0,0 hr 0 min 0
Finished_CPU_0,0 hr 0 min 0,0 hr 0 min 0
Finished_CPU_1,0 hr 0 min 1,0 hr 0 min 1
CPU_0_branch_predictor,Bimodal,Bimodal
CPU_1_branch_predictor,Bimodal,Bimodal
warmup_instructions,2000,2000
simulation_instructions,5000,5000
number_of_cpus,2,2
off_chip_dram_size,4,4
gib_channels,1,1
width,64,64
data_rate,3200,3200
virtualmemory_physical_capacity,8588881920,8588881920
num_ppages,2096895,2096895
virtualmemory_page_size,4096,4096
log2_page_size,12,12
cpu0_basic_btb_sets,1024,1024
cpu0_basic_btb_ways,8,8
cpu0_basic_btb_indirect_buffer_size,4096,4096
cpu0_basic_btb_ras_size,64,64
cpu1_basic_btb_sets,1024,1024
cpu1_basic_btb_ways,8,8
cpu1_basic_btb_indirect_buffer_size,4096,4096
cpu1_basic_btb_ras_size,64,64
warmup_complete_cpu_0_instructions,2035,2035
cpu0_warmup_cycles,690,690
cpu0_warmup_simulation_time,0,0
warmup_complete_cpu_1_instructions,2003,2003
cpu1_warmup_cycles,690,690
cpu1_warmup_simulation_time,0,0
finished_cpu_0_instructions,5003,5003
cpu0_finished_cycles,2494,2494
cpu0_finished_cumulative_ipc,2.00601,2.00601
cpu0_finished_simulation_time,0,0
finished_cpu_1_instructions,5000,5000
cpu1_finished_cycles,2653,2653
cpu1_finished_cumulative_ipc,1.88466,1.88466
cpu1_finished_simulation_time,0,0
total_stats_cpu_0_cumulative_ipc,2.01545,2.01545
total_stats_cpu0_instructions,5347,5347
total_stats_cpu0_cycles,2653,2653
total_stats_cpu0_dtlb_total_____access,900,900
total_stats_cpu0_hit,900,900
total_stats_cpu0_miss,0,0
total_stats_cpu0_dtlb_load______access,498,498
total_stats_cpu0_hit,498,498
total_stats_cpu0_miss,0,0
total_stats_cpu0_dtlb_rfo_______access,402,402
total_stats_cpu0_hit,402,402
total_stats_cpu0_miss,0,0
total_stats_cpu0_dtlb_prefetch__access,0,0
total_stats_cpu0_hit,0,0
total_stats_cpu0_miss,0,0
total_stats_cpu0_dtlb_writeback_access,0,0
total_stats_cpu0_hit,0,0
total_stats_cpu0_miss,0,0
total_stats_cpu0_itlb_total_____access,340,340
total_stats_cpu0_hit,340,340
total_stats_cpu0_miss,0,0
total_stats_cpu0_itlb_load______access,340,340
total_stats_cpu0_hit,340,340
total_stats_cpu0_miss,0,0
total_stats_cpu0_itlb_rfo_______access,0,0
total_stats_cpu0_hit,0,0
total_stats_cpu0_miss,0,0
total_stats_cpu0_itlb_prefetch__access,0,0
total_stats_cpu0_hit,0,0
total_stats_cpu0_miss,0,0
total_stats_cpu0_itlb_writeback_access,0,0
total_stats_cpu0_hit,0,0
total_stats_cpu0_miss,0,0
total_stats_cpu0_l1i_total_____access,184,184
total_stats_cpu0_hit,184,184
total_stats_cpu0_miss,0,0
total_stats_cpu0_l1i_load______access,184,184
total_stats_cpu0_hit,184,184
total_stats_cpu0_miss,0,0
total_stats_cpu0_l1i_rfo_______access,0,0
total_stats_cpu0_hit,0,0
total_stats_cpu0_miss,0,0
total_stats_cpu0_l1i_prefetch__access,0,0
total_stats_cpu0_hit,0,0
total_stats_cpu0_miss,0,0
total_stats_cpu0_l1i_writeback_access,0,0
total_stats_cpu0_hit,0,0
total_stats_cpu0_miss,0,0
total_stats_cpu0_l1d_total_____access,1723,1723
total_stats_cpu0_hit,1719,1719
total_stats_cpu0_miss,4,4
total_stats_cpu0_l1d_load______access,556,556
total_stats_cpu0_hit,552,552
total_stats_cpu0_miss,4,4
total_stats_cpu0_l1d_rfo_______access,1167,1167
total_stats_cpu0_hit,1167,1167
total_stats_cpu0_miss,0,0
total_stats_cpu0_l1d_prefetch__access,0,0
total_stats_cpu0_hit,0,0
total_stats_cpu0_miss,0,0
total_stats_cpu0_l1d_writeback_access,0,0
total_stats_cpu0_hit,0,0
total_stats_cpu0_miss,0,0
total_stats_cpu0_l2c_total_____access,4,4
total_stats_cpu0_hit,0,0
total_stats_cpu0_miss,4,4
total_stats_cpu0_l2c_load______access,4,4
total_stats_cpu0_hit,0,0
total_stats_cpu0_miss,4,4
total_stats_cpu0_l2c_rfo_______access,0,0
total_stats_cpu0_hit,0,0
total_stats_cpu0_miss,0,0
total_stats_cpu0_l2c_prefetch__access,0,0
total_stats_cpu0_hit,0,0
total_stats_cpu0_miss,0,0
total_stats_cpu0_l2c_writeback_access,0,0
total_stats_cpu0_hit,0,0
total_stats_cpu0_miss,0,0
total_stats_cpu0_llc_total_____access,4,4
total_stats_cpu0_hit,0,0
total_stats_cpu0_miss,4,4
total_stats_cpu0_llc_load______access,4,4
total_stats_cpu0_hit,0,0
total_stats_cpu0_miss,4,4
total_stats_cpu0_llc_rfo_______access,0,0
total_stats_cpu0_hit,0,0
total_stats_cpu0_miss,0,0
total_stats_cpu0_llc_prefetch__access,0,0
total_stats_cpu0_hit,0,0
total_stats_cpu0_miss,0,0
total_stats_cpu0_llc_writeback_access,0,0
total_stats_cpu0_hit,0,0
total_stats_cpu0_miss,0,0
total_stats_cpu_1_cumulative_ipc,1.88466,1.88466
total_stats_cpu1_instructions,5000,5000
total_stats_cpu1_cycles,2653,2653
total_stats_cpu1_dtlb_total_____access,842,842
total_stats_cpu1_hit,842,842
total_stats_cpu1_miss,0,0
total_stats_cpu1_dtlb_load______access,467,467
total_stats_cpu1_hit,467,467
total_stats_cpu1_miss,0,0
total_stats_cpu1_dtlb_rfo_______access,375,375
total_stats_cpu1_hit,375,375
total_stats_cpu1_miss,0,0
total_stats_cpu1_dtlb_prefetch__access,0,0
total_stats_cpu1_hit,0,0
total_stats_cpu1_miss,0,0
total_stats_cpu1_dtlb_writeback_access,0,0
total_stats_cpu1_hit,0,0
total_stats_cpu1_miss,0,0
total_stats_cpu1_itlb_total_____access,326,326
total_stats_cpu1_hit,326,326
total_stats_cpu1_miss,0,0
total_stats_cpu1_itlb_load______access,326,326
total_stats_cpu1_hit,326,326
total_stats_cpu1_miss,0,0
total_stats_cpu1_itlb_rfo_______access,0,0
total_stats_cpu1_hit,0,0
total_stats_cpu1_miss,0,0
total_stats_cpu1_itlb_prefetch__access,0,0
total_stats_cpu1_hit,0,0
total_stats_cpu1_miss,0,0
total_stats_cpu1_itlb_writeback_access,0,0
total_stats_cpu1_hit,0,0
total_stats_cpu1_miss,0,0
total_stats_cpu1_l1i_total_____access,196,196
total_stats_cpu1_hit,196,196
total_stats_cpu1_miss,0,0
total_stats_cpu1_l1i_load______access,196,196
total_stats_cpu1_hit,196,196
total_stats_cpu1_miss,0,0
total_stats_cpu1_l1i_rfo_______access,0,0
total_stats_cpu1_hit,0,0
total_stats_cpu1_miss,0,0
total_stats_cpu1_l1i_prefetch__access,0,0
total_stats_cpu1_hit,0,0
total_stats_cpu1_miss,0,0
total_stats_cpu1_l1i_writeback_access,0,0
total_stats_cpu1_hit,0,0
total_stats_cpu1_miss,0,0
total_stats_cpu1_l1d_total_____access,1595,1595
total_stats_cpu1_hit,1591,1591
total_stats_cpu1_miss,4,4
total_stats_cpu1_l1d_load______access,530,530
total_stats_cpu1_hit,526,526
total_stats_cpu1_miss,4,4
total_stats_cpu1_l1d_rfo_______access,1065,1065
total_stats_cpu1_hit,1065,1065
total_stats_cpu1_miss,0,0
total_stats_cpu1_l1d_prefetch__access,0,0
total_stats_cpu1_hit,0,0
total_stats_cpu1_miss,0,0
total_stats_cpu1_l1d_writeback_access,0,0
total_stats_cpu1_hit,0,0
total_stats_cpu1_miss,0,0
total_stats_cpu1_l2c_total_____access,4,4
total_stats_cpu1_hit,0,0
total_stats_cpu1_miss,4,4
total_stats_cpu1_l2c_load______access,4,4
total_stats_cpu1_hit,0,0
total_stats_cpu1_miss,4,4
total_stats_cpu1_l2c_rfo_______access,0,0
total_stats_cpu1_hit,0,0
total_stats_cpu1_miss,0,0
total_stats_cpu1_l2c_prefetch__access,0,0
total_stats_cpu1_hit,0,0
total_stats_cpu1_miss,0,0
total_stats_cpu1_l2c_writeback_access,0,0
total_stats_cpu1_hit,0,0
total_stats_cpu1_miss,0,0
total_stats_cpu1_llc_total_____access,4,4
total_stats_cpu1_hit,0,0
total_stats_cpu1_miss,4,4
total_stats_cpu1_llc_load______access,4,4
total_stats_cpu1_hit,0,0
total_stats_cpu1_miss,4,4
total_stats_cpu1_llc_rfo_______access,0,0
total_stats_cpu1_hit,0,0
total_stats_cpu1_miss,0,0
total_stats_cpu1_llc_prefetch__access,0,0
total_stats_cpu1_hit,0,0
total_stats_cpu1_miss,0,0
total_stats_cpu1_llc_writeback_access,0,0
total_stats_cpu1_hit,0,0
total_stats_cpu1_miss,0,0
cpu_0_cumulative_ipc,2.00601,2.00601
instructions,5003,5003
cycles,2494,2494
cpu0_dtlb_total_____access,879,879
hit,879,879
miss,0,0
cpu0_dtlb_load______access,483,483
hit,483,483
miss,0,0
cpu0_dtlb_rfo_______access,396,396
hit,396,396
miss,0,0
cpu0_dtlb_prefetch__access,0,0
hit,0,0
miss,0,0
cpu0_dtlb_writeback_access,0,0
hit,0,0
miss,0,0
cpu0_dtlb_translation_access,0,0
hit,0,0
miss,0,0
cpu0_dtlb_prefetch__requested,0,0
issued,0,0
useful,0,0
useless,0,0
cpu0_dtlb_average_miss_latency,-n,-n
cpu0_itlb_total_____access,322,322
hit,322,322
miss,0,0
cpu0_itlb_load______access,322,322
hit,322,322
miss,0,0
cpu0_itlb_rfo_______access,0,0
hit,0,0
miss,0,0
cpu0_itlb_prefetch__access,0,0
hit,0,0
miss,0,0
cpu0_itlb_writeback_access,0,0
hit,0,0
miss,0,0
cpu0_itlb_translation_access,0,0
hit,0,0
miss,0,0
cpu0_itlb_prefetch__requested,0,0
issued,0,0
useful,0,0
useless,0,0
cpu0_itlb_average_miss_latency,-n,-n
cpu0_l1i_total_____access,184,184
hit,184,184
miss,0,0
cpu0_l1i_load______access,184,184
hit,184,184
miss,0,0
cpu0_l1i_rfo_______access,0,0
hit,0,0
miss,0,0
cpu0_l1i_prefetch__access,0,0
hit,0,0
miss,0,0
cpu0_l1i_writeback_access,0,0
hit,0,0
miss,0,0
cpu0_l1i_translation_access,0,0
hit,0,0
miss,0,0
cpu0_l1i_prefetch__requested,0,0
issued,0,0
useful,0,0
useless,0,0
cpu0_l1i_average_miss_latency,-n,-n
cpu0_l1d_total_____access,1614,1614
hit,1610,1610
miss,4,4
cpu0_l1d_load______access,537,537
hit,533,533
miss,4,4
cpu0_l1d_rfo_______access,1077,1077
hit,1077,1077
miss,0,0
cpu0_l1d_prefetch__access,0,0
hit,0,0
miss,0,0
cpu0_l1d_writeback_access,0,0
hit,0,0
miss,0,0
cpu0_l1d_translation_access,0,0
hit,0,0
miss,0,0
cpu0_l1d_prefetch__requested,0,0
issued,0,0
useful,0,0
useless,0,0
cpu0_l1d_average_miss_latency,194.75,194.75
cpu0_l2c_total_____access,4,4
hit,0,0
miss,4,4
cpu0_l2c_load______access,4,4
hit,0,0
miss,4,4
cpu0_l2c_rfo_______access,0,0
hit,0,0
miss,0,0
cpu0_l2c_prefetch__access,0,0
hit,0,0
miss,0,0
cpu0_l2c_writeback_access,0,0
hit,0,0
miss,0,0
cpu0_l2c_translation_access,0,0
hit,0,0
miss,0,0
cpu0_l2c_prefetch__requested,0,0
issued,0,0
useful,0,0
useless,0,0
cpu0_l2c_average_miss_latency,183.5,183.5
llc_total_____access,4,4
hit,0,0
miss,4,4
llc_load______access,4,4
hit,0,0
miss,4,4
llc_rfo_______access,0,0
hit,0,0
miss,0,0
llc_prefetch__access,0,0
hit,0,0
miss,0,0
llc_writeback_access,0,0
hit,0,0
miss,0,0
llc_translation_access,0,0
hit,0,0
miss,0,0
llc_prefetch__requested,0,0
issued,0,0
useful,0,0
useless,0,0
llc_average_miss_latency,363,363
cpu_1_cumulative_ipc,1.88466,1.88466
instructions,5000,5000
cycles,2653,2653
cpu1_dtlb_total_____access,842,842
hit,842,842
miss,0,0
cpu1_dtlb_load______access,467,467
hit,467,467
miss,0,0
cpu1_dtlb_rfo_______access,375,375
hit,375,375
miss,0,0
cpu1_dtlb_prefetch__access,0,0
hit,0,0
miss,0,0
cpu1_dtlb_writeback_access,0,0
hit,0,0
miss,0,0
cpu1_dtlb_translation_access,0,0
hit,0,0
miss,0,0
cpu1_dtlb_prefetch__requested,0,0
issued,0,0
useful,0,0
useless,0,0
cpu1_dtlb_average_miss_latency,-n,-n
cpu1_itlb_total_____access,326,326
hit,326,326
miss,0,0
cpu1_itlb_load______access,326,326
hit,326,326
miss,0,0
cpu1_itlb_rfo_______access,0,0
hit,0,0
miss,0,0
cpu1_itlb_prefetch__access,0,0
hit,0,0
miss,0,0
cpu1_itlb_writeback_access,0,0
hit,0,0
miss,0,0
cpu1_itlb_translation_access,0,0
hit,0,0
miss,0,0
cpu1_itlb_prefetch__requested,0,0
issued,0,0
useful,0,0
useless,0,0
cpu1_itlb_average_miss_latency,-n,-n
cpu1_l1i_total_____access,196,196
hit,196,196
miss,0,0
cpu1_l1i_load______access,196,196
hit,196,196
miss,0,0
cpu1_l1i_rfo_______access,0,0
hit,0,0
miss,0,0
cpu1_l1i_prefetch__access,0,0
hit,0,0
miss,0,0
cpu1_l1i_writeback_access,0,0
hit,0,0
miss,0,0
cpu1_l1i_translation_access,0,0
hit,0,0
miss,0,0
cpu1_l1i_prefetch__requested,0,0
issued,0,0
useful,0,0
useless,0,0
cpu1_l1i_average_miss_latency,-n,-n
cpu1_l1d_total_____access,1595,1595
hit,1591,1591
miss,4,4
cpu1_l1d_load______access,530,530
hit,526,526
miss,4,4
cpu1_l1d_rfo_______access,1065,1065
hit,1065,1065
miss,0,0
cpu1_l1d_prefetch__access,0,0
hit,0,0
miss,0,0
cpu1_l1d_writeback_access,0,0
hit,0,0
miss,0,0
cpu1_l1d_translation_access,0,0
hit,0,0
miss,0,0
cpu1_l1d_prefetch__requested,0,0
issued,0,0
useful,0,0
useless,0,0
cpu1_l1d_average_miss_latency,233.25,233.25
cpu1_l2c_total_____access,4,4
hit,0,0
miss,4,4
cpu1_l2c_load______access,4,4
hit,0,0
miss,4,4
cpu1_l2c_rfo_______access,0,0
hit,0,0
miss,0,0
cpu1_l2c_prefetch__access,0,0
hit,0,0
miss,0,0
cpu1_l2c_writeback_access,0,0
hit,0,0
miss,0,0
cpu1_l2c_translation_access,0,0
hit,0,0
miss,0,0
cpu1_l2c_prefetch__requested,0,0
issued,0,0
useful,0,0
useless,0,0
cpu1_l2c_average_miss_latency,222,222
llc_total_____access,4,4
hit,0,0
miss,4,4
llc_load______access,4,4
hit,0,0
miss,4,4
llc_rfo_______access,0,0
hit,0,0
miss,0,0
llc_prefetch__access,0,0
hit,0,0
miss,0,0
llc_writeback_access,0,0
hit,0,0
miss,0,0
llc_translation_access,0,0
hit,0,0
miss,0,0
llc_prefetch__requested,0,0
issued,0,0
useful,0,0
useless,0,0
llc_average_miss_latency,363,363
dram_channel0_rq_row_buffer_hit,0,0
dram_channel0_row_buffer_miss,8,8
dram_channel0dbus_avg_congested_cycle,-,-
dram_channel0_wq_row_buffer_hit,0,0
dram_channel0_row_buffer_miss,0,0
dram_channel0_full,0,0
cpu_0_branch_prediction_accuracy,98.5075,98.5075
cpu0_%_mpki,2.04385,2.04385
cpu0_average_rob_occupancy_at_mispredict,238.182,238.182
cpu0_branch_direct_jump,0,0
cpu0_branch_indirect,0,0
cpu0_branch_conditional,2.05723,2.05723
cpu0_branch_direct_call,0,0
cpu0_branch_indirect_call,0,0
cpu0_branch_return,0,0
cpu_1_branch_prediction_accuracy,98.5955,98.5955
cpu1_%_mpki,1.9988,1.9988
cpu1_average_rob_occupancy_at_mispredict,249.7,249.7
cpu1_branch_direct_jump,0,0
cpu1_branch_indirect,0,0
cpu1_branch_conditional,2,2
cpu1_branch_direct_call,0,0
cpu1_branch_indirect_call,0,0
cpu1_branch_return,0,0
