Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Sep  9 10:51:02 2021
| Host         : LEO-DEV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file IIR16bit_timing_summary_routed.rpt -pb IIR16bit_timing_summary_routed.pb -rpx IIR16bit_timing_summary_routed.rpx -warn_on_violation
| Design       : IIR16bit
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
  22666.615        0.000                      0                   64        0.151        0.000                      0                   64    11337.499        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)             Period(ns)      Frequency(MHz)
-----        ------------             ----------      --------------
clock_44100  {0.000 11338.000}        22676.000       0.044           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_44100     22666.615        0.000                      0                   64        0.151        0.000                      0                   64    11337.499        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_44100
  To Clock:  clock_44100

Setup :            0  Failing Endpoints,  Worst Slack    22666.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    11337.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22666.615ns  (required time - arrival time)
  Source:                 filter/GEN[0].REGx/GEN[0].DFFx/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            filter/GEN[0].REGx/GEN[14].DFFx/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock_44100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clock_44100 rise@22676.000ns - clock_44100 rise@0.000ns)
  Data Path Delay:        9.218ns  (logic 2.242ns (24.322%)  route 6.976ns (75.678%))
  Logic Levels:           7  (LUT5=6 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 22681.029 - 22676.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.747     5.485    filter/GEN[0].REGx/GEN[0].DFFx/clk_IBUF_BUFG
    SLICE_X40Y15         FDCE                                         r  filter/GEN[0].REGx/GEN[0].DFFx/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDCE (Prop_fdce_C_Q)         0.456     5.941 r  filter/GEN[0].REGx/GEN[0].DFFx/q_reg/Q
                         net (fo=8, routed)           1.052     6.993    filter/GEN[0].REGx/GEN[1].DFFx/q_reg_2
    SLICE_X40Y16         LUT6 (Prop_lut6_I3_O)        0.124     7.117 r  filter/GEN[0].REGx/GEN[1].DFFx/q_i_2__5/O
                         net (fo=3, routed)           0.945     8.061    filter/GEN[0].REGx/GEN[3].DFFx/carries_3
    SLICE_X40Y17         LUT5 (Prop_lut5_I2_O)        0.152     8.213 r  filter/GEN[0].REGx/GEN[3].DFFx/q_i_2__4/O
                         net (fo=3, routed)           0.836     9.049    filter/GEN[0].REGx/GEN[5].DFFx/carries_5
    SLICE_X39Y18         LUT5 (Prop_lut5_I2_O)        0.354     9.403 r  filter/GEN[0].REGx/GEN[5].DFFx/q_i_2__3/O
                         net (fo=3, routed)           0.982    10.385    filter/GEN[0].REGx/GEN[7].DFFx/carries_7
    SLICE_X40Y19         LUT5 (Prop_lut5_I2_O)        0.354    10.739 r  filter/GEN[0].REGx/GEN[7].DFFx/q_i_2__2/O
                         net (fo=3, routed)           0.860    11.599    filter/GEN[0].REGx/GEN[9].DFFx/carries_9
    SLICE_X41Y18         LUT5 (Prop_lut5_I2_O)        0.352    11.951 r  filter/GEN[0].REGx/GEN[9].DFFx/q_i_2__1/O
                         net (fo=3, routed)           0.973    12.924    filter/GEN[0].REGx/GEN[11].DFFx/carries_11
    SLICE_X42Y16         LUT5 (Prop_lut5_I2_O)        0.326    13.250 r  filter/GEN[0].REGx/GEN[11].DFFx/y_OBUF[13]_inst_i_2/O
                         net (fo=5, routed)           0.522    13.772    filter/GEN[0].REGx/GEN[14].DFFx/carries_13
    SLICE_X43Y16         LUT5 (Prop_lut5_I3_O)        0.124    13.896 r  filter/GEN[0].REGx/GEN[14].DFFx/q_i_1__1/O
                         net (fo=3, routed)           0.807    14.703    filter/GEN[0].REGx/GEN[14].DFFx/samples[0]_2[0]
    SLICE_X43Y17         FDCE                                         r  filter/GEN[0].REGx/GEN[14].DFFx/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_44100 rise edge)
                                                  22676.000 22676.000 r  
    U14                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490 22677.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 22679.371    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22679.463 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.568 22681.031    filter/GEN[0].REGx/GEN[14].DFFx/clk_IBUF_BUFG
    SLICE_X43Y17         FDCE                                         r  filter/GEN[0].REGx/GEN[14].DFFx/q_reg/C
                         clock pessimism              0.430 22681.461    
                         clock uncertainty           -0.035 22681.426    
    SLICE_X43Y17         FDCE (Setup_fdce_C_D)       -0.105 22681.320    filter/GEN[0].REGx/GEN[14].DFFx/q_reg
  -------------------------------------------------------------------
                         required time                      22681.318    
                         arrival time                         -14.703    
  -------------------------------------------------------------------
                         slack                              22666.615    

Slack (MET) :             22666.918ns  (required time - arrival time)
  Source:                 filter/GEN[0].REGx/GEN[0].DFFx/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            filter/GEN[0].REGx/GEN[15].DFFx/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock_44100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clock_44100 rise@22676.000ns - clock_44100 rise@0.000ns)
  Data Path Delay:        9.051ns  (logic 2.366ns (26.139%)  route 6.685ns (73.861%))
  Logic Levels:           8  (LUT3=1 LUT5=6 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 22681.029 - 22676.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.747     5.485    filter/GEN[0].REGx/GEN[0].DFFx/clk_IBUF_BUFG
    SLICE_X40Y15         FDCE                                         r  filter/GEN[0].REGx/GEN[0].DFFx/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDCE (Prop_fdce_C_Q)         0.456     5.941 r  filter/GEN[0].REGx/GEN[0].DFFx/q_reg/Q
                         net (fo=8, routed)           1.052     6.993    filter/GEN[0].REGx/GEN[1].DFFx/q_reg_2
    SLICE_X40Y16         LUT6 (Prop_lut6_I3_O)        0.124     7.117 r  filter/GEN[0].REGx/GEN[1].DFFx/q_i_2__5/O
                         net (fo=3, routed)           0.945     8.061    filter/GEN[0].REGx/GEN[3].DFFx/carries_3
    SLICE_X40Y17         LUT5 (Prop_lut5_I2_O)        0.152     8.213 r  filter/GEN[0].REGx/GEN[3].DFFx/q_i_2__4/O
                         net (fo=3, routed)           0.836     9.049    filter/GEN[0].REGx/GEN[5].DFFx/carries_5
    SLICE_X39Y18         LUT5 (Prop_lut5_I2_O)        0.354     9.403 r  filter/GEN[0].REGx/GEN[5].DFFx/q_i_2__3/O
                         net (fo=3, routed)           0.982    10.385    filter/GEN[0].REGx/GEN[7].DFFx/carries_7
    SLICE_X40Y19         LUT5 (Prop_lut5_I2_O)        0.354    10.739 r  filter/GEN[0].REGx/GEN[7].DFFx/q_i_2__2/O
                         net (fo=3, routed)           0.860    11.599    filter/GEN[0].REGx/GEN[9].DFFx/carries_9
    SLICE_X41Y18         LUT5 (Prop_lut5_I2_O)        0.352    11.951 r  filter/GEN[0].REGx/GEN[9].DFFx/q_i_2__1/O
                         net (fo=3, routed)           0.973    12.924    filter/GEN[0].REGx/GEN[11].DFFx/carries_11
    SLICE_X42Y16         LUT5 (Prop_lut5_I2_O)        0.326    13.250 r  filter/GEN[0].REGx/GEN[11].DFFx/y_OBUF[13]_inst_i_2/O
                         net (fo=5, routed)           0.887    14.137    filter/GEN[0].REGx/GEN[11].DFFx/carries_13
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.124    14.261 r  filter/GEN[0].REGx/GEN[11].DFFx/q_i_2__0/O
                         net (fo=1, routed)           0.151    14.412    filter/GEN[0].REGx/GEN[15].DFFx/carries_14_0
    SLICE_X43Y17         LUT5 (Prop_lut5_I3_O)        0.124    14.536 r  filter/GEN[0].REGx/GEN[15].DFFx/q_i_1__0/O
                         net (fo=2, routed)           0.000    14.536    filter/GEN[0].REGx/GEN[15].DFFx/samples[0]_2[15]
    SLICE_X43Y17         FDCE                                         r  filter/GEN[0].REGx/GEN[15].DFFx/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_44100 rise edge)
                                                  22676.000 22676.000 r  
    U14                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490 22677.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 22679.371    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22679.463 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.568 22681.031    filter/GEN[0].REGx/GEN[15].DFFx/clk_IBUF_BUFG
    SLICE_X43Y17         FDCE                                         r  filter/GEN[0].REGx/GEN[15].DFFx/q_reg/C
                         clock pessimism              0.430 22681.461    
                         clock uncertainty           -0.035 22681.426    
    SLICE_X43Y17         FDCE (Setup_fdce_C_D)        0.031 22681.457    filter/GEN[0].REGx/GEN[15].DFFx/q_reg
  -------------------------------------------------------------------
                         required time                      22681.455    
                         arrival time                         -14.536    
  -------------------------------------------------------------------
                         slack                              22666.918    

Slack (MET) :             22667.271ns  (required time - arrival time)
  Source:                 filter/GEN[0].REGx/GEN[0].DFFx/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            filter/GEN[0].REGx/GEN[11].DFFx/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock_44100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clock_44100 rise@22676.000ns - clock_44100 rise@0.000ns)
  Data Path Delay:        8.417ns  (logic 2.144ns (25.473%)  route 6.273ns (74.527%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 22681.029 - 22676.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.747     5.485    filter/GEN[0].REGx/GEN[0].DFFx/clk_IBUF_BUFG
    SLICE_X40Y15         FDCE                                         r  filter/GEN[0].REGx/GEN[0].DFFx/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDCE (Prop_fdce_C_Q)         0.456     5.941 r  filter/GEN[0].REGx/GEN[0].DFFx/q_reg/Q
                         net (fo=8, routed)           1.052     6.993    filter/GEN[0].REGx/GEN[1].DFFx/q_reg_2
    SLICE_X40Y16         LUT6 (Prop_lut6_I3_O)        0.124     7.117 r  filter/GEN[0].REGx/GEN[1].DFFx/q_i_2__5/O
                         net (fo=3, routed)           0.945     8.061    filter/GEN[0].REGx/GEN[3].DFFx/carries_3
    SLICE_X40Y17         LUT5 (Prop_lut5_I2_O)        0.152     8.213 r  filter/GEN[0].REGx/GEN[3].DFFx/q_i_2__4/O
                         net (fo=3, routed)           0.836     9.049    filter/GEN[0].REGx/GEN[5].DFFx/carries_5
    SLICE_X39Y18         LUT5 (Prop_lut5_I2_O)        0.354     9.403 r  filter/GEN[0].REGx/GEN[5].DFFx/q_i_2__3/O
                         net (fo=3, routed)           0.982    10.385    filter/GEN[0].REGx/GEN[7].DFFx/carries_7
    SLICE_X40Y19         LUT5 (Prop_lut5_I2_O)        0.354    10.739 r  filter/GEN[0].REGx/GEN[7].DFFx/q_i_2__2/O
                         net (fo=3, routed)           0.860    11.599    filter/GEN[0].REGx/GEN[9].DFFx/carries_9
    SLICE_X41Y18         LUT5 (Prop_lut5_I2_O)        0.352    11.951 r  filter/GEN[0].REGx/GEN[9].DFFx/q_i_2__1/O
                         net (fo=3, routed)           0.973    12.924    filter/GEN[0].REGx/GEN[11].DFFx/carries_11
    SLICE_X42Y16         LUT3 (Prop_lut3_I2_O)        0.352    13.276 r  filter/GEN[0].REGx/GEN[11].DFFx/q_i_1__4/O
                         net (fo=4, routed)           0.626    13.902    filter/GEN[0].REGx/GEN[11].DFFx/q_reg_1[0]
    SLICE_X43Y16         FDCE                                         r  filter/GEN[0].REGx/GEN[11].DFFx/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_44100 rise edge)
                                                  22676.000 22676.000 r  
    U14                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490 22677.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 22679.371    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22679.463 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.569 22681.033    filter/GEN[0].REGx/GEN[11].DFFx/clk_IBUF_BUFG
    SLICE_X43Y16         FDCE                                         r  filter/GEN[0].REGx/GEN[11].DFFx/q_reg/C
                         clock pessimism              0.430 22681.463    
                         clock uncertainty           -0.035 22681.428    
    SLICE_X43Y16         FDCE (Setup_fdce_C_D)       -0.251 22681.176    filter/GEN[0].REGx/GEN[11].DFFx/q_reg
  -------------------------------------------------------------------
                         required time                      22681.174    
                         arrival time                         -13.902    
  -------------------------------------------------------------------
                         slack                              22667.271    

Slack (MET) :             22667.562ns  (required time - arrival time)
  Source:                 filter/GEN[0].REGx/GEN[0].DFFx/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            filter/GEN[0].REGx/GEN[13].DFFx/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock_44100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clock_44100 rise@22676.000ns - clock_44100 rise@0.000ns)
  Data Path Delay:        8.406ns  (logic 2.242ns (26.671%)  route 6.164ns (73.329%))
  Logic Levels:           7  (LUT3=1 LUT5=5 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 22681.029 - 22676.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.747     5.485    filter/GEN[0].REGx/GEN[0].DFFx/clk_IBUF_BUFG
    SLICE_X40Y15         FDCE                                         r  filter/GEN[0].REGx/GEN[0].DFFx/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDCE (Prop_fdce_C_Q)         0.456     5.941 r  filter/GEN[0].REGx/GEN[0].DFFx/q_reg/Q
                         net (fo=8, routed)           1.052     6.993    filter/GEN[0].REGx/GEN[1].DFFx/q_reg_2
    SLICE_X40Y16         LUT6 (Prop_lut6_I3_O)        0.124     7.117 r  filter/GEN[0].REGx/GEN[1].DFFx/q_i_2__5/O
                         net (fo=3, routed)           0.945     8.061    filter/GEN[0].REGx/GEN[3].DFFx/carries_3
    SLICE_X40Y17         LUT5 (Prop_lut5_I2_O)        0.152     8.213 r  filter/GEN[0].REGx/GEN[3].DFFx/q_i_2__4/O
                         net (fo=3, routed)           0.836     9.049    filter/GEN[0].REGx/GEN[5].DFFx/carries_5
    SLICE_X39Y18         LUT5 (Prop_lut5_I2_O)        0.354     9.403 r  filter/GEN[0].REGx/GEN[5].DFFx/q_i_2__3/O
                         net (fo=3, routed)           0.982    10.385    filter/GEN[0].REGx/GEN[7].DFFx/carries_7
    SLICE_X40Y19         LUT5 (Prop_lut5_I2_O)        0.354    10.739 r  filter/GEN[0].REGx/GEN[7].DFFx/q_i_2__2/O
                         net (fo=3, routed)           0.860    11.599    filter/GEN[0].REGx/GEN[9].DFFx/carries_9
    SLICE_X41Y18         LUT5 (Prop_lut5_I2_O)        0.352    11.951 r  filter/GEN[0].REGx/GEN[9].DFFx/q_i_2__1/O
                         net (fo=3, routed)           0.973    12.924    filter/GEN[0].REGx/GEN[11].DFFx/carries_11
    SLICE_X42Y16         LUT5 (Prop_lut5_I2_O)        0.326    13.250 r  filter/GEN[0].REGx/GEN[11].DFFx/y_OBUF[13]_inst_i_2/O
                         net (fo=5, routed)           0.517    13.767    filter/GEN[0].REGx/GEN[13].DFFx/carries_13_0
    SLICE_X43Y16         LUT3 (Prop_lut3_I2_O)        0.124    13.891 r  filter/GEN[0].REGx/GEN[13].DFFx/q_i_1__2/O
                         net (fo=1, routed)           0.000    13.891    filter/GEN[0].REGx/GEN[13].DFFx/samples[0]_2[13]
    SLICE_X43Y16         FDCE                                         r  filter/GEN[0].REGx/GEN[13].DFFx/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_44100 rise edge)
                                                  22676.000 22676.000 r  
    U14                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490 22677.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 22679.371    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22679.463 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.569 22681.033    filter/GEN[0].REGx/GEN[13].DFFx/clk_IBUF_BUFG
    SLICE_X43Y16         FDCE                                         r  filter/GEN[0].REGx/GEN[13].DFFx/q_reg/C
                         clock pessimism              0.430 22681.463    
                         clock uncertainty           -0.035 22681.428    
    SLICE_X43Y16         FDCE (Setup_fdce_C_D)        0.029 22681.457    filter/GEN[0].REGx/GEN[13].DFFx/q_reg
  -------------------------------------------------------------------
                         required time                      22681.453    
                         arrival time                         -13.891    
  -------------------------------------------------------------------
                         slack                              22667.562    

Slack (MET) :             22668.242ns  (required time - arrival time)
  Source:                 filter/GEN[0].REGx/GEN[0].DFFx/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            filter/GEN[0].REGx/GEN[12].DFFx/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock_44100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clock_44100 rise@22676.000ns - clock_44100 rise@0.000ns)
  Data Path Delay:        7.666ns  (logic 2.118ns (27.629%)  route 5.548ns (72.371%))
  Logic Levels:           6  (LUT5=5 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 22681.029 - 22676.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.747     5.485    filter/GEN[0].REGx/GEN[0].DFFx/clk_IBUF_BUFG
    SLICE_X40Y15         FDCE                                         r  filter/GEN[0].REGx/GEN[0].DFFx/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDCE (Prop_fdce_C_Q)         0.456     5.941 r  filter/GEN[0].REGx/GEN[0].DFFx/q_reg/Q
                         net (fo=8, routed)           1.052     6.993    filter/GEN[0].REGx/GEN[1].DFFx/q_reg_2
    SLICE_X40Y16         LUT6 (Prop_lut6_I3_O)        0.124     7.117 r  filter/GEN[0].REGx/GEN[1].DFFx/q_i_2__5/O
                         net (fo=3, routed)           0.945     8.061    filter/GEN[0].REGx/GEN[3].DFFx/carries_3
    SLICE_X40Y17         LUT5 (Prop_lut5_I2_O)        0.152     8.213 r  filter/GEN[0].REGx/GEN[3].DFFx/q_i_2__4/O
                         net (fo=3, routed)           0.836     9.049    filter/GEN[0].REGx/GEN[5].DFFx/carries_5
    SLICE_X39Y18         LUT5 (Prop_lut5_I2_O)        0.354     9.403 r  filter/GEN[0].REGx/GEN[5].DFFx/q_i_2__3/O
                         net (fo=3, routed)           0.982    10.385    filter/GEN[0].REGx/GEN[7].DFFx/carries_7
    SLICE_X40Y19         LUT5 (Prop_lut5_I2_O)        0.354    10.739 r  filter/GEN[0].REGx/GEN[7].DFFx/q_i_2__2/O
                         net (fo=3, routed)           0.860    11.599    filter/GEN[0].REGx/GEN[9].DFFx/carries_9
    SLICE_X41Y18         LUT5 (Prop_lut5_I2_O)        0.352    11.951 r  filter/GEN[0].REGx/GEN[9].DFFx/q_i_2__1/O
                         net (fo=3, routed)           0.471    12.422    filter/GEN[0].REGx/GEN[12].DFFx/carries_11
    SLICE_X42Y16         LUT5 (Prop_lut5_I3_O)        0.326    12.748 r  filter/GEN[0].REGx/GEN[12].DFFx/q_i_1__3/O
                         net (fo=3, routed)           0.403    13.151    filter/GEN[0].REGx/GEN[12].DFFx/q_reg_0[0]
    SLICE_X42Y16         FDCE                                         r  filter/GEN[0].REGx/GEN[12].DFFx/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_44100 rise edge)
                                                  22676.000 22676.000 r  
    U14                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490 22677.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 22679.371    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22679.463 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.569 22681.033    filter/GEN[0].REGx/GEN[12].DFFx/clk_IBUF_BUFG
    SLICE_X42Y16         FDCE                                         r  filter/GEN[0].REGx/GEN[12].DFFx/q_reg/C
                         clock pessimism              0.430 22681.463    
                         clock uncertainty           -0.035 22681.428    
    SLICE_X42Y16         FDCE (Setup_fdce_C_D)       -0.031 22681.396    filter/GEN[0].REGx/GEN[12].DFFx/q_reg
  -------------------------------------------------------------------
                         required time                      22681.395    
                         arrival time                         -13.151    
  -------------------------------------------------------------------
                         slack                              22668.242    

Slack (MET) :             22669.104ns  (required time - arrival time)
  Source:                 filter/GEN[0].REGx/GEN[0].DFFx/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            filter/GEN[0].REGx/GEN[9].DFFx/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock_44100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clock_44100 rise@22676.000ns - clock_44100 rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 1.766ns (26.191%)  route 4.977ns (73.809%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 22681.027 - 22676.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.747     5.485    filter/GEN[0].REGx/GEN[0].DFFx/clk_IBUF_BUFG
    SLICE_X40Y15         FDCE                                         r  filter/GEN[0].REGx/GEN[0].DFFx/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDCE (Prop_fdce_C_Q)         0.456     5.941 r  filter/GEN[0].REGx/GEN[0].DFFx/q_reg/Q
                         net (fo=8, routed)           1.052     6.993    filter/GEN[0].REGx/GEN[1].DFFx/q_reg_2
    SLICE_X40Y16         LUT6 (Prop_lut6_I3_O)        0.124     7.117 r  filter/GEN[0].REGx/GEN[1].DFFx/q_i_2__5/O
                         net (fo=3, routed)           0.945     8.061    filter/GEN[0].REGx/GEN[3].DFFx/carries_3
    SLICE_X40Y17         LUT5 (Prop_lut5_I2_O)        0.152     8.213 r  filter/GEN[0].REGx/GEN[3].DFFx/q_i_2__4/O
                         net (fo=3, routed)           0.836     9.049    filter/GEN[0].REGx/GEN[5].DFFx/carries_5
    SLICE_X39Y18         LUT5 (Prop_lut5_I2_O)        0.354     9.403 r  filter/GEN[0].REGx/GEN[5].DFFx/q_i_2__3/O
                         net (fo=3, routed)           0.982    10.385    filter/GEN[0].REGx/GEN[7].DFFx/carries_7
    SLICE_X40Y19         LUT5 (Prop_lut5_I2_O)        0.354    10.739 r  filter/GEN[0].REGx/GEN[7].DFFx/q_i_2__2/O
                         net (fo=3, routed)           0.860    11.599    filter/GEN[0].REGx/GEN[9].DFFx/carries_9
    SLICE_X41Y18         LUT3 (Prop_lut3_I2_O)        0.326    11.925 r  filter/GEN[0].REGx/GEN[9].DFFx/q_i_1__6/O
                         net (fo=4, routed)           0.303    12.228    filter/GEN[0].REGx/GEN[9].DFFx/q_reg_1[0]
    SLICE_X41Y18         FDCE                                         r  filter/GEN[0].REGx/GEN[9].DFFx/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_44100 rise edge)
                                                  22676.000 22676.000 r  
    U14                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490 22677.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 22679.371    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22679.463 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.566 22681.029    filter/GEN[0].REGx/GEN[9].DFFx/clk_IBUF_BUFG
    SLICE_X41Y18         FDCE                                         r  filter/GEN[0].REGx/GEN[9].DFFx/q_reg/C
                         clock pessimism              0.430 22681.459    
                         clock uncertainty           -0.035 22681.424    
    SLICE_X41Y18         FDCE (Setup_fdce_C_D)       -0.093 22681.330    filter/GEN[0].REGx/GEN[9].DFFx/q_reg
  -------------------------------------------------------------------
                         required time                      22681.330    
                         arrival time                         -12.228    
  -------------------------------------------------------------------
                         slack                              22669.104    

Slack (MET) :             22669.121ns  (required time - arrival time)
  Source:                 filter/GEN[0].REGx/GEN[0].DFFx/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            filter/GEN[0].REGx/GEN[10].DFFx/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock_44100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clock_44100 rise@22676.000ns - clock_44100 rise@0.000ns)
  Data Path Delay:        6.749ns  (logic 1.766ns (26.167%)  route 4.983ns (73.833%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 22681.027 - 22676.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.747     5.485    filter/GEN[0].REGx/GEN[0].DFFx/clk_IBUF_BUFG
    SLICE_X40Y15         FDCE                                         r  filter/GEN[0].REGx/GEN[0].DFFx/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDCE (Prop_fdce_C_Q)         0.456     5.941 r  filter/GEN[0].REGx/GEN[0].DFFx/q_reg/Q
                         net (fo=8, routed)           1.052     6.993    filter/GEN[0].REGx/GEN[1].DFFx/q_reg_2
    SLICE_X40Y16         LUT6 (Prop_lut6_I3_O)        0.124     7.117 r  filter/GEN[0].REGx/GEN[1].DFFx/q_i_2__5/O
                         net (fo=3, routed)           0.945     8.061    filter/GEN[0].REGx/GEN[3].DFFx/carries_3
    SLICE_X40Y17         LUT5 (Prop_lut5_I2_O)        0.152     8.213 r  filter/GEN[0].REGx/GEN[3].DFFx/q_i_2__4/O
                         net (fo=3, routed)           0.836     9.049    filter/GEN[0].REGx/GEN[5].DFFx/carries_5
    SLICE_X39Y18         LUT5 (Prop_lut5_I2_O)        0.354     9.403 r  filter/GEN[0].REGx/GEN[5].DFFx/q_i_2__3/O
                         net (fo=3, routed)           0.982    10.385    filter/GEN[0].REGx/GEN[7].DFFx/carries_7
    SLICE_X40Y19         LUT5 (Prop_lut5_I2_O)        0.354    10.739 r  filter/GEN[0].REGx/GEN[7].DFFx/q_i_2__2/O
                         net (fo=3, routed)           0.817    11.555    filter/GEN[0].REGx/GEN[10].DFFx/carries_9
    SLICE_X41Y18         LUT5 (Prop_lut5_I3_O)        0.326    11.881 r  filter/GEN[0].REGx/GEN[10].DFFx/q_i_1__5/O
                         net (fo=3, routed)           0.353    12.234    filter/GEN[0].REGx/GEN[10].DFFx/q_reg_0[0]
    SLICE_X41Y18         FDCE                                         r  filter/GEN[0].REGx/GEN[10].DFFx/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_44100 rise edge)
                                                  22676.000 22676.000 r  
    U14                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490 22677.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 22679.371    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22679.463 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.566 22681.029    filter/GEN[0].REGx/GEN[10].DFFx/clk_IBUF_BUFG
    SLICE_X41Y18         FDCE                                         r  filter/GEN[0].REGx/GEN[10].DFFx/q_reg/C
                         clock pessimism              0.430 22681.459    
                         clock uncertainty           -0.035 22681.424    
    SLICE_X41Y18         FDCE (Setup_fdce_C_D)       -0.067 22681.357    filter/GEN[0].REGx/GEN[10].DFFx/q_reg
  -------------------------------------------------------------------
                         required time                      22681.355    
                         arrival time                         -12.234    
  -------------------------------------------------------------------
                         slack                              22669.121    

Slack (MET) :             22670.443ns  (required time - arrival time)
  Source:                 filter/GEN[0].REGx/GEN[0].DFFx/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            filter/GEN[0].REGx/GEN[7].DFFx/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock_44100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clock_44100 rise@22676.000ns - clock_44100 rise@0.000ns)
  Data Path Delay:        5.426ns  (logic 1.412ns (26.022%)  route 4.014ns (73.978%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 22681.025 - 22676.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.747     5.485    filter/GEN[0].REGx/GEN[0].DFFx/clk_IBUF_BUFG
    SLICE_X40Y15         FDCE                                         r  filter/GEN[0].REGx/GEN[0].DFFx/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDCE (Prop_fdce_C_Q)         0.456     5.941 r  filter/GEN[0].REGx/GEN[0].DFFx/q_reg/Q
                         net (fo=8, routed)           1.052     6.993    filter/GEN[0].REGx/GEN[1].DFFx/q_reg_2
    SLICE_X40Y16         LUT6 (Prop_lut6_I3_O)        0.124     7.117 r  filter/GEN[0].REGx/GEN[1].DFFx/q_i_2__5/O
                         net (fo=3, routed)           0.945     8.061    filter/GEN[0].REGx/GEN[3].DFFx/carries_3
    SLICE_X40Y17         LUT5 (Prop_lut5_I2_O)        0.152     8.213 r  filter/GEN[0].REGx/GEN[3].DFFx/q_i_2__4/O
                         net (fo=3, routed)           0.836     9.049    filter/GEN[0].REGx/GEN[5].DFFx/carries_5
    SLICE_X39Y18         LUT5 (Prop_lut5_I2_O)        0.354     9.403 r  filter/GEN[0].REGx/GEN[5].DFFx/q_i_2__3/O
                         net (fo=3, routed)           0.982    10.385    filter/GEN[0].REGx/GEN[7].DFFx/carries_7
    SLICE_X40Y19         LUT3 (Prop_lut3_I2_O)        0.326    10.711 r  filter/GEN[0].REGx/GEN[7].DFFx/q_i_1__8/O
                         net (fo=4, routed)           0.200    10.911    filter/GEN[0].REGx/GEN[7].DFFx/q_reg_1[0]
    SLICE_X41Y19         FDCE                                         r  filter/GEN[0].REGx/GEN[7].DFFx/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_44100 rise edge)
                                                  22676.000 22676.000 r  
    U14                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490 22677.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 22679.371    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22679.463 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.565 22681.027    filter/GEN[0].REGx/GEN[7].DFFx/clk_IBUF_BUFG
    SLICE_X41Y19         FDCE                                         r  filter/GEN[0].REGx/GEN[7].DFFx/q_reg/C
                         clock pessimism              0.430 22681.457    
                         clock uncertainty           -0.035 22681.422    
    SLICE_X41Y19         FDCE (Setup_fdce_C_D)       -0.067 22681.355    filter/GEN[0].REGx/GEN[7].DFFx/q_reg
  -------------------------------------------------------------------
                         required time                      22681.354    
                         arrival time                         -10.911    
  -------------------------------------------------------------------
                         slack                              22670.443    

Slack (MET) :             22671.064ns  (required time - arrival time)
  Source:                 filter/GEN[0].REGx/GEN[0].DFFx/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            filter/GEN[0].REGx/GEN[8].DFFx/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock_44100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clock_44100 rise@22676.000ns - clock_44100 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 1.412ns (29.490%)  route 3.376ns (70.510%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 22681.025 - 22676.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.747     5.485    filter/GEN[0].REGx/GEN[0].DFFx/clk_IBUF_BUFG
    SLICE_X40Y15         FDCE                                         r  filter/GEN[0].REGx/GEN[0].DFFx/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDCE (Prop_fdce_C_Q)         0.456     5.941 r  filter/GEN[0].REGx/GEN[0].DFFx/q_reg/Q
                         net (fo=8, routed)           1.052     6.993    filter/GEN[0].REGx/GEN[1].DFFx/q_reg_2
    SLICE_X40Y16         LUT6 (Prop_lut6_I3_O)        0.124     7.117 r  filter/GEN[0].REGx/GEN[1].DFFx/q_i_2__5/O
                         net (fo=3, routed)           0.945     8.061    filter/GEN[0].REGx/GEN[3].DFFx/carries_3
    SLICE_X40Y17         LUT5 (Prop_lut5_I2_O)        0.152     8.213 r  filter/GEN[0].REGx/GEN[3].DFFx/q_i_2__4/O
                         net (fo=3, routed)           0.836     9.049    filter/GEN[0].REGx/GEN[5].DFFx/carries_5
    SLICE_X39Y18         LUT5 (Prop_lut5_I2_O)        0.354     9.403 r  filter/GEN[0].REGx/GEN[5].DFFx/q_i_2__3/O
                         net (fo=3, routed)           0.342     9.745    filter/GEN[0].REGx/GEN[8].DFFx/carries_7
    SLICE_X40Y19         LUT5 (Prop_lut5_I3_O)        0.326    10.071 r  filter/GEN[0].REGx/GEN[8].DFFx/q_i_1__7/O
                         net (fo=3, routed)           0.202    10.273    filter/GEN[0].REGx/GEN[8].DFFx/q_reg_0[0]
    SLICE_X41Y19         FDCE                                         r  filter/GEN[0].REGx/GEN[8].DFFx/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_44100 rise edge)
                                                  22676.000 22676.000 r  
    U14                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490 22677.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 22679.371    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22679.463 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.565 22681.027    filter/GEN[0].REGx/GEN[8].DFFx/clk_IBUF_BUFG
    SLICE_X41Y19         FDCE                                         r  filter/GEN[0].REGx/GEN[8].DFFx/q_reg/C
                         clock pessimism              0.430 22681.457    
                         clock uncertainty           -0.035 22681.422    
    SLICE_X41Y19         FDCE (Setup_fdce_C_D)       -0.081 22681.342    filter/GEN[0].REGx/GEN[8].DFFx/q_reg
  -------------------------------------------------------------------
                         required time                      22681.340    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                              22671.064    

Slack (MET) :             22671.762ns  (required time - arrival time)
  Source:                 filter/GEN[0].REGx/GEN[0].DFFx/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            filter/GEN[0].REGx/GEN[6].DFFx/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock_44100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22676.000ns  (clock_44100 rise@22676.000ns - clock_44100 rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 1.058ns (25.862%)  route 3.033ns (74.138%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 22681.025 - 22676.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.747     5.485    filter/GEN[0].REGx/GEN[0].DFFx/clk_IBUF_BUFG
    SLICE_X40Y15         FDCE                                         r  filter/GEN[0].REGx/GEN[0].DFFx/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDCE (Prop_fdce_C_Q)         0.456     5.941 r  filter/GEN[0].REGx/GEN[0].DFFx/q_reg/Q
                         net (fo=8, routed)           1.052     6.993    filter/GEN[0].REGx/GEN[1].DFFx/q_reg_2
    SLICE_X40Y16         LUT6 (Prop_lut6_I3_O)        0.124     7.117 r  filter/GEN[0].REGx/GEN[1].DFFx/q_i_2__5/O
                         net (fo=3, routed)           0.945     8.061    filter/GEN[0].REGx/GEN[3].DFFx/carries_3
    SLICE_X40Y17         LUT5 (Prop_lut5_I2_O)        0.152     8.213 r  filter/GEN[0].REGx/GEN[3].DFFx/q_i_2__4/O
                         net (fo=3, routed)           0.835     9.048    filter/GEN[0].REGx/GEN[6].DFFx/carries_5
    SLICE_X39Y18         LUT5 (Prop_lut5_I3_O)        0.326     9.374 r  filter/GEN[0].REGx/GEN[6].DFFx/q_i_1__9/O
                         net (fo=3, routed)           0.202     9.576    filter/GEN[0].REGx/GEN[6].DFFx/q_reg_0[0]
    SLICE_X38Y18         FDCE                                         r  filter/GEN[0].REGx/GEN[6].DFFx/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_44100 rise edge)
                                                  22676.000 22676.000 r  
    U14                                               0.000 22676.000 r  clk (IN)
                         net (fo=0)                   0.000 22676.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490 22677.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 22679.371    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 22679.463 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.565 22681.027    filter/GEN[0].REGx/GEN[6].DFFx/clk_IBUF_BUFG
    SLICE_X38Y18         FDCE                                         r  filter/GEN[0].REGx/GEN[6].DFFx/q_reg/C
                         clock pessimism              0.392 22681.420    
                         clock uncertainty           -0.035 22681.385    
    SLICE_X38Y18         FDCE (Setup_fdce_C_D)       -0.045 22681.340    filter/GEN[0].REGx/GEN[6].DFFx/q_reg
  -------------------------------------------------------------------
                         required time                      22681.338    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                              22671.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 filter/GEN[1].REGx/GEN[13].DFFx/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            filter/GEN[2].REGx/GEN[13].DFFx/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock_44100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_44100 rise@0.000ns - clock_44100 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.586     1.567    filter/GEN[1].REGx/GEN[13].DFFx/clk_IBUF_BUFG
    SLICE_X41Y17         FDCE                                         r  filter/GEN[1].REGx/GEN[13].DFFx/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDCE (Prop_fdce_C_Q)         0.141     1.708 r  filter/GEN[1].REGx/GEN[13].DFFx/q_reg/Q
                         net (fo=1, routed)           0.100     1.808    filter/GEN[2].REGx/GEN[13].DFFx/q_reg_1
    SLICE_X42Y17         FDCE                                         r  filter/GEN[2].REGx/GEN[13].DFFx/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.853     2.082    filter/GEN[2].REGx/GEN[13].DFFx/clk_IBUF_BUFG
    SLICE_X42Y17         FDCE                                         r  filter/GEN[2].REGx/GEN[13].DFFx/q_reg/C
                         clock pessimism             -0.501     1.581    
    SLICE_X42Y17         FDCE (Hold_fdce_C_D)         0.076     1.657    filter/GEN[2].REGx/GEN[13].DFFx/q_reg
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 filter/GEN[2].REGx/GEN[13].DFFx/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            filter/GEN[3].REGx/GEN[13].DFFx/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock_44100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_44100 rise@0.000ns - clock_44100 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.586     1.567    filter/GEN[2].REGx/GEN[13].DFFx/clk_IBUF_BUFG
    SLICE_X42Y17         FDCE                                         r  filter/GEN[2].REGx/GEN[13].DFFx/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDCE (Prop_fdce_C_Q)         0.164     1.731 r  filter/GEN[2].REGx/GEN[13].DFFx/q_reg/Q
                         net (fo=1, routed)           0.056     1.787    filter/GEN[3].REGx/GEN[13].DFFx/q_reg_1
    SLICE_X42Y17         FDCE                                         r  filter/GEN[3].REGx/GEN[13].DFFx/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.853     2.082    filter/GEN[3].REGx/GEN[13].DFFx/clk_IBUF_BUFG
    SLICE_X42Y17         FDCE                                         r  filter/GEN[3].REGx/GEN[13].DFFx/q_reg/C
                         clock pessimism             -0.515     1.567    
    SLICE_X42Y17         FDCE (Hold_fdce_C_D)         0.064     1.631    filter/GEN[3].REGx/GEN[13].DFFx/q_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 filter/GEN[2].REGx/GEN[8].DFFx/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            filter/GEN[3].REGx/GEN[8].DFFx/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock_44100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_44100 rise@0.000ns - clock_44100 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.189%)  route 0.119ns (45.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.584     1.565    filter/GEN[2].REGx/GEN[8].DFFx/clk_IBUF_BUFG
    SLICE_X40Y19         FDCE                                         r  filter/GEN[2].REGx/GEN[8].DFFx/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDCE (Prop_fdce_C_Q)         0.141     1.706 r  filter/GEN[2].REGx/GEN[8].DFFx/q_reg/Q
                         net (fo=1, routed)           0.119     1.825    filter/GEN[3].REGx/GEN[8].DFFx/q_reg_0
    SLICE_X39Y19         FDCE                                         r  filter/GEN[3].REGx/GEN[8].DFFx/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.849     2.078    filter/GEN[3].REGx/GEN[8].DFFx/clk_IBUF_BUFG
    SLICE_X39Y19         FDCE                                         r  filter/GEN[3].REGx/GEN[8].DFFx/q_reg/C
                         clock pessimism             -0.481     1.597    
    SLICE_X39Y19         FDCE (Hold_fdce_C_D)         0.072     1.669    filter/GEN[3].REGx/GEN[8].DFFx/q_reg
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 filter/GEN[1].REGx/GEN[6].DFFx/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            filter/GEN[2].REGx/GEN[6].DFFx/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock_44100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_44100 rise@0.000ns - clock_44100 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.583     1.564    filter/GEN[1].REGx/GEN[6].DFFx/clk_IBUF_BUFG
    SLICE_X39Y18         FDCE                                         r  filter/GEN[1].REGx/GEN[6].DFFx/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.141     1.705 r  filter/GEN[1].REGx/GEN[6].DFFx/q_reg/Q
                         net (fo=1, routed)           0.110     1.815    filter/GEN[2].REGx/GEN[6].DFFx/q_reg_1
    SLICE_X39Y19         FDCE                                         r  filter/GEN[2].REGx/GEN[6].DFFx/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.849     2.078    filter/GEN[2].REGx/GEN[6].DFFx/clk_IBUF_BUFG
    SLICE_X39Y19         FDCE                                         r  filter/GEN[2].REGx/GEN[6].DFFx/q_reg/C
                         clock pessimism             -0.501     1.577    
    SLICE_X39Y19         FDCE (Hold_fdce_C_D)         0.070     1.647    filter/GEN[2].REGx/GEN[6].DFFx/q_reg
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 filter/GEN[1].REGx/GEN[2].DFFx/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            filter/GEN[2].REGx/GEN[2].DFFx/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock_44100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_44100 rise@0.000ns - clock_44100 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.569    filter/GEN[1].REGx/GEN[2].DFFx/clk_IBUF_BUFG
    SLICE_X41Y15         FDCE                                         r  filter/GEN[1].REGx/GEN[2].DFFx/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDCE (Prop_fdce_C_Q)         0.141     1.710 r  filter/GEN[1].REGx/GEN[2].DFFx/q_reg/Q
                         net (fo=1, routed)           0.122     1.832    filter/GEN[2].REGx/GEN[2].DFFx/q_reg_1
    SLICE_X40Y15         FDCE                                         r  filter/GEN[2].REGx/GEN[2].DFFx/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.855     2.084    filter/GEN[2].REGx/GEN[2].DFFx/clk_IBUF_BUFG
    SLICE_X40Y15         FDCE                                         r  filter/GEN[2].REGx/GEN[2].DFFx/q_reg/C
                         clock pessimism             -0.502     1.582    
    SLICE_X40Y15         FDCE (Hold_fdce_C_D)         0.075     1.657    filter/GEN[2].REGx/GEN[2].DFFx/q_reg
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 filter/GEN[0].REGx/GEN[13].DFFx/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            filter/GEN[1].REGx/GEN[13].DFFx/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock_44100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_44100 rise@0.000ns - clock_44100 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.712%)  route 0.122ns (46.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.587     1.568    filter/GEN[0].REGx/GEN[13].DFFx/clk_IBUF_BUFG
    SLICE_X43Y16         FDCE                                         r  filter/GEN[0].REGx/GEN[13].DFFx/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDCE (Prop_fdce_C_Q)         0.141     1.709 r  filter/GEN[0].REGx/GEN[13].DFFx/q_reg/Q
                         net (fo=6, routed)           0.122     1.830    filter/GEN[1].REGx/GEN[13].DFFx/samples[1]_0[0]
    SLICE_X41Y17         FDCE                                         r  filter/GEN[1].REGx/GEN[13].DFFx/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.853     2.082    filter/GEN[1].REGx/GEN[13].DFFx/clk_IBUF_BUFG
    SLICE_X41Y17         FDCE                                         r  filter/GEN[1].REGx/GEN[13].DFFx/q_reg/C
                         clock pessimism             -0.501     1.581    
    SLICE_X41Y17         FDCE (Hold_fdce_C_D)         0.070     1.651    filter/GEN[1].REGx/GEN[13].DFFx/q_reg
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 filter/GEN[1].REGx/GEN[7].DFFx/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            filter/GEN[2].REGx/GEN[7].DFFx/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock_44100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_44100 rise@0.000ns - clock_44100 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.584     1.565    filter/GEN[1].REGx/GEN[7].DFFx/clk_IBUF_BUFG
    SLICE_X40Y19         FDCE                                         r  filter/GEN[1].REGx/GEN[7].DFFx/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDCE (Prop_fdce_C_Q)         0.141     1.706 r  filter/GEN[1].REGx/GEN[7].DFFx/q_reg/Q
                         net (fo=1, routed)           0.114     1.819    filter/GEN[2].REGx/GEN[7].DFFx/q_reg_1
    SLICE_X40Y19         FDCE                                         r  filter/GEN[2].REGx/GEN[7].DFFx/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.851     2.080    filter/GEN[2].REGx/GEN[7].DFFx/clk_IBUF_BUFG
    SLICE_X40Y19         FDCE                                         r  filter/GEN[2].REGx/GEN[7].DFFx/q_reg/C
                         clock pessimism             -0.515     1.565    
    SLICE_X40Y19         FDCE (Hold_fdce_C_D)         0.070     1.635    filter/GEN[2].REGx/GEN[7].DFFx/q_reg
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 filter/GEN[2].REGx/GEN[9].DFFx/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            filter/GEN[3].REGx/GEN[9].DFFx/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock_44100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_44100 rise@0.000ns - clock_44100 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.585     1.566    filter/GEN[2].REGx/GEN[9].DFFx/clk_IBUF_BUFG
    SLICE_X41Y18         FDCE                                         r  filter/GEN[2].REGx/GEN[9].DFFx/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDCE (Prop_fdce_C_Q)         0.141     1.707 r  filter/GEN[2].REGx/GEN[9].DFFx/q_reg/Q
                         net (fo=1, routed)           0.116     1.823    filter/GEN[3].REGx/GEN[9].DFFx/q_reg_0
    SLICE_X41Y18         FDCE                                         r  filter/GEN[3].REGx/GEN[9].DFFx/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.852     2.081    filter/GEN[3].REGx/GEN[9].DFFx/clk_IBUF_BUFG
    SLICE_X41Y18         FDCE                                         r  filter/GEN[3].REGx/GEN[9].DFFx/q_reg/C
                         clock pessimism             -0.515     1.566    
    SLICE_X41Y18         FDCE (Hold_fdce_C_D)         0.071     1.637    filter/GEN[3].REGx/GEN[9].DFFx/q_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 filter/GEN[2].REGx/GEN[15].DFFx/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            filter/GEN[3].REGx/GEN[15].DFFx/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock_44100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_44100 rise@0.000ns - clock_44100 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.586     1.567    filter/GEN[2].REGx/GEN[15].DFFx/clk_IBUF_BUFG
    SLICE_X43Y17         FDCE                                         r  filter/GEN[2].REGx/GEN[15].DFFx/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDCE (Prop_fdce_C_Q)         0.141     1.708 r  filter/GEN[2].REGx/GEN[15].DFFx/q_reg/Q
                         net (fo=1, routed)           0.116     1.824    filter/GEN[3].REGx/GEN[15].DFFx/q_reg_1
    SLICE_X43Y17         FDCE                                         r  filter/GEN[3].REGx/GEN[15].DFFx/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.853     2.082    filter/GEN[3].REGx/GEN[15].DFFx/clk_IBUF_BUFG
    SLICE_X43Y17         FDCE                                         r  filter/GEN[3].REGx/GEN[15].DFFx/q_reg/C
                         clock pessimism             -0.515     1.567    
    SLICE_X43Y17         FDCE (Hold_fdce_C_D)         0.071     1.638    filter/GEN[3].REGx/GEN[15].DFFx/q_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 filter/GEN[0].REGx/GEN[2].DFFx/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            filter/GEN[1].REGx/GEN[2].DFFx/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clock_44100  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clock_44100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_44100 rise@0.000ns - clock_44100 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.576%)  route 0.138ns (49.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.587     1.568    filter/GEN[0].REGx/GEN[2].DFFx/clk_IBUF_BUFG
    SLICE_X40Y16         FDCE                                         r  filter/GEN[0].REGx/GEN[2].DFFx/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDCE (Prop_fdce_C_Q)         0.141     1.709 r  filter/GEN[0].REGx/GEN[2].DFFx/q_reg/Q
                         net (fo=3, routed)           0.138     1.846    filter/GEN[1].REGx/GEN[2].DFFx/samples[1]_0[0]
    SLICE_X41Y15         FDCE                                         r  filter/GEN[1].REGx/GEN[2].DFFx/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_44100 rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.855     2.084    filter/GEN[1].REGx/GEN[2].DFFx/clk_IBUF_BUFG
    SLICE_X41Y15         FDCE                                         r  filter/GEN[1].REGx/GEN[2].DFFx/q_reg/C
                         clock pessimism             -0.501     1.583    
    SLICE_X41Y15         FDCE (Hold_fdce_C_D)         0.066     1.649    filter/GEN[1].REGx/GEN[2].DFFx/q_reg
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_44100
Waveform(ns):       { 0.000 11338.000 }
Period(ns):         22676.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         22676.000   22673.846  BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         22676.000   22675.000  SLICE_X40Y15   filter/GEN[0].REGx/GEN[0].DFFx/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         22676.000   22675.000  SLICE_X41Y18   filter/GEN[0].REGx/GEN[10].DFFx/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         22676.000   22675.000  SLICE_X43Y16   filter/GEN[0].REGx/GEN[11].DFFx/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         22676.000   22675.000  SLICE_X42Y16   filter/GEN[0].REGx/GEN[12].DFFx/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         22676.000   22675.000  SLICE_X43Y16   filter/GEN[0].REGx/GEN[13].DFFx/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         22676.000   22675.000  SLICE_X43Y17   filter/GEN[0].REGx/GEN[14].DFFx/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         22676.000   22675.000  SLICE_X43Y17   filter/GEN[0].REGx/GEN[15].DFFx/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         22676.000   22675.000  SLICE_X40Y15   filter/GEN[0].REGx/GEN[1].DFFx/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         22676.000   22675.000  SLICE_X40Y16   filter/GEN[0].REGx/GEN[2].DFFx/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         11338.000   11337.499  SLICE_X40Y15   filter/GEN[0].REGx/GEN[0].DFFx/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         11338.000   11337.499  SLICE_X43Y16   filter/GEN[0].REGx/GEN[11].DFFx/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         11338.000   11337.499  SLICE_X42Y16   filter/GEN[0].REGx/GEN[12].DFFx/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         11338.000   11337.499  SLICE_X43Y16   filter/GEN[0].REGx/GEN[13].DFFx/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         11338.000   11337.499  SLICE_X43Y17   filter/GEN[0].REGx/GEN[14].DFFx/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         11338.000   11337.499  SLICE_X43Y17   filter/GEN[0].REGx/GEN[15].DFFx/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         11338.000   11337.499  SLICE_X40Y15   filter/GEN[0].REGx/GEN[1].DFFx/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         11338.000   11337.499  SLICE_X40Y16   filter/GEN[0].REGx/GEN[2].DFFx/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         11338.000   11337.499  SLICE_X40Y17   filter/GEN[0].REGx/GEN[3].DFFx/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         11338.000   11337.499  SLICE_X41Y19   filter/GEN[0].REGx/GEN[7].DFFx/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         11338.000   11337.500  SLICE_X40Y15   filter/GEN[0].REGx/GEN[0].DFFx/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         11338.000   11337.500  SLICE_X40Y15   filter/GEN[0].REGx/GEN[0].DFFx/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         11338.000   11337.500  SLICE_X41Y18   filter/GEN[0].REGx/GEN[10].DFFx/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         11338.000   11337.500  SLICE_X41Y18   filter/GEN[0].REGx/GEN[10].DFFx/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         11338.000   11337.500  SLICE_X43Y16   filter/GEN[0].REGx/GEN[11].DFFx/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         11338.000   11337.500  SLICE_X43Y16   filter/GEN[0].REGx/GEN[11].DFFx/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         11338.000   11337.500  SLICE_X42Y16   filter/GEN[0].REGx/GEN[12].DFFx/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         11338.000   11337.500  SLICE_X42Y16   filter/GEN[0].REGx/GEN[12].DFFx/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         11338.000   11337.500  SLICE_X43Y16   filter/GEN[0].REGx/GEN[13].DFFx/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         11338.000   11337.500  SLICE_X43Y16   filter/GEN[0].REGx/GEN[13].DFFx/q_reg/C



