<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<board_part board_name="redpitaya" board_revision="f" board_part="part0" schema_version="1.0" vendor="em.avnet.com" version="1.0">

  <part_info part_name="xc7z010clg400-1" device="xc7z010" family="zynq" jtag_position="1" package="clg400" silicon_version="1.0" speed_grade="-1"/>

  <board_info description="redpitaya Board" display_name="redpitaya Board" url="http://www.zedboard.org"/>

  <interfaces>
    <interface mode="master" name="ps7_fixedio" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0">
      <preset_file name="ps7.tcl"/>
    </interface>
  	<interface mode="slave" name="sys_clock" type="xilinx.com:signal:clock_rtl:1.0">
 		<port_maps>
			<port_map logical_port="CLK" physical_port="sys_clk"/>
		</port_maps>
		<parameters>
			<parameter name="frequency" value="125000000"/>
		</parameters>
	</interface>
  </interfaces>

</board_part>
