Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top fft_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10383 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2545.246 ; gain = 0.000 ; free physical = 4537 ; free virtual = 18974
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fft_top' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:96]
	Parameter C_S_AXI_CTRL_BUS_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MEM_BUS_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MEM_BUS_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_BUS_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MEM_BUS_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_BUS_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_BUS_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_BUS_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_BUS_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_MEM_BUS_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_MEM_BUS_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_ctrl_bus_s_axi' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_ctrl_bus_s_axi.vhd:12' bound to instance 'fft_top_ctrl_bus_s_axi_U' of component 'fft_top_ctrl_bus_s_axi' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:844]
INFO: [Synth 8-638] synthesizing module 'fft_top_ctrl_bus_s_axi' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_ctrl_bus_s_axi.vhd:97]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fft_top_ctrl_bus_s_axi' (1#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_ctrl_bus_s_axi.vhd:97]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:12' bound to instance 'fft_top_mem_bus_m_axi_U' of component 'fft_top_mem_bus_m_axi' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:882]
INFO: [Synth 8-638] synthesizing module 'fft_top_mem_bus_m_axi' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:143]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_throttl' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:956' bound to instance 'wreq_throttl' of component 'fft_top_mem_bus_m_axi_throttl' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:310]
INFO: [Synth 8-638] synthesizing module 'fft_top_mem_bus_m_axi_throttl' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:1013]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'fft_top_mem_bus_m_axi_throttl' (2#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:1013]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_write' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:2144' bound to instance 'bus_write' of component 'fft_top_mem_bus_m_axi_write' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:349]
INFO: [Synth 8-638] synthesizing module 'fft_top_mem_bus_m_axi_write' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:2232]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_reg_slice' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:473' bound to instance 'rs_wreq' of component 'fft_top_mem_bus_m_axi_reg_slice' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:2368]
INFO: [Synth 8-638] synthesizing module 'fft_top_mem_bus_m_axi_reg_slice' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:490]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fft_top_mem_bus_m_axi_reg_slice' (3#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:490]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_fifo' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:597' bound to instance 'fifo_wreq' of component 'fft_top_mem_bus_m_axi_fifo' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:2381]
INFO: [Synth 8-638] synthesizing module 'fft_top_mem_bus_m_axi_fifo' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'fft_top_mem_bus_m_axi_fifo' (4#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:614]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_buffer' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:724' bound to instance 'buff_wdata' of component 'fft_top_mem_bus_m_axi_buffer' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:2780]
INFO: [Synth 8-638] synthesizing module 'fft_top_mem_bus_m_axi_buffer' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:746]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fft_top_mem_bus_m_axi_buffer' (5#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:746]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_fifo' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:597' bound to instance 'fifo_burst' of component 'fft_top_mem_bus_m_axi_fifo' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:3076]
INFO: [Synth 8-638] synthesizing module 'fft_top_mem_bus_m_axi_fifo__parameterized1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'fft_top_mem_bus_m_axi_fifo__parameterized1' (5#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:614]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_decoder' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:933' bound to instance 'head_pad_decoder' of component 'fft_top_mem_bus_m_axi_decoder' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:3099]
INFO: [Synth 8-638] synthesizing module 'fft_top_mem_bus_m_axi_decoder' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:941]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fft_top_mem_bus_m_axi_decoder' (6#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:941]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_decoder' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:933' bound to instance 'tail_pad_decoder' of component 'fft_top_mem_bus_m_axi_decoder' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:3106]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:3181]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:3181]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_fifo' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:597' bound to instance 'fifo_resp' of component 'fft_top_mem_bus_m_axi_fifo' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:3244]
INFO: [Synth 8-638] synthesizing module 'fft_top_mem_bus_m_axi_fifo__parameterized3' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'fft_top_mem_bus_m_axi_fifo__parameterized3' (6#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_fifo' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:597' bound to instance 'fifo_resp_to_user' of component 'fft_top_mem_bus_m_axi_fifo' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:3260]
INFO: [Synth 8-638] synthesizing module 'fft_top_mem_bus_m_axi_fifo__parameterized5' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'fft_top_mem_bus_m_axi_fifo__parameterized5' (6#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:614]
INFO: [Synth 8-256] done synthesizing module 'fft_top_mem_bus_m_axi_write' (7#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:2232]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_read' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:1201' bound to instance 'bus_read' of component 'fft_top_mem_bus_m_axi_read' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:413]
INFO: [Synth 8-638] synthesizing module 'fft_top_mem_bus_m_axi_read' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:1279]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_reg_slice' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:473' bound to instance 'rs_rreq' of component 'fft_top_mem_bus_m_axi_reg_slice' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:1412]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_fifo' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:597' bound to instance 'fifo_rreq' of component 'fft_top_mem_bus_m_axi_fifo' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:1425]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_buffer' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:724' bound to instance 'fifo_rdata' of component 'fft_top_mem_bus_m_axi_buffer' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:1802]
INFO: [Synth 8-638] synthesizing module 'fft_top_mem_bus_m_axi_buffer__parameterized1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:746]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fft_top_mem_bus_m_axi_buffer__parameterized1' (7#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:746]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_reg_slice' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:473' bound to instance 'rs_rdata' of component 'fft_top_mem_bus_m_axi_reg_slice' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:1820]
INFO: [Synth 8-638] synthesizing module 'fft_top_mem_bus_m_axi_reg_slice__parameterized2' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:490]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fft_top_mem_bus_m_axi_reg_slice__parameterized2' (7#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:490]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_fifo' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:597' bound to instance 'fifo_rctl' of component 'fft_top_mem_bus_m_axi_fifo' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:1833]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'fft_top_mem_bus_m_axi_fifo' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:597' bound to instance 'fifo_burst' of component 'fft_top_mem_bus_m_axi_fifo' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:1926]
WARNING: [Synth 8-6014] Unused sequential element invalid_len_event_1_reg was removed.  [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:1579]
WARNING: [Synth 8-6014] Unused sequential element invalid_len_event_2_reg was removed.  [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:1647]
INFO: [Synth 8-256] done synthesizing module 'fft_top_mem_bus_m_axi_read' (8#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:1279]
INFO: [Synth 8-256] done synthesizing module 'fft_top_mem_bus_m_axi' (9#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:143]
INFO: [Synth 8-3491] module 'dummy_proc_fe11' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_fe11.vhd:12' bound to instance 'dummy_proc_fe11_U0' of component 'dummy_proc_fe11' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:998]
INFO: [Synth 8-638] synthesizing module 'dummy_proc_fe11' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_fe11.vhd:92]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_fe11.vhd:130]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_fe11.vhd:133]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_fe11.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_fe11.vhd:142]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_fe11.vhd:144]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_fe11.vhd:146]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_fe11.vhd:149]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_fe11.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'dummy_proc_fe11' (10#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_fe11.vhd:92]
INFO: [Synth 8-3491] module 'fft_config1_s' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_config1_s.vhd:12' bound to instance 'fft_config1_U0' of component 'fft_config1_s' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1076]
INFO: [Synth 8-638] synthesizing module 'fft_config1_s' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_config1_s.vhd:43]
	Parameter INPUT_WIDTH bound to: 32 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 32 - type: integer 
	Parameter CONFIG_WIDTH bound to: 16 - type: integer 
	Parameter STATUS_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'inst' of component 'fft_config1_s_core' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_config1_s.vhd:86]
WARNING: [Synth 8-3848] Net ap_idle in module/entity fft_config1_s does not have driver. [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_config1_s.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'fft_config1_s' (11#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_config1_s.vhd:43]
INFO: [Synth 8-3491] module 'dummy_proc_middle' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_middle.vhd:12' bound to instance 'dummy_proc_middle_U0' of component 'dummy_proc_middle' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1099]
INFO: [Synth 8-638] synthesizing module 'dummy_proc_middle' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_middle.vhd:42]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_middle.vhd:74]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_middle.vhd:77]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_middle.vhd:82]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_middle.vhd:86]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_middle.vhd:90]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_middle.vhd:110]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_middle.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'dummy_proc_middle' (12#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_middle.vhd:42]
INFO: [Synth 8-3491] module 'fft_config1_1' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_config1_1.vhd:12' bound to instance 'fft_config1_1_U0' of component 'fft_config1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1127]
INFO: [Synth 8-638] synthesizing module 'fft_config1_1' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_config1_1.vhd:43]
	Parameter INPUT_WIDTH bound to: 32 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 32 - type: integer 
	Parameter CONFIG_WIDTH bound to: 16 - type: integer 
	Parameter STATUS_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'inst' of component 'fft_config1_1_core' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_config1_1.vhd:86]
WARNING: [Synth 8-3848] Net ap_idle in module/entity fft_config1_1 does not have driver. [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_config1_1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'fft_config1_1' (13#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_config1_1.vhd:43]
INFO: [Synth 8-3491] module 'dummy_proc_be' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_be.vhd:12' bound to instance 'dummy_proc_be_U0' of component 'dummy_proc_be' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1150]
INFO: [Synth 8-638] synthesizing module 'dummy_proc_be' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_be.vhd:83]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_be.vhd:118]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_be.vhd:121]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_be.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_be.vhd:129]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_be.vhd:132]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_be.vhd:134]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_be.vhd:136]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_be.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'dummy_proc_be' (14#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/dummy_proc_be.vhd:83]
INFO: [Synth 8-3491] module 'fifo_w16_d2_A' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w16_d2_A.vhd:50' bound to instance 'fft_config1_data_V_U' of component 'fifo_w16_d2_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1219]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d2_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w16_d2_A.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w16_d2_A_shiftReg' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w16_d2_A.vhd:13' bound to instance 'U_fifo_w16_d2_A_shiftReg' of component 'fifo_w16_d2_A_shiftReg' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w16_d2_A.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d2_A_shiftReg' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w16_d2_A.vhd:26]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d2_A_shiftReg' (15#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w16_d2_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d2_A' (16#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w16_d2_A.vhd:69]
INFO: [Synth 8-3491] module 'fifo_w16_d2_A' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w16_d2_A.vhd:50' bound to instance 'fft_config1_data_V_c_U' of component 'fifo_w16_d2_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1232]
INFO: [Synth 8-3491] module 'fifo_w32_d1024_A' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d1024_A.vhd:13' bound to instance 'xn1_channel_U' of component 'fifo_w32_d1024_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1245]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d1024_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d1024_A.vhd:34]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d1024_A' (17#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d1024_A.vhd:34]
INFO: [Synth 8-3491] module 'fifo_w32_d5_A' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d5_A.vhd:50' bound to instance 'out_M_real_V_c_U' of component 'fifo_w32_d5_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1258]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d5_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d5_A.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w32_d5_A_shiftReg' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d5_A.vhd:13' bound to instance 'U_fifo_w32_d5_A_shiftReg' of component 'fifo_w32_d5_A_shiftReg' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d5_A.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d5_A_shiftReg' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d5_A.vhd:26]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d5_A_shiftReg' (18#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d5_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d5_A' (19#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d5_A.vhd:69]
INFO: [Synth 8-3491] module 'fifo_w32_d5_A' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d5_A.vhd:50' bound to instance 'out_M_imag_V_c_U' of component 'fifo_w32_d5_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1271]
INFO: [Synth 8-3491] module 'fifo_w32_d1024_A' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d1024_A.vhd:13' bound to instance 'xk1_channel_U' of component 'fifo_w32_d1024_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1284]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w8_d2_A.vhd:50' bound to instance 'fft_status1_data_V_U' of component 'fifo_w8_d2_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1297]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w8_d2_A.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w8_d2_A_shiftReg' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w8_d2_A.vhd:13' bound to instance 'U_fifo_w8_d2_A_shiftReg' of component 'fifo_w8_d2_A_shiftReg' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w8_d2_A.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A_shiftReg' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w8_d2_A.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A_shiftReg' (20#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w8_d2_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A' (21#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w8_d2_A.vhd:69]
INFO: [Synth 8-3491] module 'fifo_w16_d2_A' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w16_d2_A.vhd:50' bound to instance 'fft_config2_data_V_U' of component 'fifo_w16_d2_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1310]
INFO: [Synth 8-3491] module 'fifo_w32_d1024_A' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d1024_A.vhd:13' bound to instance 'xn2_channel_U' of component 'fifo_w32_d1024_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1323]
INFO: [Synth 8-3491] module 'fifo_w32_d1024_A' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d1024_A.vhd:13' bound to instance 'xk2_channel_U' of component 'fifo_w32_d1024_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1336]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w8_d2_A.vhd:50' bound to instance 'fft_status2_data_V_U' of component 'fifo_w8_d2_A' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1349]
INFO: [Synth 8-3491] module 'start_for_fft_config1_U0' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_U0.vhd:50' bound to instance 'start_for_fft_config1_U0_U' of component 'start_for_fft_config1_U0' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1362]
INFO: [Synth 8-638] synthesizing module 'start_for_fft_config1_U0' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_U0.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'start_for_fft_config1_U0_shiftReg' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_U0.vhd:13' bound to instance 'U_start_for_fft_config1_U0_shiftReg' of component 'start_for_fft_config1_U0_shiftReg' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_U0.vhd:127]
INFO: [Synth 8-638] synthesizing module 'start_for_fft_config1_U0_shiftReg' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_U0.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_fft_config1_U0_shiftReg' (22#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_U0.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'start_for_fft_config1_U0' (23#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_U0.vhd:69]
INFO: [Synth 8-3491] module 'start_for_dummy_proc_middle_U0' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_middle_U0.vhd:50' bound to instance 'start_for_dummy_proc_middle_U0_U' of component 'start_for_dummy_proc_middle_U0' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1375]
INFO: [Synth 8-638] synthesizing module 'start_for_dummy_proc_middle_U0' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_middle_U0.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'start_for_dummy_proc_middle_U0_shiftReg' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_middle_U0.vhd:13' bound to instance 'U_start_for_dummy_proc_middle_U0_shiftReg' of component 'start_for_dummy_proc_middle_U0_shiftReg' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_middle_U0.vhd:127]
INFO: [Synth 8-638] synthesizing module 'start_for_dummy_proc_middle_U0_shiftReg' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_middle_U0.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_dummy_proc_middle_U0_shiftReg' (24#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_middle_U0.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'start_for_dummy_proc_middle_U0' (25#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_middle_U0.vhd:69]
INFO: [Synth 8-3491] module 'start_for_dummy_proc_be_U0' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_be_U0.vhd:50' bound to instance 'start_for_dummy_proc_be_U0_U' of component 'start_for_dummy_proc_be_U0' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1388]
INFO: [Synth 8-638] synthesizing module 'start_for_dummy_proc_be_U0' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_be_U0.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'start_for_dummy_proc_be_U0_shiftReg' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_be_U0.vhd:13' bound to instance 'U_start_for_dummy_proc_be_U0_shiftReg' of component 'start_for_dummy_proc_be_U0_shiftReg' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_be_U0.vhd:127]
INFO: [Synth 8-638] synthesizing module 'start_for_dummy_proc_be_U0_shiftReg' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_be_U0.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_dummy_proc_be_U0_shiftReg' (26#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_be_U0.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'start_for_dummy_proc_be_U0' (27#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_be_U0.vhd:69]
INFO: [Synth 8-3491] module 'start_for_fft_config1_1_U0' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_1_U0.vhd:50' bound to instance 'start_for_fft_config1_1_U0_U' of component 'start_for_fft_config1_1_U0' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:1401]
INFO: [Synth 8-638] synthesizing module 'start_for_fft_config1_1_U0' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_1_U0.vhd:69]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'start_for_fft_config1_1_U0_shiftReg' declared at '/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_1_U0.vhd:13' bound to instance 'U_start_for_fft_config1_1_U0_shiftReg' of component 'start_for_fft_config1_1_U0_shiftReg' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_1_U0.vhd:127]
INFO: [Synth 8-638] synthesizing module 'start_for_fft_config1_1_U0_shiftReg' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_1_U0.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_fft_config1_1_U0_shiftReg' (28#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_1_U0.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'start_for_fft_config1_1_U0' (29#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_fft_config1_1_U0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'fft_top' (30#1) [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top.vhd:96]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port status_in_data_V_dout[7]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port status_in_data_V_dout[6]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port status_in_data_V_dout[5]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port status_in_data_V_dout[4]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port status_in_data_V_dout[3]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port status_in_data_V_dout[2]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port status_in_data_V_dout[1]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_ARREADY
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RVALID
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[15]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[14]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[13]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[12]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[11]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[10]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[9]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[8]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[7]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[6]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[5]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[4]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[3]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[2]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[1]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RDATA[0]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RLAST
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RID[0]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RUSER[0]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RRESP[1]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_RRESP[0]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_BRESP[1]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_BRESP[0]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_BID[0]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port m_axi_out_M_real_V_BUSER[0]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port out_M_real_V_offset_dout[0]
WARNING: [Synth 8-3331] design dummy_proc_be has unconnected port out_M_imag_V_offset_dout[0]
WARNING: [Synth 8-3331] design fft_config1_1 has unconnected port ap_idle
WARNING: [Synth 8-3331] design dummy_proc_middle has unconnected port config_in_data_V_dout[15]
WARNING: [Synth 8-3331] design dummy_proc_middle has unconnected port config_in_data_V_dout[14]
WARNING: [Synth 8-3331] design dummy_proc_middle has unconnected port config_in_data_V_dout[13]
WARNING: [Synth 8-3331] design dummy_proc_middle has unconnected port config_in_data_V_dout[12]
WARNING: [Synth 8-3331] design dummy_proc_middle has unconnected port config_in_data_V_dout[11]
WARNING: [Synth 8-3331] design dummy_proc_middle has unconnected port st_in_data_V_dout[7]
WARNING: [Synth 8-3331] design dummy_proc_middle has unconnected port st_in_data_V_dout[6]
WARNING: [Synth 8-3331] design dummy_proc_middle has unconnected port st_in_data_V_dout[5]
WARNING: [Synth 8-3331] design dummy_proc_middle has unconnected port st_in_data_V_dout[4]
WARNING: [Synth 8-3331] design dummy_proc_middle has unconnected port st_in_data_V_dout[3]
WARNING: [Synth 8-3331] design dummy_proc_middle has unconnected port st_in_data_V_dout[2]
WARNING: [Synth 8-3331] design dummy_proc_middle has unconnected port st_in_data_V_dout[1]
WARNING: [Synth 8-3331] design fft_config1_s has unconnected port ap_idle
WARNING: [Synth 8-3331] design dummy_proc_fe11 has unconnected port m_axi_in_M_real_V_AWREADY
WARNING: [Synth 8-3331] design dummy_proc_fe11 has unconnected port m_axi_in_M_real_V_WREADY
WARNING: [Synth 8-3331] design dummy_proc_fe11 has unconnected port m_axi_in_M_real_V_RLAST
WARNING: [Synth 8-3331] design dummy_proc_fe11 has unconnected port m_axi_in_M_real_V_RID[0]
WARNING: [Synth 8-3331] design dummy_proc_fe11 has unconnected port m_axi_in_M_real_V_RUSER[0]
WARNING: [Synth 8-3331] design dummy_proc_fe11 has unconnected port m_axi_in_M_real_V_RRESP[1]
WARNING: [Synth 8-3331] design dummy_proc_fe11 has unconnected port m_axi_in_M_real_V_RRESP[0]
WARNING: [Synth 8-3331] design dummy_proc_fe11 has unconnected port m_axi_in_M_real_V_BVALID
WARNING: [Synth 8-3331] design dummy_proc_fe11 has unconnected port m_axi_in_M_real_V_BRESP[1]
WARNING: [Synth 8-3331] design dummy_proc_fe11 has unconnected port m_axi_in_M_real_V_BRESP[0]
WARNING: [Synth 8-3331] design dummy_proc_fe11 has unconnected port m_axi_in_M_real_V_BID[0]
WARNING: [Synth 8-3331] design dummy_proc_fe11 has unconnected port m_axi_in_M_real_V_BUSER[0]
WARNING: [Synth 8-3331] design dummy_proc_fe11 has unconnected port in_M_real_V_offset[0]
WARNING: [Synth 8-3331] design dummy_proc_fe11 has unconnected port in_M_imag_V_offset[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design fft_top_mem_bus_m_axi has unconnected port I_ARBURST[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2545.246 ; gain = 0.000 ; free physical = 4548 ; free virtual = 18989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2545.246 ; gain = 0.000 ; free physical = 4552 ; free virtual = 18995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2545.246 ; gain = 0.000 ; free physical = 4552 ; free virtual = 18995
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fft_top_ctrl_bus_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fft_top_ctrl_bus_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fft_top_mem_bus_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:806]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:698]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_top_mem_bus_m_axi.vhd:806]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fft_top_mem_bus_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d1024_A.vhd:91]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fifo_w32_d5_A.vhd:105]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/start_for_dummy_proc_be_U0.vhd:105]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fft_top_ctrl_bus_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fft_top_ctrl_bus_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fft_top_mem_bus_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fft_top_mem_bus_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2551.066 ; gain = 5.820 ; free physical = 4533 ; free virtual = 18979
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   2 Input     20 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 12    
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 13    
	   2 Input      2 Bit       Adders := 5     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               64 Bit    Registers := 6     
	               35 Bit    Registers := 3     
	               32 Bit    Registers := 39    
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 5     
	               16 Bit    Registers := 16    
	               15 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 16    
	                8 Bit    Registers := 11    
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 117   
+---RAMs : 
	              32K Bit         RAMs := 4     
	               8K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 16    
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 6     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   2 Input      2 Bit        Muxes := 54    
	   3 Input      2 Bit        Muxes := 10    
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 141   
	   3 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fft_top_ctrl_bus_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module fft_top_mem_bus_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fft_top_mem_bus_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fft_top_mem_bus_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fft_top_mem_bus_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fft_top_mem_bus_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fft_top_mem_bus_m_axi_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fft_top_mem_bus_m_axi_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fft_top_mem_bus_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module fft_top_mem_bus_m_axi_buffer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fft_top_mem_bus_m_axi_reg_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fft_top_mem_bus_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
Module dummy_proc_fe11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fft_config1_s 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dummy_proc_middle 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               15 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fft_config1_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dummy_proc_be 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_w16_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d1024_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module fifo_w32_d5_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_fft_config1_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_dummy_proc_middle_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_dummy_proc_be_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_fft_config1_1_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fft_top_mem_bus_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_top_mem_bus_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[43]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[42]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[41]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[40]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[37]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[36]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[34]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fft_top_mem_bus_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_top_mem_bus_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[0]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[0]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[1]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[1]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[2]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[2]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[3]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[3]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[4]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[4]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[5]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[5]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[6]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[6]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[7]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[7]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[8]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[8]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[9]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[9]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[10]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[10]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[11]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[11]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[12]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[12]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[13]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[13]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[15]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[15]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[14]' (FDE) to 'dummy_proc_middle_U0/p_Val2_2_reg_395_reg[14]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[16]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[0]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[17]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[1]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[18]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[2]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[19]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[3]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[20]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[4]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[21]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[5]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[22]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[6]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[23]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[7]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[24]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[8]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[25]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[9]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[26]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[10]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[27]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[11]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[28]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[12]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[29]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[13]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[31]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[15]'
INFO: [Synth 8-3886] merging instance 'dummy_proc_middle_U0/in_read_reg_387_reg[30]' (FDE) to 'dummy_proc_middle_U0/p_Val2_3_reg_401_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_top_mem_bus_m_axi_U/\bus_read/start_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_top_mem_bus_m_axi_U/\bus_write/start_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dummy_proc_middle_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/buff_wdata/q_tmp_reg[16]' (FDRE) to 'fft_top_mem_bus_m_axi_U/bus_write/buff_wdata/q_tmp_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dummy_proc_fe11_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_top_mem_bus_m_axi_U/\bus_write/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dummy_proc_be_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_top_ctrl_bus_s_axi_U/int_ap_idle_reg)
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0]' (FDRE) to 'fft_top_mem_bus_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_top_mem_bus_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'fft_top_mem_bus_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_top_mem_bus_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[62]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[61]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[60]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[59]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[58]' (FDE) to 'fft_top_mem_bus_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fft_top_mem_bus_m_axi_U/\bus_read/rs_rreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_top_mem_bus_m_axi_U/\bus_read/rs_rreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fft_top_mem_bus_m_axi_U/\bus_write/rs_wreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_top_mem_bus_m_axi_U/\bus_write/rs_wreq/data_p1_reg[63] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module fft_top_ctrl_bus_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module fft_top_ctrl_bus_s_axi.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_config1_data_V_c_U/\U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fft_config1_data_V_c_U/\U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_top_mem_bus_m_axi_U/\bus_read/fifo_rreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_top_mem_bus_m_axi_U/\bus_write/fifo_wreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fft_config1_data_V_U/\U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_config1_data_V_U/\U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_config2_data_V_U/\U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_top_mem_bus_m_axi_U/\bus_read/bus_wide_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_top_mem_bus_m_axi_U/\bus_write/bus_wide_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_config1_data_V_c_U/\U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fft_config1_data_V_c_U/\U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fft_config1_data_V_U/\U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_config1_data_V_U/\U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_config2_data_V_U/\U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dummy_proc_middle_U0/\p_Result_s_reg_368_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dummy_proc_middle_U0/\p_Result_s_reg_368_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_config2_data_V_U/\U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fft_config2_data_V_U/\U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_config2_data_V_U/\U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fft_config2_data_V_U/\U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[1][1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2575.082 ; gain = 29.836 ; free physical = 4515 ; free virtual = 18964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fft_top_mem_bus_m_axi_U | bus_write/buff_wdata/mem_reg | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fft_top_mem_bus_m_axi_U | bus_read/fifo_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d1024_A:       | mem_reg                      | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w32_d1024_A:       | mem_reg                      | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w32_d1024_A:       | mem_reg                      | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w32_d1024_A:       | mem_reg                      | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2575.082 ; gain = 29.836 ; free physical = 4518 ; free virtual = 18967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fft_top_mem_bus_m_axi_U | bus_write/buff_wdata/mem_reg | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fft_top_mem_bus_m_axi_U | bus_read/fifo_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w32_d1024_A:       | mem_reg                      | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w32_d1024_A:       | mem_reg                      | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w32_d1024_A:       | mem_reg                      | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w32_d1024_A:       | mem_reg                      | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance fft_top_mem_bus_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance fft_top_mem_bus_m_axi_U/bus_read/fifo_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance xn1_channel_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance xk1_channel_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance xn2_channel_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance xk2_channel_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2575.082 ; gain = 29.836 ; free physical = 4518 ; free virtual = 18967
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2575.082 ; gain = 29.836 ; free physical = 4520 ; free virtual = 18968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2575.082 ; gain = 29.836 ; free physical = 4521 ; free virtual = 18968
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2575.082 ; gain = 29.836 ; free physical = 4516 ; free virtual = 18966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2575.082 ; gain = 29.836 ; free physical = 4516 ; free virtual = 18966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2575.082 ; gain = 29.836 ; free physical = 4516 ; free virtual = 18966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2575.082 ; gain = 29.836 ; free physical = 4516 ; free virtual = 18966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]     | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]     | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14]    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]     | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[4] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[3] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__7     | SRL_SIG_reg[4] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__8     | SRL_SIG_reg[3] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |fft_config1_1_core |         1|
|2     |fft_config1_s_core |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |fft_config1_1_core_bbox_1 |     1|
|2     |fft_config1_s_core_bbox_0 |     1|
|3     |CARRY4                    |   114|
|4     |LUT1                      |    31|
|5     |LUT2                      |   301|
|6     |LUT3                      |   613|
|7     |LUT4                      |   170|
|8     |LUT5                      |   187|
|9     |LUT6                      |   381|
|10    |RAMB18E1                  |     2|
|11    |RAMB36E1                  |     4|
|12    |SRL16E                    |   140|
|13    |FDRE                      |  2081|
|14    |FDSE                      |    44|
+------+--------------------------+------+

Report Instance Areas: 
+------+-----------------------------------+------------------------------------------------+------+
|      |Instance                           |Module                                          |Cells |
+------+-----------------------------------+------------------------------------------------+------+
|1     |top                                |                                                |  4188|
|2     |  dummy_proc_be_U0                 |dummy_proc_be                                   |   345|
|3     |  dummy_proc_fe11_U0               |dummy_proc_fe11                                 |   327|
|4     |  dummy_proc_middle_U0             |dummy_proc_middle                               |   204|
|5     |  fft_config1_1_U0                 |fft_config1_1                                   |    65|
|6     |  fft_config1_U0                   |fft_config1_s                                   |    65|
|7     |  fft_config1_data_V_U             |fifo_w16_d2_A                                   |    14|
|8     |    U_fifo_w16_d2_A_shiftReg       |fifo_w16_d2_A_shiftReg_14                       |     5|
|9     |  fft_config1_data_V_c_U           |fifo_w16_d2_A_0                                 |    15|
|10    |    U_fifo_w16_d2_A_shiftReg       |fifo_w16_d2_A_shiftReg_13                       |     5|
|11    |  fft_config2_data_V_U             |fifo_w16_d2_A_1                                 |    13|
|12    |    U_fifo_w16_d2_A_shiftReg       |fifo_w16_d2_A_shiftReg                          |     4|
|13    |  fft_status1_data_V_U             |fifo_w8_d2_A                                    |    14|
|14    |    U_fifo_w8_d2_A_shiftReg        |fifo_w8_d2_A_shiftReg_12                        |     4|
|15    |  fft_status2_data_V_U             |fifo_w8_d2_A_2                                  |    13|
|16    |    U_fifo_w8_d2_A_shiftReg        |fifo_w8_d2_A_shiftReg                           |     4|
|17    |  fft_top_ctrl_bus_s_axi_U         |fft_top_ctrl_bus_s_axi                          |   417|
|18    |  fft_top_mem_bus_m_axi_U          |fft_top_mem_bus_m_axi                           |  1808|
|19    |    bus_read                       |fft_top_mem_bus_m_axi_read                      |   933|
|20    |      \bus_wide_gen.fifo_burst     |fft_top_mem_bus_m_axi_fifo__parameterized1_8    |    48|
|21    |      fifo_rctl                    |fft_top_mem_bus_m_axi_fifo__parameterized3_9    |    37|
|22    |      fifo_rdata                   |fft_top_mem_bus_m_axi_buffer__parameterized1    |   193|
|23    |      fifo_rreq                    |fft_top_mem_bus_m_axi_fifo_10                   |   108|
|24    |      rs_rdata                     |fft_top_mem_bus_m_axi_reg_slice__parameterized2 |    64|
|25    |      rs_rreq                      |fft_top_mem_bus_m_axi_reg_slice_11              |    72|
|26    |    bus_write                      |fft_top_mem_bus_m_axi_write                     |   856|
|27    |      buff_wdata                   |fft_top_mem_bus_m_axi_buffer                    |   127|
|28    |      \bus_wide_gen.fifo_burst     |fft_top_mem_bus_m_axi_fifo__parameterized1      |    85|
|29    |      fifo_resp                    |fft_top_mem_bus_m_axi_fifo__parameterized3      |    26|
|30    |      fifo_resp_to_user            |fft_top_mem_bus_m_axi_fifo__parameterized5      |    15|
|31    |      fifo_wreq                    |fft_top_mem_bus_m_axi_fifo                      |    91|
|32    |      rs_wreq                      |fft_top_mem_bus_m_axi_reg_slice                 |    73|
|33    |    wreq_throttl                   |fft_top_mem_bus_m_axi_throttl                   |    19|
|34    |  out_M_imag_V_c_U                 |fifo_w32_d5_A                                   |    51|
|35    |    U_fifo_w32_d5_A_shiftReg       |fifo_w32_d5_A_shiftReg_7                        |    35|
|36    |  out_M_real_V_c_U                 |fifo_w32_d5_A_3                                 |    51|
|37    |    U_fifo_w32_d5_A_shiftReg       |fifo_w32_d5_A_shiftReg                          |    35|
|38    |  start_for_dummy_proc_be_U0_U     |start_for_dummy_proc_be_U0                      |    17|
|39    |  start_for_dummy_proc_middle_U0_U |start_for_dummy_proc_middle_U0                  |    14|
|40    |  start_for_fft_config1_1_U0_U     |start_for_fft_config1_1_U0                      |    15|
|41    |  start_for_fft_config1_U0_U       |start_for_fft_config1_U0                        |    13|
|42    |  xk1_channel_U                    |fifo_w32_d1024_A                                |   181|
|43    |  xk2_channel_U                    |fifo_w32_d1024_A_4                              |   182|
|44    |  xn1_channel_U                    |fifo_w32_d1024_A_5                              |   182|
|45    |  xn2_channel_U                    |fifo_w32_d1024_A_6                              |   182|
+------+-----------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2575.082 ; gain = 29.836 ; free physical = 4516 ; free virtual = 18966
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 220 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2575.082 ; gain = 29.836 ; free physical = 4520 ; free virtual = 18970
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2575.090 ; gain = 29.836 ; free physical = 4520 ; free virtual = 18970
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2575.090 ; gain = 0.000 ; free physical = 4588 ; free virtual = 19038
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_config1_1_core' instantiated as 'fft_config1_1_U0/inst' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_config1_1.vhd:86]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fft_config1_s_core' instantiated as 'fft_config1_U0/inst' [/home/lsa/repos/ampere-git/fred/dart/pr_tool-fork/lixo/Sources/cores/FFT_ifft/hdl/vhdl/fft_config1_s.vhd:86]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.090 ; gain = 0.000 ; free physical = 4535 ; free virtual = 18983
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
737 Infos, 257 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2575.090 ; gain = 29.844 ; free physical = 4656 ; free virtual = 19104
