

================================================================
== Vitis HLS Report for 'kernel_main'
================================================================
* Date:           Mon Jul 14 10:25:27 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        kernel_main
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      299|      299|  0.997 us|  0.997 us|  300|  300|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_kernel_main_Pipeline_VITIS_LOOP_10_1_fu_137  |kernel_main_Pipeline_VITIS_LOOP_10_1  |       16|       16|  53.328 ns|  53.328 ns|   12|   12|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      94|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        1|     -|     1150|    1414|    0|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        0|    1744|    -|
|Register             |        -|     -|      583|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        1|     0|     1733|    3252|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                  |control_s_axi                         |        0|   0|  284|  488|    0|
    |gmem_m_axi_U                                     |gmem_m_axi                            |        1|   0|  612|  700|    0|
    |grp_kernel_main_Pipeline_VITIS_LOOP_10_1_fu_137  |kernel_main_Pipeline_VITIS_LOOP_10_1  |        0|   0|  254|  226|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |Total                                            |                                      |        1|   0| 1150| 1414|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |lshr_ln15_fu_220_p2  |      lshr|   0|  0|  92|          32|          32|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  94|          33|          33|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+------+-----------+-----+-----------+
    |      Name      |  LUT | Input Size| Bits| Total Bits|
    +----------------+------+-----------+-----+-----------+
    |ap_NS_fsm       |  1512|        285|    1|        285|
    |ap_done         |     9|          2|    1|          2|
    |gmem_0_ARADDR   |    20|          4|   64|        256|
    |gmem_0_ARLEN    |    20|          4|   32|        128|
    |gmem_0_ARVALID  |    14|          3|    1|          3|
    |gmem_0_AWADDR   |    20|          4|   64|        256|
    |gmem_0_AWLEN    |    20|          4|   32|        128|
    |gmem_0_AWVALID  |    14|          3|    1|          3|
    |gmem_0_BREADY   |    14|          3|    1|          3|
    |gmem_0_RREADY   |    14|          3|    1|          3|
    |gmem_0_WDATA    |    14|          3|   32|         96|
    |gmem_0_WSTRB    |    14|          3|    4|         12|
    |gmem_0_WVALID   |    14|          3|    1|          3|
    |gmem_blk_n_AR   |     9|          2|    1|          2|
    |gmem_blk_n_AW   |     9|          2|    1|          2|
    |gmem_blk_n_B    |     9|          2|    1|          2|
    |gmem_blk_n_R    |     9|          2|    1|          2|
    |gmem_blk_n_W    |     9|          2|    1|          2|
    +----------------+------+-----------+-----+-----------+
    |Total           |  1744|        334|  240|       1188|
    +----------------+------+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+-----+----+-----+-----------+
    |                             Name                             |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                     |  284|   0|  284|          0|
    |ap_done_reg                                                   |    1|   0|    1|          0|
    |ap_rst_n_inv                                                  |    1|   0|    1|          0|
    |ap_rst_reg_1                                                  |    1|   0|    1|          0|
    |ap_rst_reg_2                                                  |    1|   0|    1|          0|
    |gmem_addr_1_reg_250                                           |   64|   0|   64|          0|
    |gmem_addr_2_read_reg_268                                      |   32|   0|   32|          0|
    |gmem_addr_2_reg_257                                           |   64|   0|   64|          0|
    |grp_kernel_main_Pipeline_VITIS_LOOP_10_1_fu_137_ap_start_reg  |    1|   0|    1|          0|
    |trunc_ln10_1_reg_244                                          |   62|   0|   62|          0|
    |trunc_ln15_1_reg_273                                          |    8|   0|    8|          0|
    |trunc_ln15_reg_263                                            |    2|   0|    2|          0|
    |trunc_ln_reg_233                                              |   62|   0|   62|          0|
    +--------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                         |  583|   0|  583|          0|
    +--------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|   kernel_main|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|   kernel_main|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|   kernel_main|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

