# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do BinUDContEnRst4_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/User/Desktop/LSD/Aula 7/Parte 2/BinUDCntEnRst4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:35 on Apr 27,2020
# vcom -reportprogress 300 -93 -work work C:/Users/User/Desktop/LSD/Aula 7/Parte 2/BinUDCntEnRst4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BinUDCntEnRst4
# -- Compiling architecture Behavioral of BinUDCntEnRst4
# End time: 15:33:35 on Apr 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Load canceled
vcom -reportprogress 300 -work work {C:/Users/User/Desktop/LSD/Aula 7/Parte 2/BinUDCntEnRst8Tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:30 on Apr 27,2020
# vcom -reportprogress 300 -work work C:/Users/User/Desktop/LSD/Aula 7/Parte 2/BinUDCntEnRst8Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinUDCntEnRst8Tb
# -- Compiling architecture Stimulus of BinUDCntEnRst8Tb
# -- Loading package NUMERIC_STD
# -- Loading entity BinUDCntEnRst4
# End time: 15:36:31 on Apr 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/User/Desktop/LSD/Aula 7/Parte 2/BinUDCntEnRst8Tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:33 on Apr 27,2020
# vcom -reportprogress 300 -work work C:/Users/User/Desktop/LSD/Aula 7/Parte 2/BinUDCntEnRst8Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinUDCntEnRst8Tb
# -- Compiling architecture Stimulus of BinUDCntEnRst8Tb
# -- Loading package NUMERIC_STD
# -- Loading entity BinUDCntEnRst4
# End time: 15:36:33 on Apr 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.binudcntenrst8tb(stimulus)
# vsim work.binudcntenrst8tb(stimulus) 
# Start time: 15:36:47 on Apr 27,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binudcntenrst8tb(stimulus)
# Loading work.binudcntenrst4(behavioral)
add wave -position end  sim:/binudcntenrst8tb/s_reset
add wave -position end  sim:/binudcntenrst8tb/s_clk
add wave -position end  sim:/binudcntenrst8tb/s_enable
add wave -position end  sim:/binudcntenrst8tb/s_upDown_n
add wave -position end  sim:/binudcntenrst8tb/s_cntOut
vcom -reportprogress 300 -work work {C:/Users/User/Desktop/LSD/Aula 7/Parte 2/BinUDCntEnRst8Tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:14 on Apr 27,2020
# vcom -reportprogress 300 -work work C:/Users/User/Desktop/LSD/Aula 7/Parte 2/BinUDCntEnRst8Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinUDCntEnRst8Tb
# -- Compiling architecture Stimulus of BinUDCntEnRst8Tb
# -- Loading package NUMERIC_STD
# -- Loading entity BinUDCntEnRst4
# End time: 15:38:14 on Apr 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.binudcntenrst8tb(stimulus)
# End time: 15:38:31 on Apr 27,2020, Elapsed time: 0:01:44
# Errors: 0, Warnings: 0
# vsim work.binudcntenrst8tb(stimulus) 
# Start time: 15:38:31 on Apr 27,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binudcntenrst8tb(stimulus)
# Loading work.binudcntenrst4(behavioral)
vcom -reportprogress 300 -work work {C:/Users/User/Desktop/LSD/Aula 7/Parte 2/BinUDCntEnRst8Tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:49 on Apr 27,2020
# vcom -reportprogress 300 -work work C:/Users/User/Desktop/LSD/Aula 7/Parte 2/BinUDCntEnRst8Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinUDCntEnRst8Tb
# -- Compiling architecture Stimulus of BinUDCntEnRst8Tb
# -- Loading package NUMERIC_STD
# -- Loading entity BinUDCntEnRst4
# End time: 15:38:49 on Apr 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/User/Desktop/LSD/Aula 7/Parte 2/BinUDCntEnRst8Tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:50 on Apr 27,2020
# vcom -reportprogress 300 -work work C:/Users/User/Desktop/LSD/Aula 7/Parte 2/BinUDCntEnRst8Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinUDCntEnRst8Tb
# -- Compiling architecture Stimulus of BinUDCntEnRst8Tb
# -- Loading package NUMERIC_STD
# -- Loading entity BinUDCntEnRst4
# End time: 15:38:50 on Apr 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.binudcntenrst8tb(stimulus)
# End time: 15:39:17 on Apr 27,2020, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
# vsim work.binudcntenrst8tb(stimulus) 
# Start time: 15:39:17 on Apr 27,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binudcntenrst8tb(stimulus)
# Loading work.binudcntenrst4(behavioral)
run
add wave -position end  sim:/binudcntenrst8tb/s_cntOut
add wave -position 0  sim:/binudcntenrst8tb/s_upDown_n
add wave -position 0  sim:/binudcntenrst8tb/s_enable
add wave -position 0  sim:/binudcntenrst8tb/s_clk
add wave -position 0  sim:/binudcntenrst8tb/s_reset
# Load canceled
run -all
# Break key hit
# Simulation stop requested.
run
vcom -reportprogress 300 -work work {C:/Users/User/Desktop/LSD/Aula 7/Parte 2/BinUDCntEnRst8Tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:15 on Apr 27,2020
# vcom -reportprogress 300 -work work C:/Users/User/Desktop/LSD/Aula 7/Parte 2/BinUDCntEnRst8Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinUDCntEnRst8Tb
# -- Compiling architecture Stimulus of BinUDCntEnRst8Tb
# -- Loading package NUMERIC_STD
# -- Loading entity BinUDCntEnRst4
# End time: 15:45:15 on Apr 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/User/Desktop/LSD/Aula 7/Parte 2/BinUDCntEnRst8Tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:16 on Apr 27,2020
# vcom -reportprogress 300 -work work C:/Users/User/Desktop/LSD/Aula 7/Parte 2/BinUDCntEnRst8Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinUDCntEnRst8Tb
# -- Compiling architecture Stimulus of BinUDCntEnRst8Tb
# -- Loading package NUMERIC_STD
# -- Loading entity BinUDCntEnRst4
# End time: 15:45:16 on Apr 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.binudcntenrst8tb(stimulus)
# End time: 15:45:31 on Apr 27,2020, Elapsed time: 0:06:14
# Errors: 1, Warnings: 0
# vsim work.binudcntenrst8tb(stimulus) 
# Start time: 15:45:31 on Apr 27,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binudcntenrst8tb(stimulus)
# Loading work.binudcntenrst4(behavioral)
run
# End time: 15:47:15 on Apr 27,2020, Elapsed time: 0:01:44
# Errors: 0, Warnings: 0
