Analysis & Synthesis report for MC68K
Thu Mar 07 20:36:40 2019
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-----------------------------+--------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Mar 07 20:36:40 2019          ;
; Quartus II 64-Bit Version   ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name               ; MC68K                                      ;
; Top-level Entity Name       ; MC68K                                      ;
; Family                      ; Cyclone V                                  ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                  ;
; Total registers             ; N/A until Partition Merge                  ;
; Total pins                  ; N/A until Partition Merge                  ;
; Total virtual pins          ; N/A until Partition Merge                  ;
; Total block memory bits     ; N/A until Partition Merge                  ;
; Total PLLs                  ; N/A until Partition Merge                  ;
; Total DLLs                  ; N/A until Partition Merge                  ;
+-----------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; MC68K              ; MC68K              ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Restructure Multiplexers                                                        ; Off                ; Auto               ;
; Ignore LCELL Buffers                                                            ; On                 ; Off                ;
; Perform WYSIWYG Primitive Resynthesis                                           ; On                 ; Off                ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; Off                ; Off                ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Altera ; altera_pll   ; 15.0    ; N/A          ; N/A          ; |MC68K|ClockGen:inst7 ; ClockGen.vhd    ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Thu Mar 07 20:36:23 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MC68K -c MC68K
Warning (125092): Tcl Script File VideoRamFrameBuffer.qip not found
    Info (125063): set_global_assignment -name QIP_FILE VideoRamFrameBuffer.qip
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tagmemory.bdf
    Info (12023): Found entity 1: TagMemory
Info (12021): Found 1 design units, including 1 entities, in source file cachememory.bdf
    Info (12023): Found entity 1: CacheMemory
Info (12021): Found 1 design units, including 1 entities, in source file valid.bdf
    Info (12023): Found entity 1: Valid
Info (12021): Found 1 design units, including 1 entities, in source file cachedatamemory.bdf
    Info (12023): Found entity 1: CacheDataMemory
Info (12021): Found 1 design units, including 1 entities, in source file dramcache.bdf
    Info (12023): Found entity 1: DramCache
Info (12021): Found 1 design units, including 1 entities, in source file cacheddramcontroller.bdf
    Info (12023): Found entity 1: CachedDramController
Info (12021): Found 2 design units, including 2 entities, in source file simple_spi_top.v
    Info (12023): Found entity 1: fifo4
    Info (12023): Found entity 2: simple_spi_top
Info (12021): Found 2 design units, including 1 entities, in source file addressdecoder.vhd
    Info (12022): Found design unit 1: AddressDecoder-bhvr
    Info (12023): Found entity 1: AddressDecoder
Info (12021): Found 2 design units, including 1 entities, in source file lpm_bustri0.vhd
    Info (12022): Found design unit 1: lpm_bustri0-SYN
    Info (12023): Found entity 1: lpm_bustri0
Info (12021): Found 1 design units, including 1 entities, in source file mc68k.bdf
    Info (12023): Found entity 1: MC68K
Info (12021): Found 2 design units, including 1 entities, in source file latch8bit.vhd
    Info (12022): Found design unit 1: Latch8Bit-bhvr
    Info (12023): Found entity 1: Latch8Bit
Info (12021): Found 1 design units, including 1 entities, in source file onchipio.bdf
    Info (12023): Found entity 1: OnChipIO
Info (12021): Found 2 design units, including 1 entities, in source file interruptpriorityencoder.vhd
    Info (12022): Found design unit 1: InterruptPriorityEncoder-bhvr
    Info (12023): Found entity 1: InterruptPriorityEncoder
Warning (12019): Can't analyze file -- file RamAddressMapper.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file dtack_generator.vhd
    Info (12022): Found design unit 1: Dtack_Generator-bhvr
    Info (12023): Found entity 1: Dtack_Generator
Info (12021): Found 2 design units, including 1 entities, in source file iodecoder.vhd
    Info (12022): Found design unit 1: IODecoder-bhvr
    Info (12023): Found entity 1: IODecoder
Info (12021): Found 2 design units, including 1 entities, in source file lcd_controller.vhd
    Info (12022): Found design unit 1: LCD_Controller-bhvr
    Info (12023): Found entity 1: LCD_Controller
Info (12021): Found 2 design units, including 1 entities, in source file hexto7segmentdisplay.vhd
    Info (12022): Found design unit 1: HexTo7SegmentDisplay-bhvr
    Info (12023): Found entity 1: HexTo7SegmentDisplay
Info (12021): Found 2 design units, including 1 entities, in source file timer.vhd
    Info (12022): Found design unit 1: Timer-bhvr
    Info (12023): Found entity 1: Timer
Info (12021): Found 1 design units, including 1 entities, in source file dram.bdf
    Info (12023): Found entity 1: Dram
Info (12021): Found 2 design units, including 1 entities, in source file lpm_bustri2.vhd
    Info (12022): Found design unit 1: lpm_bustri2-SYN
    Info (12023): Found entity 1: lpm_bustri2
Info (12021): Found 2 design units, including 1 entities, in source file tg68.vhd
    Info (12022): Found design unit 1: TG68-logic
    Info (12023): Found entity 1: TG68
Info (12021): Found 2 design units, including 1 entities, in source file datamapper68k.vhd
    Info (12022): Found design unit 1: DataMapper68k-a
    Info (12023): Found entity 1: DataMapper68k
Info (12021): Found 2 design units, including 1 entities, in source file acia_6850.vhd
    Info (12022): Found design unit 1: ACIA_6850-rtl
    Info (12023): Found entity 1: ACIA_6850
Info (12021): Found 2 design units, including 1 entities, in source file acia_rx.vhd
    Info (12022): Found design unit 1: ACIA_RX-rtl
    Info (12023): Found entity 1: ACIA_RX
Info (12021): Found 2 design units, including 1 entities, in source file acia_tx.vhd
    Info (12022): Found design unit 1: ACIA_TX-rtl
    Info (12023): Found entity 1: ACIA_TX
Info (12021): Found 2 design units, including 1 entities, in source file m68xxiodecoder.vhd
    Info (12022): Found design unit 1: M68xxIODecoder-bhvr
    Info (12023): Found entity 1: M68xxIODecoder
Info (12021): Found 2 design units, including 1 entities, in source file latch3bit.vhd
    Info (12022): Found design unit 1: Latch3Bit-bhvr
    Info (12023): Found entity 1: Latch3Bit
Info (12021): Found 1 design units, including 1 entities, in source file onchipm68xxio.bdf
    Info (12023): Found entity 1: OnChipM68xxIO
Info (12021): Found 1 design units, including 1 entities, in source file acia_baudrate_generator.bdf
    Info (12023): Found entity 1: ACIA_BaudRate_Generator
Info (12021): Found 4 design units, including 1 entities, in source file acia_clock.vhd
    Info (12022): Found design unit 1: bit_funcs
    Info (12022): Found design unit 2: bit_funcs-body
    Info (12022): Found design unit 3: ACIA_Clock-rtl
    Info (12023): Found entity 1: ACIA_Clock
Info (12021): Found 2 design units, including 1 entities, in source file tg68_fast.vhd
    Info (12022): Found design unit 1: TG68_fast-logic
    Info (12023): Found entity 1: TG68_fast
Warning (12019): Can't analyze file -- file VGADataMux.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file traceexceptiongenerator.vhd
    Info (12022): Found design unit 1: TraceExceptionGenerator-bhvr
    Info (12023): Found entity 1: TraceExceptionGenerator
Info (12021): Found 2 design units, including 1 entities, in source file traceexceptioncontrolbit.vhd
    Info (12022): Found design unit 1: TraceExceptionControlBit-bhvr
    Info (12023): Found entity 1: TraceExceptionControlBit
Info (12021): Found 1 design units, including 1 entities, in source file m68000cpu.bdf
    Info (12023): Found entity 1: M68000CPU
Info (12021): Found 2 design units, including 1 entities, in source file busrequestlogic.vhd
    Info (12022): Found design unit 1: BusRequestLogic-fsm
    Info (12023): Found entity 1: BusRequestLogic
Info (12021): Found 2 design units, including 1 entities, in source file singlebittristate.vhd
    Info (12022): Found design unit 1: singlebittristate-SYN
    Info (12023): Found entity 1: SingleBitTriState
Info (12021): Found 1 design units, including 1 entities, in source file dmacontroller.bdf
    Info (12023): Found entity 1: DMAController
Info (12021): Found 2 design units, including 1 entities, in source file cpu_dma_mux.vhd
    Info (12022): Found design unit 1: CPU_DMA_Mux-bhvr
    Info (12023): Found entity 1: CPU_DMA_Mux
Warning (12019): Can't analyze file -- file GraphicsController.vhd is missing
Info (12021): Found 1 design units, including 1 entities, in source file onchiprom16kwords.bdf
    Info (12023): Found entity 1: OnChipROM16KWords
Warning (12019): Can't analyze file -- file CharacterGenRom5x7.vhd is missing
Warning (12019): Can't analyze file -- file VGA_Controller_256Pallette.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file ram128kbyte.vhd
    Info (12022): Found design unit 1: ram128kbyte-SYN
    Info (12023): Found entity 1: Ram128kByte
Warning (12019): Can't analyze file -- file CharacterGenRom10x14.vhd is missing
Info (12021): Found 1 design units, including 1 entities, in source file graphicsframebuffermemory.bdf
    Info (12023): Found entity 1: GraphicsFrameBufferMemory
Info (12021): Found 1 design units, including 1 entities, in source file iic_spi_interface.bdf
    Info (12023): Found entity 1: IIC_SPI_Interface
Info (12021): Found 2 design units, including 1 entities, in source file colourpallette_2portram.vhd
    Info (12022): Found design unit 1: colourpallette_2portram-SYN
    Info (12023): Found entity 1: ColourPallette_2PortRam
Info (12021): Found 1 design units, including 1 entities, in source file canbus.bdf
    Info (12023): Found entity 1: CanBus
Warning (12019): Can't analyze file -- file CanBusDecoder.vhd is missing
Info (12021): Found 1 design units, including 1 entities, in source file onchipram256kbyte.bdf
    Info (12023): Found entity 1: OnChipRam256kbyte
Info (12021): Found 1 design units, including 1 entities, in source file video_controller800x480.bdf
    Info (12023): Found entity 1: Video_Controller800x480
Info (12021): Found 2 design units, including 1 entities, in source file clockgen.vhd
    Info (12022): Found design unit 1: ClockGen-rtl
    Info (12023): Found entity 1: ClockGen
Info (12021): Found 1 design units, including 1 entities, in source file clockgen/clockgen_0002.v
    Info (12023): Found entity 1: ClockGen_0002
Info (12021): Found 2 design units, including 1 entities, in source file onchip32kword.vhd
    Info (12022): Found design unit 1: onchip32kword-SYN
    Info (12023): Found entity 1: OnChip32KWord
Warning (12019): Can't analyze file -- file M68kNewDramController.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file m68kdramcontroller_verilog.v
    Info (12023): Found entity 1: M68kDramController_Verilog
Info (12021): Found 1 design units, including 1 entities, in source file graphicslcd_controller_verilog.v
    Info (12023): Found entity 1: GraphicsLCD_Controller_Verilog
Info (12021): Found 1 design units, including 1 entities, in source file ramaddressmapper_verilog.v
    Info (12023): Found entity 1: RamAddressMapper_Verilog
Info (12021): Found 2 design units, including 1 entities, in source file onchiprom16kword.vhd
    Info (12022): Found design unit 1: onchiprom16kword-SYN
    Info (12023): Found entity 1: OnChipRom16KWord
Info (12021): Found 2 design units, including 1 entities, in source file spi_bus_decoder.vhd
    Info (12022): Found design unit 1: SPI_BUS_Decoder-bhvr
    Info (12023): Found entity 1: SPI_BUS_Decoder
Info (12127): Elaborating entity "MC68K" for the top level hierarchy
Info (12128): Elaborating entity "OnChipM68xxIO" for hierarchy "OnChipM68xxIO:inst11"
Info (12128): Elaborating entity "ACIA_6850" for hierarchy "OnChipM68xxIO:inst11|ACIA_6850:inst16"
Info (12128): Elaborating entity "ACIA_RX" for hierarchy "OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_RX:RxDev"
Info (12128): Elaborating entity "ACIA_TX" for hierarchy "OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev"
Info (12128): Elaborating entity "M68xxIODecoder" for hierarchy "OnChipM68xxIO:inst11|M68xxIODecoder:inst"
Info (12128): Elaborating entity "ACIA_BaudRate_Generator" for hierarchy "OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1"
Info (12128): Elaborating entity "ACIA_Clock" for hierarchy "OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst20"
Info (12128): Elaborating entity "Latch3Bit" for hierarchy "OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1|Latch3Bit:inst1"
Info (12128): Elaborating entity "ClockGen" for hierarchy "ClockGen:inst7"
Info (12128): Elaborating entity "ClockGen_0002" for hierarchy "ClockGen:inst7|ClockGen_0002:clockgen_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "ClockGen:inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "ClockGen:inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "ClockGen:inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "4"
    Info (12134): Parameter "output_clock_frequency0" = "45.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "30.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "90.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "90.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "7099 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "AddressDecoder" for hierarchy "AddressDecoder:inst3"
Info (12128): Elaborating entity "CPU_DMA_Mux" for hierarchy "CPU_DMA_Mux:inst14"
Info (12128): Elaborating entity "DMAController" for hierarchy "DMAController:inst12"
Warning (275043): Pin "DMA_UDS_L" is missing source
Warning (275043): Pin "DMA_LDS_L" is missing source
Warning (275043): Pin "DMA_RW" is missing source
Warning (275043): Pin "DMA_AS_L" is missing source
Warning (275043): Pin "DMA_Address[31..0]" is missing source
Warning (275043): Pin "DMA_DataOut[15..0]" is missing source
Warning (275009): Pin "Clock" not connected
Warning (275009): Pin "Reset_L" not connected
Warning (275009): Pin "CS_L" not connected
Warning (275009): Pin "UDS_IN_L" not connected
Warning (275009): Pin "LDS_IN_L" not connected
Warning (275009): Pin "RW_IN" not connected
Warning (275009): Pin "BG_L" not connected
Warning (275009): Pin "Dtack_IN_L" not connected
Warning (275009): Pin "AS_L" not connected
Warning (275009): Pin "AddressIn" not connected
Warning (275009): Pin "DataInFromCPU" not connected
Warning (275009): Pin "DataInFromMemory" not connected
Info (12128): Elaborating entity "Dtack_Generator" for hierarchy "Dtack_Generator:inst"
Info (12128): Elaborating entity "CachedDramController" for hierarchy "CachedDramController:inst21"
Info (12128): Elaborating entity "DramCache" for hierarchy "CachedDramController:inst21|DramCache:inst1"
Error (275021): Illegal wire or bus name "Word[2:0]" of type port 
Error (275021): Illegal wire or bus name "Index[4:0]" of type port 
Error (275021): Illegal wire or bus name "TagDataOut[22:0]" of type port 
Warning (275012): Pin "RAS_Dram_L" overlaps another pin, block, or symbol
Error (12152): Can't elaborate user hierarchy "CachedDramController:inst21|DramCache:inst1"
Info (144001): Generated suppressed messages file C:/M68K/MC68K.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 28 warnings
    Error: Peak virtual memory: 4938 megabytes
    Error: Processing ended: Thu Mar 07 20:36:40 2019
    Error: Elapsed time: 00:00:17
    Error: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/M68K/MC68K.map.smsg.


