#:C19    
#Xilinx FPGA Editor Command Log File
#Editor Version:
#:V   NT M2.1 P.20131013
#Current Working Directory:
#:D   C:\BlifParser3\xdlFileCreated
#Date/Time:
#:T   Sun Aug 03 18:55:49 2014
#------------------------------
	#Reading C:\BlifParser3\xdlFileCreated\HelloWorld.ncd...
	#Loading device for application Rf_Device from file '6slx45.nph' in environment F:\Xilinix\14.7\ISE_DS\ISE\.
	#   "HelloWorld" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
	#Design creation date: 2014.08.03.14.25.38
	#Building chip graphics...
	#Loading speed info...
	#1
select -k comp 'z0re_FINAL_OUTPUT'
	#2
unselect comp 'z0re_FINAL_OUTPUT'
	#3
select -k comp 'n44_z0re'
	#4
unselect -all
	#5
select net 'x23.I->n44_z0re.A1'
	#net "x23.I->n44_z0re.A1"
	#6
unselect -all
	#7
select net 'x23.I->n44_z0re.A1'
	#net "x23.I->n44_z0re.A1"
	#8
post block
	#ERROR:FPGAEditor:79 - The "post block" command without any other arguments cannot
	#be performed unless the selection contains only a single site
	#or single component.  Change the selection and try again.
	#9
unselect -all
	#10
select comp 'n44_z0re'
	#comp "n44_z0re",  site "SLICE_X10Y9",  type = SLICEL  (RPM grid X33Y36)
	#11
unselect -all
	#12
select comp 'n44_z0re'
	#comp "n44_z0re",  site "SLICE_X10Y9",  type = SLICEL  (RPM grid X33Y36)
	#13
post block
	#14
unselect comp 'n44_z0re'
	#15
select -k comp 'n44_FINAL_OUTPUT'
	#16
unselect -all
	#17
select comp 'n44_FINAL_OUTPUT'
	#comp "n44_FINAL_OUTPUT",  site "H17",  bonded type = IOB,  pad name = PAD105,  pin name = H17  (RPM grid X161Y250)
	#18
post block
	#19
unselect -all
	#20
select net "n44_z0re.AMUX->n44_z0re.AX"
	#net "n44_z0re.AMUX->n44_z0re.AX"
	#21
post open
