// Seed: 2926382377
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2.id_3 = 1;
  logic [7:0] id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  id_6(
      .id_0(), .id_1(id_5[1]), .id_2(id_1), .id_3(id_1)
  );
endmodule
