Analysis & Synthesis Status : Successful - Sun Jan 01 19:34:41 2017
Quartus II 32-bit Version : 13.1.0 Build 162 10/23/2013 SJ Web Edition
Revision Name : C5G_LPDDR2_Nios_Test
Top-level Entity Name : C5G_LPDDR2_Nios_Test
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 5981
Total pins : 298
Total virtual pins : 0
Total block memory bits : 1,209,920
Total DSP Blocks : 2
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI TX Channels : 0
Total PLLs : 1
Total DLLs : 1
