Classic Timing Analyzer report for Metis
Tue Sep 13 20:11:05 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
  7. Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
  8. Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
  9. Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
 10. Clock Setup: 'PHY_CLK125'
 11. Clock Setup: 'PHY_MDIO_clk'
 12. Clock Setup: 'PHY_RX_CLOCK'
 13. Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
 14. Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
 15. Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
 16. Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
 17. Clock Hold: 'PHY_CLK125'
 18. Clock Hold: 'PHY_MDIO_clk'
 19. Clock Hold: 'PHY_RX_CLOCK'
 20. tsu
 21. tco
 22. th
 23. Board Trace Model Assignments
 24. Input Transition Times
 25. Slow Corner Signal Integrity Metrics
 26. Fast Corner Signal Integrity Metrics
 27. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+
; Type                                                                                                         ; Slack     ; Required Time                     ; Actual Time                      ; From                                                                                                      ; To                                                                                                                                                   ; From Clock                                                                                    ; To Clock                                                                                      ; Failed Paths ;
+--------------------------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+
; Worst-case tsu                                                                                               ; N/A       ; None                              ; 5.566 ns                         ; PHY_DV                                                                                                    ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                                                       ; --                                                                                            ; PHY_RX_CLOCK                                                                                  ; 0            ;
; Worst-case tco                                                                                               ; N/A       ; None                              ; 20.045 ns                        ; MDIO:MDIO_inst|write[3]                                                                                   ; PHY_MDIO                                                                                                                                             ; PHY_CLK125                                                                                    ; --                                                                                            ; 0            ;
; Worst-case th                                                                                                ; N/A       ; None                              ; 6.940 ns                         ; CONFIG                                                                                                    ; EEPROM:EEPROM_inst|This_IP[0]                                                                                                                        ; --                                                                                            ; PHY_CLK125                                                                                    ; 0            ;
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]' ; -4.450 ns ; 48.00 MHz ( period = 20.833 ns )  ; N/A                              ; reset                                                                                                     ; NWire_rcv:m_ver4|DB_LEN[3][0]                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 1233         ;
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]' ; -2.861 ns ; 0.80 MHz ( period = 1250.000 ns ) ; N/A                              ; IF_Line_in                                                                                                ; I2C_Master:I2C_Master_inst|state[2]                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 19           ;
; Clock Setup: 'PHY_CLK125'                                                                                    ; -2.081 ns ; 125.00 MHz ( period = 8.000 ns )  ; N/A                              ; IF_Q_PWM[12]                                                                                              ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[12]                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125                                                                                    ; 121          ;
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]' ; -1.002 ns ; 12.50 MHz ( period = 80.000 ns )  ; N/A                              ; EEPROM:EEPROM_inst|This_IP[6]                                                                             ; Assigned_IP_valid                                                                                                                                    ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 31           ;
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]' ; 7.774 ns  ; 25.00 MHz ( period = 40.000 ns )  ; 40.90 MHz ( period = 24.452 ns ) ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[22]                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0            ;
; Clock Setup: 'PHY_RX_CLOCK'                                                                                  ; 12.657 ns ; 25.00 MHz ( period = 40.000 ns )  ; 68.09 MHz ( period = 14.686 ns ) ; Rx_MAC:Rx_MAC_inst|Rx_enable                                                                              ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[13] ; PHY_RX_CLOCK                                                                                  ; PHY_RX_CLOCK                                                                                  ; 0            ;
; Clock Setup: 'PHY_MDIO_clk'                                                                                  ; 30.235 ns ; 2.50 MHz ( period = 400.000 ns )  ; N/A                              ; write_PHY                                                                                                 ; MDIO:MDIO_inst|preamble[0]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk                                                                                  ; 0            ;
; Clock Hold: 'PHY_RX_CLOCK'                                                                                   ; -1.869 ns ; 25.00 MHz ( period = 40.000 ns )  ; N/A                              ; Rx_MAC:Rx_MAC_inst|PHY_output[94]                                                                         ; Rx_MAC:Rx_MAC_inst|FromMAC[30]                                                                                                                       ; PHY_RX_CLOCK                                                                                  ; PHY_RX_CLOCK                                                                                  ; 337          ;
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'  ; 0.533 ns  ; 48.00 MHz ( period = 20.833 ns )  ; N/A                              ; NWire_rcv:SPD|DIFF_CLK.xd1[4]                                                                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4~porta_datain_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0            ;
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'  ; 0.646 ns  ; 25.00 MHz ( period = 40.000 ns )  ; N/A                              ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                      ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0            ;
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'  ; 0.646 ns  ; 12.50 MHz ( period = 80.000 ns )  ; N/A                              ; Tx_MAC:Tx_MAC_inst|end_point[1]                                                                           ; Tx_MAC:Tx_MAC_inst|end_point[1]                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0            ;
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'  ; 0.646 ns  ; 0.80 MHz ( period = 1250.000 ns ) ; N/A                              ; I2C_Master:I2C_Master_inst|setup[2]                                                                       ; I2C_Master:I2C_Master_inst|setup[2]                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0            ;
; Clock Hold: 'PHY_CLK125'                                                                                     ; 0.646 ns  ; 125.00 MHz ( period = 8.000 ns )  ; N/A                              ; NWire_xmit:M_LRAudio|id[31]                                                                               ; NWire_xmit:M_LRAudio|id[31]                                                                                                                          ; PHY_CLK125                                                                                    ; PHY_CLK125                                                                                    ; 0            ;
; Clock Hold: 'PHY_MDIO_clk'                                                                                   ; 0.646 ns  ; 2.50 MHz ( period = 400.000 ns )  ; N/A                              ; EEPROM:EEPROM_inst|CS                                                                                     ; EEPROM:EEPROM_inst|CS                                                                                                                                ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk                                                                                  ; 0            ;
; Total number of failed paths                                                                                 ;           ;                                   ;                                  ;                                                                                                           ;                                                                                                                                                      ;                                                                                               ;                                                                                               ; 1741         ;
+--------------------------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP3C40Q240C8       ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; fmax Requirement                                                                                     ; 25 MHz             ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Nominal Core Supply Voltage                                                                          ; 1.2V               ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; On                 ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                 ;                           ;             ;
; Clock Settings                                                                                       ; CLK_25MHZ          ;                 ; CLK_25MHZ                 ;             ;
; Clock Settings                                                                                       ; PHY_CLK125         ;                 ; PHY_CLK125                ;             ;
; Clock Settings                                                                                       ; PHY_MDIO_clk       ;                 ; PHY_MDIO_clk              ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe12|dffe13a ; dcfifo_7gh1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe15|dffe16a ; dcfifo_7gh1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe14|dffe15a ; dcfifo_a9l1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe17|dffe18a ; dcfifo_a9l1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe15|dffe16a ; dcfifo_nhk1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_nhk1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe13|dffe14a ; dcfifo_q9l1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe16|dffe17a ; dcfifo_q9l1 ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+----------+--------------+
; Clock Node Name                                                                               ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset   ; Phase offset ;
+-----------------------------------------------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+----------+--------------+
; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ;                    ; PLL output    ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 240                   ; 125                 ; 1.535 ns ;              ;
; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ;                    ; PLL output    ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 5                     ; 5                   ; 1.535 ns ;              ;
; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ;                    ; PLL output    ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 5                     ; 10                  ; 1.535 ns ;              ;
; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ;                    ; PLL output    ; 0.8 MHz          ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 20                    ; 625                 ; 1.535 ns ;              ;
; PHY_CLK125                                                                                    ; PHY_CLK125         ; User Pin      ; 125.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 5                     ; 1                   ; AUTO     ;              ;
; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk       ; Internal Node ; 2.5 MHz          ; 0.000 ns      ; 0.000 ns     ; CLK_25MHZ ; 1                     ; 10                  ; AUTO     ;              ;
; CLK_25MHZ                                                                                     ; CLK_25MHZ          ; User Pin      ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A      ;              ;
; PHY_RX_CLOCK                                                                                  ;                    ; User Pin      ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A      ;              ;
+-----------------------------------------------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-------+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From  ; To                                                                                           ; From Clock                                                                                    ; To Clock                                                                                      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -4.450 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][0]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 5.020 ns                ;
; -4.450 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][1]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 5.020 ns                ;
; -4.450 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][8]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 5.020 ns                ;
; -4.450 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][5]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 5.020 ns                ;
; -4.450 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][4]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.570 ns                  ; 5.020 ns                ;
; -4.426 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][17]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.572 ns                  ; 4.998 ns                ;
; -4.426 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][13]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.572 ns                  ; 4.998 ns                ;
; -4.426 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][12]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.572 ns                  ; 4.998 ns                ;
; -4.426 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][10]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.572 ns                  ; 4.998 ns                ;
; -4.366 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][2]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 4.935 ns                ;
; -4.366 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][14]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 4.935 ns                ;
; -4.366 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[2][11]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 4.935 ns                ;
; -4.366 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][11]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 4.935 ns                ;
; -4.366 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][16]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 4.935 ns                ;
; -4.366 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[1][15]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 4.935 ns                ;
; -4.366 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[2][15]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 4.935 ns                ;
; -4.366 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][15]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 4.935 ns                ;
; -4.366 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[2][8]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 4.935 ns                ;
; -4.366 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][6]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 4.935 ns                ;
; -4.366 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[2][6]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 4.935 ns                ;
; -4.366 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[2][3]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 4.935 ns                ;
; -4.366 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][3]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 4.935 ns                ;
; -4.366 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[1][3]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 4.935 ns                ;
; -4.366 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[2][9]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 4.935 ns                ;
; -4.366 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][9]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.569 ns                  ; 4.935 ns                ;
; -4.191 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[1][1]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.565 ns                  ; 4.756 ns                ;
; -4.191 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[1][2]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.565 ns                  ; 4.756 ns                ;
; -4.191 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[2][17]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.565 ns                  ; 4.756 ns                ;
; -4.191 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[1][6]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.565 ns                  ; 4.756 ns                ;
; -4.158 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[0][14]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.549 ns                  ; 4.707 ns                ;
; -4.158 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[1][17]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.549 ns                  ; 4.707 ns                ;
; -4.158 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[0][17]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.549 ns                  ; 4.707 ns                ;
; -4.158 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[0][10]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.549 ns                  ; 4.707 ns                ;
; -4.137 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][2]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.562 ns                  ; 4.699 ns                ;
; -4.137 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][17]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.562 ns                  ; 4.699 ns                ;
; -4.137 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[1][17]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.562 ns                  ; 4.699 ns                ;
; -4.137 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][13]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.562 ns                  ; 4.699 ns                ;
; -4.137 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][11]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.562 ns                  ; 4.699 ns                ;
; -4.137 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][16]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.562 ns                  ; 4.699 ns                ;
; -4.137 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][3]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.562 ns                  ; 4.699 ns                ;
; -4.134 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[3][7]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 4.705 ns                ;
; -4.134 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[2][7]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.571 ns                  ; 4.705 ns                ;
; -4.094 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[1][0]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.566 ns                  ; 4.660 ns                ;
; -4.094 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[1][5]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.566 ns                  ; 4.660 ns                ;
; -4.094 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[1][4]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.566 ns                  ; 4.660 ns                ;
; -4.062 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][15]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.552 ns                  ; 4.614 ns                ;
; -4.062 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][4]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.552 ns                  ; 4.614 ns                ;
; -4.062 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][5]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.552 ns                  ; 4.614 ns                ;
; -4.062 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][10]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.552 ns                  ; 4.614 ns                ;
; -4.057 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][1]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.549 ns                  ; 4.606 ns                ;
; -4.057 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][2]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.549 ns                  ; 4.606 ns                ;
; -4.057 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][2]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.549 ns                  ; 4.606 ns                ;
; -4.057 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][12]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.549 ns                  ; 4.606 ns                ;
; -4.057 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][11]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.549 ns                  ; 4.606 ns                ;
; -4.057 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][15]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.549 ns                  ; 4.606 ns                ;
; -4.057 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][7]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.549 ns                  ; 4.606 ns                ;
; -4.057 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][8]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.549 ns                  ; 4.606 ns                ;
; -4.057 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][8]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.549 ns                  ; 4.606 ns                ;
; -4.057 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][3]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.549 ns                  ; 4.606 ns                ;
; -4.057 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][4]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.549 ns                  ; 4.606 ns                ;
; -4.057 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][5]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.549 ns                  ; 4.606 ns                ;
; -4.057 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][6]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.549 ns                  ; 4.606 ns                ;
; -4.057 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][6]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.549 ns                  ; 4.606 ns                ;
; -4.057 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][9]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.549 ns                  ; 4.606 ns                ;
; -4.057 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][10]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.549 ns                  ; 4.606 ns                ;
; -4.035 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][0]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.552 ns                  ; 4.587 ns                ;
; -4.035 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][12]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.552 ns                  ; 4.587 ns                ;
; -4.035 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][14]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.552 ns                  ; 4.587 ns                ;
; -4.030 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][0]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.580 ns                ;
; -4.030 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][1]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.580 ns                ;
; -4.030 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][12]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.580 ns                ;
; -4.030 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][7]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.580 ns                ;
; -4.030 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][8]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.580 ns                ;
; -4.030 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][3]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.580 ns                ;
; -4.018 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][11]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.551 ns                  ; 4.569 ns                ;
; -4.018 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][15]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.551 ns                  ; 4.569 ns                ;
; -4.018 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][16]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.551 ns                  ; 4.569 ns                ;
; -4.018 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[3][10]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.551 ns                  ; 4.569 ns                ;
; -4.007 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][16]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.557 ns                ;
; -4.007 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][16]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.557 ns                ;
; -4.007 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][3]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.557 ns                ;
; -4.007 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][5]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.557 ns                ;
; -4.007 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][6]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.557 ns                ;
; -4.007 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][9]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.557 ns                ;
; -3.967 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][17]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.517 ns                ;
; -3.967 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][16]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.517 ns                ;
; -3.967 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][9]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.517 ns                ;
; -3.902 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][15]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.547 ns                  ; 4.449 ns                ;
; -3.902 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][16]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.547 ns                  ; 4.449 ns                ;
; -3.902 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][11]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.547 ns                  ; 4.449 ns                ;
; -3.902 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][13]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.547 ns                  ; 4.449 ns                ;
; -3.902 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][14]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.547 ns                  ; 4.449 ns                ;
; -3.902 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][9]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.547 ns                  ; 4.449 ns                ;
; -3.902 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][10]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.547 ns                  ; 4.449 ns                ;
; -3.892 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[2][7]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.548 ns                  ; 4.440 ns                ;
; -3.885 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[2][5]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.542 ns                  ; 4.427 ns                ;
; -3.885 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][6]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.542 ns                  ; 4.427 ns                ;
; -3.885 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[2][6]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.542 ns                  ; 4.427 ns                ;
; -3.885 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[2][4]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.542 ns                  ; 4.427 ns                ;
; -3.867 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][0]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.542 ns                  ; 4.409 ns                ;
; -3.867 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[2][1]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.542 ns                  ; 4.409 ns                ;
; -3.867 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][1]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.542 ns                  ; 4.409 ns                ;
; -3.867 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][2]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.542 ns                  ; 4.409 ns                ;
; -3.867 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][5]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.542 ns                  ; 4.409 ns                ;
; -3.867 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][7]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.542 ns                  ; 4.409 ns                ;
; -3.867 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][4]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.542 ns                  ; 4.409 ns                ;
; -3.867 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][3]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.542 ns                  ; 4.409 ns                ;
; -3.851 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[2][15]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.548 ns                  ; 4.399 ns                ;
; -3.851 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[2][16]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.548 ns                  ; 4.399 ns                ;
; -3.851 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[2][12]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.548 ns                  ; 4.399 ns                ;
; -3.851 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][12]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.548 ns                  ; 4.399 ns                ;
; -3.851 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[2][13]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.548 ns                  ; 4.399 ns                ;
; -3.851 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[2][14]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.548 ns                  ; 4.399 ns                ;
; -3.851 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[2][9]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.548 ns                  ; 4.399 ns                ;
; -3.785 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[0][0]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.563 ns                  ; 4.348 ns                ;
; -3.785 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[0][1]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.563 ns                  ; 4.348 ns                ;
; -3.785 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[1][2]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.563 ns                  ; 4.348 ns                ;
; -3.785 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[1][16]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.563 ns                  ; 4.348 ns                ;
; -3.785 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[0][16]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.563 ns                  ; 4.348 ns                ;
; -3.785 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[0][11]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.563 ns                  ; 4.348 ns                ;
; -3.785 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[0][12]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.563 ns                  ; 4.348 ns                ;
; -3.785 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[3][17]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.563 ns                  ; 4.348 ns                ;
; -3.785 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[0][5]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.563 ns                  ; 4.348 ns                ;
; -3.785 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[1][6]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.563 ns                  ; 4.348 ns                ;
; -3.785 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[0][6]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.563 ns                  ; 4.348 ns                ;
; -3.785 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[0][9]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.563 ns                  ; 4.348 ns                ;
; -3.785 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[0][8]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.563 ns                  ; 4.348 ns                ;
; -3.785 ns                               ; None                                                ; reset ; NWire_rcv:m_ver3|DB_LEN[0][7]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.563 ns                  ; 4.348 ns                ;
; -3.763 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][1]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.331 ns                ;
; -3.763 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[1][13]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.331 ns                ;
; -3.763 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[1][12]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.331 ns                ;
; -3.763 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][12]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.331 ns                ;
; -3.763 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[1][8]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.331 ns                ;
; -3.763 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][8]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.331 ns                ;
; -3.763 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[1][7]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.331 ns                ;
; -3.763 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][7]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.331 ns                ;
; -3.763 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][6]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.331 ns                ;
; -3.763 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][5]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.331 ns                ;
; -3.763 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[2][4]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.331 ns                ;
; -3.763 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][4]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.331 ns                ;
; -3.763 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[1][9]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.331 ns                ;
; -3.763 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[2][10]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.331 ns                ;
; -3.763 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[0][10]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.331 ns                ;
; -3.763 ns                               ; None                                                ; reset ; NWire_rcv:m_ver4|DB_LEN[1][10]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.568 ns                  ; 4.331 ns                ;
; -3.714 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[0]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.264 ns                ;
; -3.714 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[5]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.264 ns                ;
; -3.714 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[6]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.264 ns                ;
; -3.714 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[1]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.264 ns                ;
; -3.714 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[2]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.264 ns                ;
; -3.714 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[3]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.264 ns                ;
; -3.714 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_width[4]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.264 ns                ;
; -3.692 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][11]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.559 ns                  ; 4.251 ns                ;
; -3.692 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[1][10]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.559 ns                  ; 4.251 ns                ;
; -3.692 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][10]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.559 ns                  ; 4.251 ns                ;
; -3.692 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][13]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.559 ns                  ; 4.251 ns                ;
; -3.692 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][15]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.559 ns                  ; 4.251 ns                ;
; -3.692 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[1][15]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.559 ns                  ; 4.251 ns                ;
; -3.692 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][15]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.559 ns                  ; 4.251 ns                ;
; -3.690 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][0]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.580 ns                  ; 4.270 ns                ;
; -3.690 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][2]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.580 ns                  ; 4.270 ns                ;
; -3.690 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[1][9]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.580 ns                  ; 4.270 ns                ;
; -3.690 ns                               ; None                                                ; reset ; NWire_rcv:m_ser|DB_LEN[0][7]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.580 ns                  ; 4.270 ns                ;
; -3.688 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[2][0]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.238 ns                ;
; -3.660 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][0]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.565 ns                  ; 4.225 ns                ;
; -3.660 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[1][11]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.565 ns                  ; 4.225 ns                ;
; -3.660 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[3][3]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.565 ns                  ; 4.225 ns                ;
; -3.660 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][5]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.565 ns                  ; 4.225 ns                ;
; -3.660 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][6]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.565 ns                  ; 4.225 ns                ;
; -3.660 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][16]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.565 ns                  ; 4.225 ns                ;
; -3.657 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][0]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.207 ns                ;
; -3.657 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][2]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.207 ns                ;
; -3.657 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][2]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.207 ns                ;
; -3.657 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][12]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.207 ns                ;
; -3.657 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][11]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.207 ns                ;
; -3.657 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][13]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.207 ns                ;
; -3.657 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][14]                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.207 ns                ;
; -3.657 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][7]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.207 ns                ;
; -3.657 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][7]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.207 ns                ;
; -3.657 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][8]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.207 ns                ;
; -3.657 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][3]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.207 ns                ;
; -3.657 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[0][4]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.207 ns                ;
; -3.657 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][4]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.207 ns                ;
; -3.657 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][5]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.207 ns                ;
; -3.657 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|DB_LEN[1][6]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.550 ns                  ; 4.207 ns                ;
; -3.653 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][2]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.560 ns                  ; 4.213 ns                ;
; -3.653 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[0][4]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.560 ns                  ; 4.213 ns                ;
; -3.653 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[1][7]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.560 ns                  ; 4.213 ns                ;
; -3.653 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[1][5]                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.560 ns                  ; 4.213 ns                ;
; -3.653 ns                               ; None                                                ; reset ; NWire_rcv:p_ser|DB_LEN[2][13]                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.560 ns                  ; 4.213 ns                ;
; -3.629 ns                               ; None                                                ; reset ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a4~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 1.054 ns                  ; 4.683 ns                ;
; -3.624 ns                               ; None                                                ; reset ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a2~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 1.057 ns                  ; 4.681 ns                ;
; -3.618 ns                               ; None                                                ; reset ; IF_frequency[1][30]                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.576 ns                  ; 4.194 ns                ;
; -3.618 ns                               ; None                                                ; reset ; IF_frequency[1][24]                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.576 ns                  ; 4.194 ns                ;
; -3.618 ns                               ; None                                                ; reset ; IF_frequency[1][18]                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.576 ns                  ; 4.194 ns                ;
; -3.618 ns                               ; None                                                ; reset ; IF_frequency[1][14]                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.576 ns                  ; 4.194 ns                ;
; -3.618 ns                               ; None                                                ; reset ; IF_frequency[1][12]                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.576 ns                  ; 4.194 ns                ;
; -3.618 ns                               ; None                                                ; reset ; IF_frequency[1][11]                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.576 ns                  ; 4.194 ns                ;
; -3.618 ns                               ; None                                                ; reset ; IF_frequency[1][10]                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.576 ns                  ; 4.194 ns                ;
; -3.617 ns                               ; None                                                ; reset ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_15h1:auto_generated|ram_block1a8~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 1.048 ns                  ; 4.665 ns                ;
; -3.558 ns                               ; None                                                ; reset ; NWire_rcv:m_ver2|tb_cnt[9]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.833 ns                    ; 0.553 ns                  ; 4.111 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;       ;                                                                                              ;                                                                                               ;                                                                                               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                      ; To                                       ; From Clock                                                                                    ; To Clock                                                                                      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 7.774 ns                                ; 40.90 MHz ( period = 24.452 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.990 ns               ;
; 7.836 ns                                ; 41.10 MHz ( period = 24.328 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.928 ns               ;
; 7.861 ns                                ; 41.19 MHz ( period = 24.278 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.903 ns               ;
; 7.862 ns                                ; 41.19 MHz ( period = 24.276 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.902 ns               ;
; 7.933 ns                                ; 41.44 MHz ( period = 24.134 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.831 ns               ;
; 7.992 ns                                ; 41.64 MHz ( period = 24.016 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 11.775 ns               ;
; 8.007 ns                                ; 41.69 MHz ( period = 23.986 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.757 ns               ;
; 8.009 ns                                ; 41.70 MHz ( period = 23.982 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.755 ns               ;
; 8.071 ns                                ; 41.91 MHz ( period = 23.858 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.693 ns               ;
; 8.096 ns                                ; 42.00 MHz ( period = 23.808 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.668 ns               ;
; 8.097 ns                                ; 42.01 MHz ( period = 23.806 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.667 ns               ;
; 8.154 ns                                ; 42.21 MHz ( period = 23.692 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.610 ns               ;
; 8.168 ns                                ; 42.26 MHz ( period = 23.664 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.596 ns               ;
; 8.195 ns                                ; 42.35 MHz ( period = 23.610 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.569 ns               ;
; 8.204 ns                                ; 42.39 MHz ( period = 23.592 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.560 ns               ;
; 8.216 ns                                ; 42.43 MHz ( period = 23.568 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.548 ns               ;
; 8.227 ns                                ; 42.47 MHz ( period = 23.546 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 11.540 ns               ;
; 8.241 ns                                ; 42.52 MHz ( period = 23.518 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.523 ns               ;
; 8.242 ns                                ; 42.52 MHz ( period = 23.516 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.522 ns               ;
; 8.242 ns                                ; 42.52 MHz ( period = 23.516 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.522 ns               ;
; 8.257 ns                                ; 42.58 MHz ( period = 23.486 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.507 ns               ;
; 8.266 ns                                ; 42.61 MHz ( period = 23.468 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.498 ns               ;
; 8.282 ns                                ; 42.67 MHz ( period = 23.436 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.482 ns               ;
; 8.283 ns                                ; 42.67 MHz ( period = 23.434 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.481 ns               ;
; 8.289 ns                                ; 42.69 MHz ( period = 23.422 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.475 ns               ;
; 8.291 ns                                ; 42.70 MHz ( period = 23.418 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.473 ns               ;
; 8.292 ns                                ; 42.71 MHz ( period = 23.416 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.472 ns               ;
; 8.292 ns                                ; 42.71 MHz ( period = 23.416 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.472 ns               ;
; 8.313 ns                                ; 42.78 MHz ( period = 23.374 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.451 ns               ;
; 8.339 ns                                ; 42.88 MHz ( period = 23.322 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.425 ns               ;
; 8.340 ns                                ; 42.88 MHz ( period = 23.320 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.424 ns               ;
; 8.345 ns                                ; 42.90 MHz ( period = 23.310 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.419 ns               ;
; 8.354 ns                                ; 42.93 MHz ( period = 23.292 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.410 ns               ;
; 8.363 ns                                ; 42.97 MHz ( period = 23.274 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.401 ns               ;
; 8.372 ns                                ; 43.00 MHz ( period = 23.256 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 11.395 ns               ;
; 8.387 ns                                ; 43.06 MHz ( period = 23.226 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.377 ns               ;
; 8.401 ns                                ; 43.11 MHz ( period = 23.198 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.363 ns               ;
; 8.413 ns                                ; 43.15 MHz ( period = 23.174 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 11.354 ns               ;
; 8.415 ns                                ; 43.16 MHz ( period = 23.170 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.349 ns               ;
; 8.422 ns                                ; 43.19 MHz ( period = 23.156 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 11.345 ns               ;
; 8.426 ns                                ; 43.20 MHz ( period = 23.148 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.338 ns               ;
; 8.427 ns                                ; 43.20 MHz ( period = 23.146 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.337 ns               ;
; 8.428 ns                                ; 43.21 MHz ( period = 23.144 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.336 ns               ;
; 8.437 ns                                ; 43.24 MHz ( period = 23.126 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.327 ns               ;
; 8.454 ns                                ; 43.31 MHz ( period = 23.092 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.310 ns               ;
; 8.491 ns                                ; 43.44 MHz ( period = 23.018 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.273 ns               ;
; 8.498 ns                                ; 43.47 MHz ( period = 23.004 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.266 ns               ;
; 8.516 ns                                ; 43.54 MHz ( period = 22.968 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.248 ns               ;
; 8.524 ns                                ; 43.57 MHz ( period = 22.952 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.240 ns               ;
; 8.527 ns                                ; 43.58 MHz ( period = 22.946 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.237 ns               ;
; 8.541 ns                                ; 43.63 MHz ( period = 22.918 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.223 ns               ;
; 8.542 ns                                ; 43.64 MHz ( period = 22.916 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.222 ns               ;
; 8.553 ns                                ; 43.68 MHz ( period = 22.894 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.211 ns               ;
; 8.557 ns                                ; 43.69 MHz ( period = 22.886 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 11.210 ns               ;
; 8.572 ns                                ; 43.75 MHz ( period = 22.856 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.192 ns               ;
; 8.575 ns                                ; 43.76 MHz ( period = 22.850 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.189 ns               ;
; 8.578 ns                                ; 43.78 MHz ( period = 22.844 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.186 ns               ;
; 8.579 ns                                ; 43.78 MHz ( period = 22.842 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.185 ns               ;
; 8.580 ns                                ; 43.78 MHz ( period = 22.840 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.184 ns               ;
; 8.613 ns                                ; 43.91 MHz ( period = 22.774 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.151 ns               ;
; 8.616 ns                                ; 43.92 MHz ( period = 22.768 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.148 ns               ;
; 8.650 ns                                ; 44.05 MHz ( period = 22.700 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.114 ns               ;
; 8.650 ns                                ; 44.05 MHz ( period = 22.700 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.114 ns               ;
; 8.669 ns                                ; 44.13 MHz ( period = 22.662 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.095 ns               ;
; 8.672 ns                                ; 44.14 MHz ( period = 22.656 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.092 ns               ;
; 8.672 ns                                ; 44.14 MHz ( period = 22.656 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 11.095 ns               ;
; 8.687 ns                                ; 44.20 MHz ( period = 22.626 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.077 ns               ;
; 8.699 ns                                ; 44.24 MHz ( period = 22.602 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.065 ns               ;
; 8.702 ns                                ; 44.26 MHz ( period = 22.596 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.062 ns               ;
; 8.709 ns                                ; 44.28 MHz ( period = 22.582 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 11.058 ns               ;
; 8.710 ns                                ; 44.29 MHz ( period = 22.580 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.054 ns               ;
; 8.713 ns                                ; 44.30 MHz ( period = 22.574 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.051 ns               ;
; 8.719 ns                                ; 44.32 MHz ( period = 22.562 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.045 ns               ;
; 8.720 ns                                ; 44.33 MHz ( period = 22.560 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.044 ns               ;
; 8.722 ns                                ; 44.33 MHz ( period = 22.556 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.042 ns               ;
; 8.724 ns                                ; 44.34 MHz ( period = 22.552 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.040 ns               ;
; 8.725 ns                                ; 44.35 MHz ( period = 22.550 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.039 ns               ;
; 8.761 ns                                ; 44.49 MHz ( period = 22.478 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 11.003 ns               ;
; 8.766 ns                                ; 44.51 MHz ( period = 22.468 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.998 ns               ;
; 8.770 ns                                ; 44.52 MHz ( period = 22.460 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.994 ns               ;
; 8.775 ns                                ; 44.54 MHz ( period = 22.450 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.989 ns               ;
; 8.795 ns                                ; 44.62 MHz ( period = 22.410 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.969 ns               ;
; 8.836 ns                                ; 44.79 MHz ( period = 22.328 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.928 ns               ;
; 8.845 ns                                ; 44.82 MHz ( period = 22.310 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.919 ns               ;
; 8.851 ns                                ; 44.85 MHz ( period = 22.298 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.913 ns               ;
; 8.854 ns                                ; 44.86 MHz ( period = 22.292 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.910 ns               ;
; 8.857 ns                                ; 44.87 MHz ( period = 22.286 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.907 ns               ;
; 8.862 ns                                ; 44.89 MHz ( period = 22.276 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.902 ns               ;
; 8.905 ns                                ; 45.07 MHz ( period = 22.190 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.859 ns               ;
; 8.910 ns                                ; 45.09 MHz ( period = 22.180 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.854 ns               ;
; 8.934 ns                                ; 45.18 MHz ( period = 22.132 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.830 ns               ;
; 8.937 ns                                ; 45.20 MHz ( period = 22.126 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.827 ns               ;
; 8.939 ns                                ; 45.20 MHz ( period = 22.122 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.825 ns               ;
; 8.969 ns                                ; 45.33 MHz ( period = 22.062 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.795 ns               ;
; 8.972 ns                                ; 45.34 MHz ( period = 22.056 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.792 ns               ;
; 8.980 ns                                ; 45.37 MHz ( period = 22.040 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.784 ns               ;
; 8.996 ns                                ; 45.44 MHz ( period = 22.008 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.768 ns               ;
; 9.006 ns                                ; 45.48 MHz ( period = 21.988 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.758 ns               ;
; 9.009 ns                                ; 45.49 MHz ( period = 21.982 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.755 ns               ;
; 9.020 ns                                ; 45.54 MHz ( period = 21.960 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.744 ns               ;
; 9.025 ns                                ; 45.56 MHz ( period = 21.950 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.739 ns               ;
; 9.025 ns                                ; 45.56 MHz ( period = 21.950 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.739 ns               ;
; 9.037 ns                                ; 45.61 MHz ( period = 21.926 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.727 ns               ;
; 9.046 ns                                ; 45.65 MHz ( period = 21.908 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.718 ns               ;
; 9.057 ns                                ; 45.69 MHz ( period = 21.886 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.707 ns               ;
; 9.062 ns                                ; 45.71 MHz ( period = 21.876 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.702 ns               ;
; 9.079 ns                                ; 45.78 MHz ( period = 21.842 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.685 ns               ;
; 9.082 ns                                ; 45.80 MHz ( period = 21.836 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.682 ns               ;
; 9.095 ns                                ; 45.85 MHz ( period = 21.810 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.669 ns               ;
; 9.097 ns                                ; 45.86 MHz ( period = 21.806 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.667 ns               ;
; 9.120 ns                                ; 45.96 MHz ( period = 21.760 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.644 ns               ;
; 9.123 ns                                ; 45.97 MHz ( period = 21.754 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.641 ns               ;
; 9.129 ns                                ; 45.99 MHz ( period = 21.742 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.635 ns               ;
; 9.132 ns                                ; 46.01 MHz ( period = 21.736 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.632 ns               ;
; 9.132 ns                                ; 46.01 MHz ( period = 21.736 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.632 ns               ;
; 9.174 ns                                ; 46.19 MHz ( period = 21.652 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.590 ns               ;
; 9.181 ns                                ; 46.21 MHz ( period = 21.638 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.583 ns               ;
; 9.198 ns                                ; 46.29 MHz ( period = 21.604 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.569 ns               ;
; 9.242 ns                                ; 46.48 MHz ( period = 21.516 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.522 ns               ;
; 9.260 ns                                ; 46.55 MHz ( period = 21.480 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.507 ns               ;
; 9.260 ns                                ; 46.55 MHz ( period = 21.480 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.504 ns               ;
; 9.264 ns                                ; 46.57 MHz ( period = 21.472 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.500 ns               ;
; 9.267 ns                                ; 46.59 MHz ( period = 21.466 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.497 ns               ;
; 9.270 ns                                ; 46.60 MHz ( period = 21.460 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.497 ns               ;
; 9.283 ns                                ; 46.65 MHz ( period = 21.434 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.481 ns               ;
; 9.285 ns                                ; 46.66 MHz ( period = 21.430 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.482 ns               ;
; 9.286 ns                                ; 46.67 MHz ( period = 21.428 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.481 ns               ;
; 9.292 ns                                ; 46.69 MHz ( period = 21.416 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.472 ns               ;
; 9.296 ns                                ; 46.71 MHz ( period = 21.408 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.468 ns               ;
; 9.301 ns                                ; 46.73 MHz ( period = 21.398 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[9] ; ASMI_interface:ASMI_int_inst|address[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.463 ns               ;
; 9.319 ns                                ; 46.81 MHz ( period = 21.362 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.445 ns               ;
; 9.332 ns                                ; 46.87 MHz ( period = 21.336 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.435 ns               ;
; 9.333 ns                                ; 46.87 MHz ( period = 21.334 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[8] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.431 ns               ;
; 9.357 ns                                ; 46.98 MHz ( period = 21.286 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.410 ns               ;
; 9.357 ns                                ; 46.98 MHz ( period = 21.286 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.410 ns               ;
; 9.358 ns                                ; 46.98 MHz ( period = 21.284 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.409 ns               ;
; 9.360 ns                                ; 46.99 MHz ( period = 21.280 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.404 ns               ;
; 9.369 ns                                ; 47.03 MHz ( period = 21.262 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.395 ns               ;
; 9.379 ns                                ; 47.08 MHz ( period = 21.242 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.385 ns               ;
; 9.382 ns                                ; 47.09 MHz ( period = 21.236 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.382 ns               ;
; 9.387 ns                                ; 47.11 MHz ( period = 21.226 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.380 ns               ;
; 9.405 ns                                ; 47.19 MHz ( period = 21.190 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.359 ns               ;
; 9.415 ns                                ; 47.24 MHz ( period = 21.170 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.352 ns               ;
; 9.416 ns                                ; 47.24 MHz ( period = 21.168 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.770 ns                 ; 10.354 ns               ;
; 9.416 ns                                ; 47.24 MHz ( period = 21.168 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.348 ns               ;
; 9.419 ns                                ; 47.25 MHz ( period = 21.162 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[6] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.345 ns               ;
; 9.427 ns                                ; 47.29 MHz ( period = 21.146 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.337 ns               ;
; 9.429 ns                                ; 47.30 MHz ( period = 21.142 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.338 ns               ;
; 9.431 ns                                ; 47.31 MHz ( period = 21.138 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.336 ns               ;
; 9.446 ns                                ; 47.38 MHz ( period = 21.108 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.318 ns               ;
; 9.449 ns                                ; 47.39 MHz ( period = 21.102 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.318 ns               ;
; 9.455 ns                                ; 47.42 MHz ( period = 21.090 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.309 ns               ;
; 9.474 ns                                ; 47.50 MHz ( period = 21.052 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.293 ns               ;
; 9.475 ns                                ; 47.51 MHz ( period = 21.050 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.292 ns               ;
; 9.477 ns                                ; 47.51 MHz ( period = 21.046 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.290 ns               ;
; 9.488 ns                                ; 47.56 MHz ( period = 21.024 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.770 ns                 ; 10.282 ns               ;
; 9.502 ns                                ; 47.63 MHz ( period = 20.996 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.265 ns               ;
; 9.503 ns                                ; 47.63 MHz ( period = 20.994 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.264 ns               ;
; 9.503 ns                                ; 47.63 MHz ( period = 20.994 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.264 ns               ;
; 9.504 ns                                ; 47.64 MHz ( period = 20.992 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.260 ns               ;
; 9.536 ns                                ; 47.78 MHz ( period = 20.928 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[9] ; ASMI_interface:ASMI_int_inst|address[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.228 ns               ;
; 9.542 ns                                ; 47.81 MHz ( period = 20.916 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.222 ns               ;
; 9.546 ns                                ; 47.83 MHz ( period = 20.908 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.221 ns               ;
; 9.574 ns                                ; 47.96 MHz ( period = 20.852 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.193 ns               ;
; 9.579 ns                                ; 47.98 MHz ( period = 20.842 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.185 ns               ;
; 9.590 ns                                ; 48.03 MHz ( period = 20.820 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.174 ns               ;
; 9.605 ns                                ; 48.10 MHz ( period = 20.790 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.770 ns                 ; 10.165 ns               ;
; 9.619 ns                                ; 48.16 MHz ( period = 20.762 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.145 ns               ;
; 9.620 ns                                ; 48.17 MHz ( period = 20.760 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.147 ns               ;
; 9.633 ns                                ; 48.23 MHz ( period = 20.734 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.770 ns                 ; 10.137 ns               ;
; 9.648 ns                                ; 48.30 MHz ( period = 20.704 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.119 ns               ;
; 9.656 ns                                ; 48.34 MHz ( period = 20.688 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.108 ns               ;
; 9.680 ns                                ; 48.45 MHz ( period = 20.640 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.087 ns               ;
; 9.681 ns                                ; 48.45 MHz ( period = 20.638 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[9] ; ASMI_interface:ASMI_int_inst|address[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.083 ns               ;
; 9.705 ns                                ; 48.57 MHz ( period = 20.590 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.059 ns               ;
; 9.713 ns                                ; 48.61 MHz ( period = 20.574 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.054 ns               ;
; 9.716 ns                                ; 48.62 MHz ( period = 20.568 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.051 ns               ;
; 9.719 ns                                ; 48.63 MHz ( period = 20.562 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.048 ns               ;
; 9.722 ns                                ; 48.65 MHz ( period = 20.556 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[9] ; ASMI_interface:ASMI_int_inst|address[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.042 ns               ;
; 9.731 ns                                ; 48.69 MHz ( period = 20.538 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[9] ; ASMI_interface:ASMI_int_inst|address[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.033 ns               ;
; 9.742 ns                                ; 48.74 MHz ( period = 20.516 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.025 ns               ;
; 9.742 ns                                ; 48.74 MHz ( period = 20.516 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[7] ; ASMI_interface:ASMI_int_inst|address[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 10.022 ns               ;
; 9.764 ns                                ; 48.85 MHz ( period = 20.472 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.003 ns               ;
; 9.767 ns                                ; 48.86 MHz ( period = 20.466 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 10.000 ns               ;
; 9.768 ns                                ; 48.87 MHz ( period = 20.464 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 9.999 ns                ;
; 9.769 ns                                ; 48.87 MHz ( period = 20.462 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 9.998 ns                ;
; 9.781 ns                                ; 48.93 MHz ( period = 20.438 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 9.986 ns                ;
; 9.785 ns                                ; 48.95 MHz ( period = 20.430 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 9.982 ns                ;
; 9.788 ns                                ; 48.96 MHz ( period = 20.424 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5] ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 9.979 ns                ;
; 9.806 ns                                ; 49.05 MHz ( period = 20.388 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 9.961 ns                ;
; 9.807 ns                                ; 49.05 MHz ( period = 20.386 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[0] ; ASMI_interface:ASMI_int_inst|address[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 9.960 ns                ;
; 9.824 ns                                ; 49.14 MHz ( period = 20.352 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 9.943 ns                ;
; 9.836 ns                                ; 49.19 MHz ( period = 20.328 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 9.931 ns                ;
; 9.839 ns                                ; 49.21 MHz ( period = 20.322 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 9.928 ns                ;
; 9.839 ns                                ; 49.21 MHz ( period = 20.322 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 9.928 ns                ;
; 9.841 ns                                ; 49.22 MHz ( period = 20.318 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3] ; ASMI_interface:ASMI_int_inst|address[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 9.926 ns                ;
; 9.866 ns                                ; 49.34 MHz ( period = 20.268 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[9] ; ASMI_interface:ASMI_int_inst|address[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.764 ns                 ; 9.898 ns                ;
; 9.878 ns                                ; 49.40 MHz ( period = 20.244 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[1] ; ASMI_interface:ASMI_int_inst|address[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 9.889 ns                ;
; 9.886 ns                                ; 49.44 MHz ( period = 20.228 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_brp|dffe13a[2] ; ASMI_interface:ASMI_int_inst|address[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.767 ns                 ; 9.881 ns                ;
; 9.898 ns                                ; 49.50 MHz ( period = 20.204 ns )                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[4] ; ASMI_interface:ASMI_int_inst|address[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 20.000 ns                   ; 19.770 ns                 ; 9.872 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                           ;                                          ;                                                                                               ;                                                                                               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+---------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                    ; To                                          ; From Clock                                                                                    ; To Clock                                                                                      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+---------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -1.002 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[6]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.581 ns                  ; 3.583 ns                ;
; -0.821 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[7]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.581 ns                  ; 3.402 ns                ;
; -0.774 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.572 ns                  ; 3.346 ns                ;
; -0.750 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.572 ns                  ; 3.322 ns                ;
; -0.654 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.581 ns                  ; 3.235 ns                ;
; -0.638 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.581 ns                  ; 3.219 ns                ;
; -0.624 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.572 ns                  ; 3.196 ns                ;
; -0.597 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[13]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.584 ns                  ; 3.181 ns                ;
; -0.574 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[14]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.584 ns                  ; 3.158 ns                ;
; -0.571 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[12]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.584 ns                  ; 3.155 ns                ;
; -0.553 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[25]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.584 ns                  ; 3.137 ns                ;
; -0.492 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[23]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.584 ns                  ; 3.076 ns                ;
; -0.482 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[21]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.584 ns                  ; 3.066 ns                ;
; -0.473 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.584 ns                  ; 3.057 ns                ;
; -0.470 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.572 ns                  ; 3.042 ns                ;
; -0.434 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[28]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.584 ns                  ; 3.018 ns                ;
; -0.399 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[17]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.584 ns                  ; 2.983 ns                ;
; -0.376 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[24]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.584 ns                  ; 2.960 ns                ;
; -0.372 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[9]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.584 ns                  ; 2.956 ns                ;
; -0.362 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[10]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.584 ns                  ; 2.946 ns                ;
; -0.360 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[26]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.584 ns                  ; 2.944 ns                ;
; -0.357 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[22]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.584 ns                  ; 2.941 ns                ;
; -0.356 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[27]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.584 ns                  ; 2.940 ns                ;
; -0.348 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[15]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.584 ns                  ; 2.932 ns                ;
; -0.333 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[30]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.584 ns                  ; 2.917 ns                ;
; -0.324 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[19]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.584 ns                  ; 2.908 ns                ;
; -0.262 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[31]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.584 ns                  ; 2.846 ns                ;
; -0.248 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[20]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.584 ns                  ; 2.832 ns                ;
; -0.212 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[8]           ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.584 ns                  ; 2.796 ns                ;
; -0.187 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.584 ns                  ; 2.771 ns                ;
; -0.044 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[11]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.584 ns                  ; 2.628 ns                ;
; 0.043 ns                                ; None                                                ; EEPROM:EEPROM_inst|This_IP[29]          ; Assigned_IP_valid                           ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.584 ns                  ; 2.541 ns                ;
; 1.073 ns                                ; None                                                ; EEPROM:EEPROM_inst|IP_ready             ; read_IP                                     ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.572 ns                  ; 1.499 ns                ;
; 1.098 ns                                ; None                                                ; EEPROM:EEPROM_inst|IP_ready             ; start_up[0]                                 ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.572 ns                  ; 1.474 ns                ;
; 1.223 ns                                ; None                                                ; EEPROM:EEPROM_inst|MAC_ready            ; read_IP                                     ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.572 ns                  ; 1.349 ns                ;
; 1.254 ns                                ; None                                                ; EEPROM:EEPROM_inst|MAC_ready            ; start_up[0]                                 ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.572 ns                  ; 1.318 ns                ;
; 1.426 ns                                ; None                                                ; EEPROM:EEPROM_inst|IP_ready             ; write_PHY                                   ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.572 ns                  ; 1.146 ns                ;
; 1.429 ns                                ; None                                                ; EEPROM:EEPROM_inst|MAC_ready            ; read_MAC                                    ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.572 ns                  ; 1.143 ns                ;
; 1.429 ns                                ; None                                                ; EEPROM:EEPROM_inst|MAC_ready            ; start_up[1]                                 ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 1.535 ns                    ; 2.572 ns                  ; 1.143 ns                ;
; 10.904 ns                               ; 17.18 MHz ( period = 58.192 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.749 ns                 ; 28.845 ns               ;
; 10.940 ns                               ; 17.21 MHz ( period = 58.120 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.749 ns                 ; 28.809 ns               ;
; 11.007 ns                               ; 17.25 MHz ( period = 57.986 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.749 ns                 ; 28.742 ns               ;
; 11.043 ns                               ; 17.27 MHz ( period = 57.914 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.749 ns                 ; 28.706 ns               ;
; 11.048 ns                               ; 17.27 MHz ( period = 57.904 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.750 ns                 ; 28.702 ns               ;
; 11.151 ns                               ; 17.33 MHz ( period = 57.698 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.750 ns                 ; 28.599 ns               ;
; 11.795 ns                               ; 17.73 MHz ( period = 56.410 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.749 ns                 ; 27.954 ns               ;
; 11.898 ns                               ; 17.79 MHz ( period = 56.204 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.749 ns                 ; 27.851 ns               ;
; 11.920 ns                               ; 17.81 MHz ( period = 56.160 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.749 ns                 ; 27.829 ns               ;
; 12.023 ns                               ; 17.87 MHz ( period = 55.954 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.749 ns                 ; 27.726 ns               ;
; 12.149 ns                               ; 17.95 MHz ( period = 55.702 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.750 ns                 ; 27.601 ns               ;
; 12.189 ns                               ; 17.98 MHz ( period = 55.622 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.750 ns                 ; 27.561 ns               ;
; 12.267 ns                               ; 18.03 MHz ( period = 55.466 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.760 ns                 ; 27.493 ns               ;
; 12.370 ns                               ; 18.10 MHz ( period = 55.260 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.760 ns                 ; 27.390 ns               ;
; 12.895 ns                               ; 18.45 MHz ( period = 54.210 ns )                    ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.740 ns                 ; 26.845 ns               ;
; 12.998 ns                               ; 18.52 MHz ( period = 54.004 ns )                    ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 40.000 ns                   ; 39.740 ns                 ; 26.742 ns               ;
; 13.335 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[8]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 6.434 ns                ;
; 13.365 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[2]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 6.405 ns                ;
; 13.551 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[5]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 6.219 ns                ;
; 13.569 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[4]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 6.201 ns                ;
; 13.735 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[8]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 6.035 ns                ;
; 13.765 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[2]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.771 ns                 ; 6.006 ns                ;
; 13.912 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[7]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 5.857 ns                ;
; 13.917 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|state_Tx.METIS_DISCOVERY ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.767 ns                 ; 5.850 ns                ;
; 13.951 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[5]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.771 ns                 ; 5.820 ns                ;
; 13.969 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[4]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.771 ns                 ; 5.802 ns                ;
; 14.175 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.569 ns                 ; 28.394 ns               ;
; 14.211 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.569 ns                 ; 28.358 ns               ;
; 14.218 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|state_Tx.RESET           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.768 ns                 ; 5.550 ns                ;
; 14.312 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[7]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 5.458 ns                ;
; 14.317 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|state_Tx.METIS_DISCOVERY ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.768 ns                 ; 5.451 ns                ;
; 14.319 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.570 ns                 ; 28.251 ns               ;
; 14.458 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[6]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 5.311 ns                ;
; 14.475 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.561 ns                 ; 28.086 ns               ;
; 14.551 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.759 ns                 ; 5.208 ns                ;
; 14.618 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|state_Tx.RESET           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.769 ns                 ; 5.151 ns                ;
; 14.773 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|state_Tx.UDP             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.759 ns                 ; 4.986 ns                ;
; 14.858 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[6]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.770 ns                 ; 4.912 ns                ;
; 14.879 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.561 ns                 ; 27.682 ns               ;
; 14.888 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 27.685 ns               ;
; 14.951 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[11]         ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.575 ns                 ; 27.624 ns               ;
; 14.951 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.760 ns                 ; 4.809 ns                ;
; 14.987 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[11]         ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.575 ns                 ; 27.588 ns               ;
; 15.023 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.562 ns                 ; 27.539 ns               ;
; 15.066 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.569 ns                 ; 27.503 ns               ;
; 15.083 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.569 ns                 ; 27.486 ns               ;
; 15.091 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.562 ns                 ; 27.471 ns               ;
; 15.091 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.561 ns                 ; 27.470 ns               ;
; 15.095 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[11]         ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.576 ns                 ; 27.481 ns               ;
; 15.097 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.562 ns                 ; 27.465 ns               ;
; 15.099 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.562 ns                 ; 27.463 ns               ;
; 15.119 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.569 ns                 ; 27.450 ns               ;
; 15.139 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.570 ns                 ; 27.431 ns               ;
; 15.173 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|state_Tx.UDP             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.760 ns                 ; 4.587 ns                ;
; 15.175 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.570 ns                 ; 27.395 ns               ;
; 15.191 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.569 ns                 ; 27.378 ns               ;
; 15.198 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.570 ns                 ; 27.372 ns               ;
; 15.227 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.570 ns                 ; 27.343 ns               ;
; 15.234 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.570 ns                 ; 27.336 ns               ;
; 15.283 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.571 ns                 ; 27.288 ns               ;
; 15.288 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 27.285 ns               ;
; 15.292 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 27.281 ns               ;
; 15.303 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[17]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 27.270 ns               ;
; 15.333 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.561 ns                 ; 27.228 ns               ;
; 15.342 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.571 ns                 ; 27.229 ns               ;
; 15.369 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|frame[1]                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.754 ns                 ; 4.385 ns                ;
; 15.369 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|frame[2]                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.754 ns                 ; 4.385 ns                ;
; 15.369 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|frame[0]                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.754 ns                 ; 4.385 ns                ;
; 15.400 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.561 ns                 ; 27.161 ns               ;
; 15.402 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.574 ns                 ; 27.172 ns               ;
; 15.436 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.574 ns                 ; 27.138 ns               ;
; 15.444 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.561 ns                 ; 27.117 ns               ;
; 15.460 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.570 ns                 ; 27.110 ns               ;
; 15.495 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.561 ns                 ; 27.066 ns               ;
; 15.521 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[6]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.569 ns                 ; 27.048 ns               ;
; 15.538 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.580 ns                 ; 27.042 ns               ;
; 15.548 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[8]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.569 ns                 ; 27.021 ns               ;
; 15.553 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[3]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.575 ns                 ; 27.022 ns               ;
; 15.557 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[6]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.569 ns                 ; 27.012 ns               ;
; 15.565 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[7]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.569 ns                 ; 27.004 ns               ;
; 15.584 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[8]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.569 ns                 ; 26.985 ns               ;
; 15.588 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.562 ns                 ; 26.974 ns               ;
; 15.594 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[28]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 26.979 ns               ;
; 15.601 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[7]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.569 ns                 ; 26.968 ns               ;
; 15.664 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[3]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.575 ns                 ; 26.911 ns               ;
; 15.665 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[6]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.570 ns                 ; 26.905 ns               ;
; 15.682 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[2]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.574 ns                 ; 26.892 ns               ;
; 15.692 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[8]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.570 ns                 ; 26.878 ns               ;
; 15.692 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 26.881 ns               ;
; 15.701 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.561 ns                 ; 26.860 ns               ;
; 15.701 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[25]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 26.872 ns               ;
; 15.702 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[28]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.574 ns                 ; 26.872 ns               ;
; 15.707 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[17]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 26.866 ns               ;
; 15.709 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[7]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.570 ns                 ; 26.861 ns               ;
; 15.718 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[21]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 26.855 ns               ;
; 15.722 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.575 ns                 ; 26.853 ns               ;
; 15.722 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.574 ns                 ; 26.852 ns               ;
; 15.730 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.575 ns                 ; 26.845 ns               ;
; 15.737 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.574 ns                 ; 26.837 ns               ;
; 15.737 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[25]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 26.836 ns               ;
; 15.754 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[21]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 26.819 ns               ;
; 15.754 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[6]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.570 ns                 ; 26.816 ns               ;
; 15.769 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|frame[1]                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.755 ns                 ; 3.986 ns                ;
; 15.769 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|frame[2]                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.755 ns                 ; 3.986 ns                ;
; 15.769 ns                               ; None                                                ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|frame[0]                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 20.000 ns                   ; 19.755 ns                 ; 3.986 ns                ;
; 15.773 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[28]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 26.800 ns               ;
; 15.790 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[6]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.570 ns                 ; 26.780 ns               ;
; 15.804 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.561 ns                 ; 26.757 ns               ;
; 15.806 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.574 ns                 ; 26.768 ns               ;
; 15.808 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[3]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.576 ns                 ; 26.768 ns               ;
; 15.842 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[11]         ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.575 ns                 ; 26.733 ns               ;
; 15.845 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[25]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.574 ns                 ; 26.729 ns               ;
; 15.851 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[17]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.574 ns                 ; 26.723 ns               ;
; 15.862 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[21]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.574 ns                 ; 26.712 ns               ;
; 15.889 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.562 ns                 ; 26.673 ns               ;
; 15.895 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.561 ns                 ; 26.666 ns               ;
; 15.898 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[6]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.571 ns                 ; 26.673 ns               ;
; 15.901 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[20]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 26.672 ns               ;
; 15.901 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[24]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 26.672 ns               ;
; 15.923 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[9]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 26.650 ns               ;
; 15.937 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[20]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 26.636 ns               ;
; 15.937 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[24]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 26.636 ns               ;
; 15.948 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.562 ns                 ; 26.614 ns               ;
; 15.950 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.575 ns                 ; 26.625 ns               ;
; 15.953 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[8]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.570 ns                 ; 26.617 ns               ;
; 15.959 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[9]           ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 26.614 ns               ;
; 15.967 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[11]         ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.575 ns                 ; 26.608 ns               ;
; 15.974 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.569 ns                 ; 26.595 ns               ;
; 15.974 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[26]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 26.599 ns               ;
; 15.975 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[10]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 26.598 ns               ;
; 15.992 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.574 ns                 ; 26.582 ns               ;
; 16.010 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[26]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 26.563 ns               ;
; 16.011 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[10]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 26.562 ns               ;
; 16.024 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.575 ns                 ; 26.551 ns               ;
; 16.026 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[29]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 26.547 ns               ;
; 16.030 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.570 ns                 ; 26.540 ns               ;
; 16.045 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[20]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.574 ns                 ; 26.529 ns               ;
; 16.045 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[24]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.574 ns                 ; 26.529 ns               ;
; 16.055 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[19]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 26.518 ns               ;
; 16.061 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[11]         ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.576 ns                 ; 26.515 ns               ;
; 16.067 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[9]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.574 ns                 ; 26.507 ns               ;
; 16.086 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[2]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.574 ns                 ; 26.488 ns               ;
; 16.088 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[27]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 26.485 ns               ;
; 16.089 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.570 ns                 ; 26.481 ns               ;
; 16.099 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.569 ns                 ; 26.470 ns               ;
; 16.100 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.575 ns                 ; 26.475 ns               ;
; 16.109 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[3]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.576 ns                 ; 26.467 ns               ;
; 16.114 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[5]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 26.459 ns               ;
; 16.118 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[26]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.574 ns                 ; 26.456 ns               ;
; 16.118 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.562 ns                 ; 26.444 ns               ;
; 16.119 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[10]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.574 ns                 ; 26.455 ns               ;
; 16.124 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[27]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 26.449 ns               ;
; 16.126 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.574 ns                 ; 26.448 ns               ;
; 16.129 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[22]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 26.444 ns               ;
; 16.134 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[29]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.574 ns                 ; 26.440 ns               ;
; 16.141 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[11]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 26.432 ns               ;
; 16.150 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[7]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.570 ns                 ; 26.420 ns               ;
; 16.155 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.570 ns                 ; 26.415 ns               ;
; 16.156 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.574 ns                 ; 26.418 ns               ;
; 16.165 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[22]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 26.408 ns               ;
; 16.166 ns                               ; None                                                ; EEPROM:EEPROM_inst|This_IP[19]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PHY_MDIO_clk                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 41.535 ns                   ; 42.573 ns                 ; 26.407 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                                             ;                                                                                               ;                                                                                               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+---------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                         ; To                                           ; From Clock                                                                                    ; To Clock                                                                                      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -2.861 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 2.610 ns                ;
; -2.861 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 2.610 ns                ;
; -2.496 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 2.245 ns                ;
; -2.496 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 2.245 ns                ;
; -2.443 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 2.192 ns                ;
; -2.442 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 2.191 ns                ;
; -2.440 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 2.189 ns                ;
; -2.437 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 2.186 ns                ;
; -2.427 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 2.176 ns                ;
; -2.078 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.827 ns                ;
; -2.077 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.826 ns                ;
; -2.075 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.824 ns                ;
; -2.072 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.821 ns                ;
; -2.062 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.811 ns                ;
; -1.966 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.252 ns                 ; 1.714 ns                ;
; -1.745 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.252 ns                 ; 1.493 ns                ;
; -1.295 ns                               ; None                                                ; IF_Mic_boost                                 ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.044 ns                ;
; -1.280 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.029 ns                ;
; -1.274 ns                               ; None                                                ; IF_Line_in                                   ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.001 ns                    ; -0.251 ns                 ; 1.023 ns                ;
; 4.815 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.748 ns                  ; 4.933 ns                ;
; 4.815 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.748 ns                  ; 4.933 ns                ;
; 4.815 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.748 ns                  ; 4.933 ns                ;
; 4.815 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.748 ns                  ; 4.933 ns                ;
; 5.040 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.748 ns                  ; 4.708 ns                ;
; 5.076 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.749 ns                  ; 4.673 ns                ;
; 5.635 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.748 ns                  ; 4.113 ns                ;
; 5.635 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.748 ns                  ; 4.113 ns                ;
; 5.808 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.745 ns                  ; 3.937 ns                ;
; 6.583 ns                                ; None                                                ; Tx_reset                                     ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 10.000 ns                   ; 9.745 ns                  ; 3.162 ns                ;
; 1244.608 ns                             ; 185.46 MHz ( period = 5.392 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.152 ns                ;
; 1244.608 ns                             ; 185.46 MHz ( period = 5.392 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.152 ns                ;
; 1244.608 ns                             ; 185.46 MHz ( period = 5.392 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.152 ns                ;
; 1244.608 ns                             ; 185.46 MHz ( period = 5.392 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 5.152 ns                ;
; 1244.659 ns                             ; 187.23 MHz ( period = 5.341 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 5.098 ns                ;
; 1244.694 ns                             ; 188.47 MHz ( period = 5.306 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 5.063 ns                ;
; 1244.696 ns                             ; 188.54 MHz ( period = 5.304 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.756 ns               ; 5.060 ns                ;
; 1244.772 ns                             ; 191.28 MHz ( period = 5.228 ns )                    ; I2C_Master:I2C_Master_inst|data[7][2]        ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.756 ns               ; 4.984 ns                ;
; 1244.833 ns                             ; 193.54 MHz ( period = 5.167 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.927 ns                ;
; 1244.836 ns                             ; 193.65 MHz ( period = 5.164 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.924 ns                ;
; 1244.836 ns                             ; 193.65 MHz ( period = 5.164 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.924 ns                ;
; 1244.836 ns                             ; 193.65 MHz ( period = 5.164 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.924 ns                ;
; 1244.836 ns                             ; 193.65 MHz ( period = 5.164 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.924 ns                ;
; 1244.916 ns                             ; 196.70 MHz ( period = 5.084 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.844 ns                ;
; 1244.985 ns                             ; 199.40 MHz ( period = 5.015 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 4.772 ns                ;
; 1244.989 ns                             ; 199.56 MHz ( period = 5.011 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.771 ns                ;
; 1244.989 ns                             ; 199.56 MHz ( period = 5.011 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.771 ns                ;
; 1244.989 ns                             ; 199.56 MHz ( period = 5.011 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.771 ns                ;
; 1244.989 ns                             ; 199.56 MHz ( period = 5.011 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.771 ns                ;
; 1245.049 ns                             ; 201.98 MHz ( period = 4.951 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.756 ns               ; 4.707 ns                ;
; 1245.061 ns                             ; 202.47 MHz ( period = 4.939 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.699 ns                ;
; 1245.145 ns                             ; 205.97 MHz ( period = 4.855 ns )                    ; I2C_Master:I2C_Master_inst|data[7][0]        ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 4.612 ns                ;
; 1245.214 ns                             ; 208.94 MHz ( period = 4.786 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.546 ns                ;
; 1245.256 ns                             ; 210.79 MHz ( period = 4.744 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 4.501 ns                ;
; 1245.305 ns                             ; 212.99 MHz ( period = 4.695 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.455 ns                ;
; 1245.305 ns                             ; 212.99 MHz ( period = 4.695 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.455 ns                ;
; 1245.305 ns                             ; 212.99 MHz ( period = 4.695 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.455 ns                ;
; 1245.305 ns                             ; 212.99 MHz ( period = 4.695 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.455 ns                ;
; 1245.345 ns                             ; 214.82 MHz ( period = 4.655 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 4.414 ns                ;
; 1245.345 ns                             ; 214.82 MHz ( period = 4.655 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 4.414 ns                ;
; 1245.345 ns                             ; 214.82 MHz ( period = 4.655 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 4.414 ns                ;
; 1245.345 ns                             ; 214.82 MHz ( period = 4.655 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 4.414 ns                ;
; 1245.421 ns                             ; 218.39 MHz ( period = 4.579 ns )                    ; I2C_Master:I2C_Master_inst|data[7][4]        ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 4.336 ns                ;
; 1245.474 ns                             ; 220.95 MHz ( period = 4.526 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 4.285 ns                ;
; 1245.474 ns                             ; 220.95 MHz ( period = 4.526 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 4.285 ns                ;
; 1245.474 ns                             ; 220.95 MHz ( period = 4.526 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 4.285 ns                ;
; 1245.474 ns                             ; 220.95 MHz ( period = 4.526 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 4.285 ns                ;
; 1245.475 ns                             ; 220.99 MHz ( period = 4.525 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 4.284 ns                ;
; 1245.475 ns                             ; 220.99 MHz ( period = 4.525 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 4.284 ns                ;
; 1245.530 ns                             ; 223.71 MHz ( period = 4.470 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.230 ns                ;
; 1245.570 ns                             ; 225.73 MHz ( period = 4.430 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 4.189 ns                ;
; 1245.596 ns                             ; 227.07 MHz ( period = 4.404 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.164 ns                ;
; 1245.623 ns                             ; 228.47 MHz ( period = 4.377 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.137 ns                ;
; 1245.623 ns                             ; 228.47 MHz ( period = 4.377 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.137 ns                ;
; 1245.623 ns                             ; 228.47 MHz ( period = 4.377 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.137 ns                ;
; 1245.623 ns                             ; 228.47 MHz ( period = 4.377 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 4.137 ns                ;
; 1245.632 ns                             ; 228.94 MHz ( period = 4.368 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 4.129 ns                ;
; 1245.652 ns                             ; 229.99 MHz ( period = 4.348 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.756 ns               ; 4.104 ns                ;
; 1245.699 ns                             ; 232.50 MHz ( period = 4.301 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 4.060 ns                ;
; 1245.790 ns                             ; 237.53 MHz ( period = 4.210 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 3.969 ns                ;
; 1245.790 ns                             ; 237.53 MHz ( period = 4.210 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 3.969 ns                ;
; 1245.790 ns                             ; 237.53 MHz ( period = 4.210 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 3.969 ns                ;
; 1245.790 ns                             ; 237.53 MHz ( period = 4.210 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 3.969 ns                ;
; 1245.848 ns                             ; 240.85 MHz ( period = 4.152 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.912 ns                ;
; 1245.855 ns                             ; 241.25 MHz ( period = 4.145 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.756 ns               ; 3.901 ns                ;
; 1245.860 ns                             ; 241.55 MHz ( period = 4.140 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 3.901 ns                ;
; 1245.956 ns                             ; 247.28 MHz ( period = 4.044 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.764 ns               ; 3.808 ns                ;
; 1246.013 ns                             ; 250.82 MHz ( period = 3.987 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 3.748 ns                ;
; 1246.015 ns                             ; 250.94 MHz ( period = 3.985 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 3.744 ns                ;
; 1246.045 ns                             ; 252.84 MHz ( period = 3.955 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.715 ns                ;
; 1246.071 ns                             ; 254.52 MHz ( period = 3.929 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 3.690 ns                ;
; 1246.071 ns                             ; 254.52 MHz ( period = 3.929 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 3.690 ns                ;
; 1246.127 ns                             ; 258.20 MHz ( period = 3.873 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.756 ns               ; 3.629 ns                ;
; 1246.155 ns                             ; 260.08 MHz ( period = 3.845 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 3.604 ns                ;
; 1246.155 ns                             ; 260.08 MHz ( period = 3.845 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 3.604 ns                ;
; 1246.299 ns                             ; 270.20 MHz ( period = 3.701 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 3.462 ns                ;
; 1246.299 ns                             ; 270.20 MHz ( period = 3.701 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 3.462 ns                ;
; 1246.308 ns                             ; 270.86 MHz ( period = 3.692 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 3.455 ns                ;
; 1246.308 ns                             ; 270.86 MHz ( period = 3.692 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 3.455 ns                ;
; 1246.308 ns                             ; 270.86 MHz ( period = 3.692 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 3.455 ns                ;
; 1246.308 ns                             ; 270.86 MHz ( period = 3.692 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 3.455 ns                ;
; 1246.355 ns                             ; 274.35 MHz ( period = 3.645 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.756 ns               ; 3.401 ns                ;
; 1246.370 ns                             ; 275.48 MHz ( period = 3.630 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.756 ns               ; 3.386 ns                ;
; 1246.375 ns                             ; 275.86 MHz ( period = 3.625 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 3.386 ns                ;
; 1246.390 ns                             ; 277.01 MHz ( period = 3.610 ns )                    ; I2C_Master:I2C_Master_inst|shift[0]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 3.367 ns                ;
; 1246.445 ns                             ; 281.29 MHz ( period = 3.555 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 3.312 ns                ;
; 1246.452 ns                             ; 281.85 MHz ( period = 3.548 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 3.309 ns                ;
; 1246.452 ns                             ; 281.85 MHz ( period = 3.548 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 3.309 ns                ;
; 1246.455 ns                             ; 282.09 MHz ( period = 3.545 ns )                    ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.756 ns               ; 3.301 ns                ;
; 1246.457 ns                             ; 282.25 MHz ( period = 3.543 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 3.303 ns                ;
; 1246.481 ns                             ; 284.17 MHz ( period = 3.519 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.756 ns               ; 3.275 ns                ;
; 1246.515 ns                             ; 286.94 MHz ( period = 3.485 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 3.248 ns                ;
; 1246.515 ns                             ; 286.94 MHz ( period = 3.485 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 3.248 ns                ;
; 1246.533 ns                             ; 288.43 MHz ( period = 3.467 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.763 ns               ; 3.230 ns                ;
; 1246.570 ns                             ; 291.55 MHz ( period = 3.430 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.764 ns               ; 3.194 ns                ;
; 1246.570 ns                             ; 291.55 MHz ( period = 3.430 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.764 ns               ; 3.194 ns                ;
; 1246.604 ns                             ; 294.46 MHz ( period = 3.396 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 3.155 ns                ;
; 1246.604 ns                             ; 294.46 MHz ( period = 3.396 ns )                    ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.759 ns               ; 3.155 ns                ;
; 1246.618 ns                             ; 295.68 MHz ( period = 3.382 ns )                    ; I2C_Master:I2C_Master_inst|shift[2]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 3.139 ns                ;
; 1246.648 ns                             ; 298.33 MHz ( period = 3.352 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 3.113 ns                ;
; 1246.715 ns                             ; 304.41 MHz ( period = 3.285 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.764 ns               ; 3.049 ns                ;
; 1246.716 ns                             ; 304.51 MHz ( period = 3.284 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.764 ns               ; 3.048 ns                ;
; 1246.718 ns                             ; 304.69 MHz ( period = 3.282 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.764 ns               ; 3.046 ns                ;
; 1246.721 ns                             ; 304.97 MHz ( period = 3.279 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.764 ns               ; 3.043 ns                ;
; 1246.762 ns                             ; 308.83 MHz ( period = 3.238 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.764 ns               ; 3.002 ns                ;
; 1246.762 ns                             ; 308.83 MHz ( period = 3.238 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.764 ns               ; 3.002 ns                ;
; 1246.771 ns                             ; 309.69 MHz ( period = 3.229 ns )                    ; I2C_Master:I2C_Master_inst|shift[1]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 2.986 ns                ;
; 1246.814 ns                             ; 313.87 MHz ( period = 3.186 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.946 ns                ;
; 1246.946 ns                             ; 327.44 MHz ( period = 3.054 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 2.815 ns                ;
; 1246.946 ns                             ; 327.44 MHz ( period = 3.054 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 2.815 ns                ;
; 1247.068 ns                             ; 341.06 MHz ( period = 2.932 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.692 ns                ;
; 1247.101 ns                             ; 344.95 MHz ( period = 2.899 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.659 ns                ;
; 1247.101 ns                             ; 344.95 MHz ( period = 2.899 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.659 ns                ;
; 1247.115 ns                             ; 346.62 MHz ( period = 2.885 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.645 ns                ;
; 1247.115 ns                             ; 346.62 MHz ( period = 2.885 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.645 ns                ;
; 1247.183 ns                             ; 354.99 MHz ( period = 2.817 ns )                    ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.577 ns                ;
; 1247.183 ns                             ; 354.99 MHz ( period = 2.817 ns )                    ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.577 ns                ;
; 1247.214 ns                             ; 358.94 MHz ( period = 2.786 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 2.547 ns                ;
; 1247.214 ns                             ; 358.94 MHz ( period = 2.786 ns )                    ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 2.547 ns                ;
; 1247.223 ns                             ; 360.10 MHz ( period = 2.777 ns )                    ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.764 ns               ; 2.541 ns                ;
; 1247.244 ns                             ; 362.84 MHz ( period = 2.756 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.516 ns                ;
; 1247.316 ns                             ; 372.58 MHz ( period = 2.684 ns )                    ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.444 ns                ;
; 1247.316 ns                             ; 372.58 MHz ( period = 2.684 ns )                    ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.444 ns                ;
; 1247.394 ns                             ; 383.73 MHz ( period = 2.606 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.366 ns                ;
; 1247.395 ns                             ; 383.88 MHz ( period = 2.605 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.365 ns                ;
; 1247.397 ns                             ; 384.17 MHz ( period = 2.603 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.363 ns                ;
; 1247.400 ns                             ; 384.62 MHz ( period = 2.600 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.360 ns                ;
; 1247.416 ns                             ; 387.00 MHz ( period = 2.584 ns )                    ; I2C_Master:I2C_Master_inst|shift[4]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 2.341 ns                ;
; 1247.426 ns                             ; 388.50 MHz ( period = 2.574 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.334 ns                ;
; 1247.427 ns                             ; 388.65 MHz ( period = 2.573 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.333 ns                ;
; 1247.429 ns                             ; 388.95 MHz ( period = 2.571 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.331 ns                ;
; 1247.432 ns                             ; 389.41 MHz ( period = 2.568 ns )                    ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.328 ns                ;
; 1247.439 ns                             ; 390.47 MHz ( period = 2.561 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.321 ns                ;
; 1247.442 ns                             ; 390.93 MHz ( period = 2.558 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.318 ns                ;
; 1247.445 ns                             ; 391.39 MHz ( period = 2.555 ns )                    ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.315 ns                ;
; 1247.447 ns                             ; 391.70 MHz ( period = 2.553 ns )                    ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.313 ns                ;
; 1247.447 ns                             ; 391.70 MHz ( period = 2.553 ns )                    ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.313 ns                ;
; 1247.453 ns                             ; 392.62 MHz ( period = 2.547 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.307 ns                ;
; 1247.456 ns                             ; 393.08 MHz ( period = 2.544 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.304 ns                ;
; 1247.459 ns                             ; 393.55 MHz ( period = 2.541 ns )                    ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.301 ns                ;
; 1247.494 ns                             ; 399.04 MHz ( period = 2.506 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.266 ns                ;
; 1247.494 ns                             ; 399.04 MHz ( period = 2.506 ns )                    ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.266 ns                ;
; 1247.515 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.245 ns                ;
; 1247.515 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[2]          ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.245 ns                ;
; 1247.535 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[0]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.225 ns                ;
; 1247.549 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[1]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.211 ns                ;
; 1247.556 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|shift[3]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.757 ns               ; 2.201 ns                ;
; 1247.601 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.159 ns                ;
; 1247.601 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.159 ns                ;
; 1247.601 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.159 ns                ;
; 1247.602 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.158 ns                ;
; 1247.604 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.156 ns                ;
; 1247.607 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.153 ns                ;
; 1247.617 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_line_in  ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.143 ns                ;
; 1247.654 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.106 ns                ;
; 1247.655 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.105 ns                ;
; 1247.657 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.103 ns                ;
; 1247.660 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.100 ns                ;
; 1247.717 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[3]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.043 ns                ;
; 1247.750 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[3]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 2.010 ns                ;
; 1247.760 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.765 ns               ; 2.005 ns                ;
; 1247.785 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.975 ns                ;
; 1247.786 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.974 ns                ;
; 1247.788 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.972 ns                ;
; 1247.789 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.971 ns                ;
; 1247.790 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.970 ns                ;
; 1247.791 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.969 ns                ;
; 1247.792 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.968 ns                ;
; 1247.795 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.965 ns                ;
; 1247.814 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.761 ns               ; 1.947 ns                ;
; 1247.815 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.945 ns                ;
; 1247.843 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.917 ns                ;
; 1247.843 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.917 ns                ;
; 1247.881 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|setup[2]          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.879 ns                ;
; 1248.019 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.741 ns                ;
; 1248.020 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.740 ns                ;
; 1248.022 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.738 ns                ;
; 1248.025 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.735 ns                ;
; 1248.033 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[1]          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.727 ns                ;
; 1248.035 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|previous_mic_gain ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.725 ns                ;
; 1248.045 ns                             ; Restricted to 402.25 MHz ( period = 2.49 ns )       ; I2C_Master:I2C_Master_inst|state[0]          ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 1250.000 ns                 ; 1249.760 ns               ; 1.715 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                              ;                                              ;                                                                                               ;                                                                                               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PHY_CLK125'                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+---------------------------------------+-----------------------------------------------------------------------------------------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                               ; To                                    ; From Clock                                                                                    ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+---------------------------------------+-----------------------------------------------------------------------------------------------+------------+-----------------------------+---------------------------+-------------------------+
; -2.081 ns                               ; None                                                ; IF_Q_PWM[12]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[12]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.816 ns                ;
; -2.077 ns                               ; None                                                ; IF_I_PWM[3]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[19]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.252 ns                 ; 0.825 ns                ;
; -2.071 ns                               ; None                                                ; IF_Left_Data[8]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[24] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.818 ns                ;
; -2.071 ns                               ; None                                                ; IF_I_PWM[6]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[22]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.818 ns                ;
; -2.070 ns                               ; None                                                ; IF_I_PWM[0]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[16]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.817 ns                ;
; -2.068 ns                               ; None                                                ; IF_Left_Data[10]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[26] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.815 ns                ;
; -2.068 ns                               ; None                                                ; IF_I_PWM[5]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[21]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.254 ns                 ; 0.814 ns                ;
; -1.941 ns                               ; None                                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_WAIT ; NWire_rcv:MDC[0].M_IQ|DIFF_CLK.ia0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.688 ns                ;
; -1.937 ns                               ; None                                                ; sp_rcv_ctrl:SPC|spd_ack            ; NWire_rcv:SPD|DIFF_CLK.ia0            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.684 ns                ;
; -1.926 ns                               ; None                                                ; IF_Q_PWM[10]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[10]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.661 ns                ;
; -1.924 ns                               ; None                                                ; IF_I_PWM[14]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[30]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.264 ns                 ; 0.660 ns                ;
; -1.924 ns                               ; None                                                ; IF_Q_PWM[13]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[13]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.659 ns                ;
; -1.924 ns                               ; None                                                ; IF_Q_PWM[3]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[3]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.659 ns                ;
; -1.923 ns                               ; None                                                ; IF_I_PWM[12]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[28]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.264 ns                 ; 0.659 ns                ;
; -1.923 ns                               ; None                                                ; IF_Q_PWM[4]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[4]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.265 ns                 ; 0.658 ns                ;
; -1.922 ns                               ; None                                                ; IF_I_PWM[10]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[26]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.264 ns                 ; 0.658 ns                ;
; -1.921 ns                               ; None                                                ; IF_I_PWM[9]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[25]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.264 ns                 ; 0.657 ns                ;
; -1.914 ns                               ; None                                                ; IF_Left_Data[12]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[28] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_Left_Data[4]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[20] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_Right_Data[13]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_Right_Data[12]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_Right_Data[9]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_Right_Data[0]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[0]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_I_PWM[13]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[29]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_I_PWM[4]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[20]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_I_PWM[1]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[17]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_Q_PWM[7]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[7]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_Q_PWM[5]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[5]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_Q_PWM[0]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.914 ns                               ; None                                                ; IF_xmit_req                        ; NWire_xmit:P_IQPWM|DIFF_CLK.iq0       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.661 ns                ;
; -1.913 ns                               ; None                                                ; IF_Left_Data[13]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[29] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Left_Data[11]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[27] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Left_Data[9]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[25] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Left_Data[6]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[22] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Left_Data[2]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[18] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Right_Data[15]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Right_Data[7]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Right_Data[5]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[5]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Right_Data[1]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_I_PWM[2]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[18]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Q_PWM[11]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[11]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.913 ns                               ; None                                                ; IF_Q_PWM[6]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[6]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.660 ns                ;
; -1.912 ns                               ; None                                                ; IF_Left_Data[14]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[30] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Left_Data[5]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[21] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Left_Data[3]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[19] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Right_Data[11]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Right_Data[6]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Right_Data[2]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[2]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_I_PWM[8]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[24]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_I_PWM[7]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[23]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Q_PWM[15]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[15]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Q_PWM[2]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.912 ns                               ; None                                                ; IF_Left_Data[15]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[31] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.659 ns                ;
; -1.911 ns                               ; None                                                ; IF_Left_Data[7]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[23] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_Left_Data[0]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[16] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_Right_Data[14]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_Right_Data[10]                  ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_Right_Data[8]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_Right_Data[4]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_I_PWM[11]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[27]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_Q_PWM[8]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[8]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.911 ns                               ; None                                                ; IF_Q_PWM[1]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.658 ns                ;
; -1.910 ns                               ; None                                                ; IF_Left_Data[1]                    ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[17] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.657 ns                ;
; -1.910 ns                               ; None                                                ; IF_Right_Data[3]                   ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[3]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.657 ns                ;
; -1.910 ns                               ; None                                                ; IF_Q_PWM[14]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[14]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.657 ns                ;
; -1.910 ns                               ; None                                                ; IF_Q_PWM[9]                        ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[9]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.657 ns                ;
; -1.910 ns                               ; None                                                ; IF_I_PWM[15]                       ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[31]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PHY_CLK125 ; 0.125 ns                    ; -1.253 ns                 ; 0.657 ns                ;
; -0.281 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[2][3]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.032 ns                  ; 5.313 ns                ;
; -0.281 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[3][11]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.032 ns                  ; 5.313 ns                ;
; -0.156 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[2][3]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.056 ns                  ; 5.212 ns                ;
; -0.137 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[2][1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.080 ns                  ; 5.217 ns                ;
; -0.129 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[0][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.068 ns                  ; 5.197 ns                ;
; -0.129 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[1][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.068 ns                  ; 5.197 ns                ;
; -0.091 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[39]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.054 ns                  ; 5.145 ns                ;
; -0.091 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[47]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.054 ns                  ; 5.145 ns                ;
; -0.091 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[43]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.054 ns                  ; 5.145 ns                ;
; -0.091 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[38]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.054 ns                  ; 5.145 ns                ;
; -0.091 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[46]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.054 ns                  ; 5.145 ns                ;
; -0.091 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[42]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.054 ns                  ; 5.145 ns                ;
; -0.091 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[45]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.054 ns                  ; 5.145 ns                ;
; -0.091 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[44]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.054 ns                  ; 5.145 ns                ;
; -0.091 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[41]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.054 ns                  ; 5.145 ns                ;
; -0.091 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[25]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.054 ns                  ; 5.145 ns                ;
; -0.083 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[23]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.062 ns                  ; 5.145 ns                ;
; -0.083 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[7]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.062 ns                  ; 5.145 ns                ;
; -0.083 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[22]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.062 ns                  ; 5.145 ns                ;
; -0.083 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[26]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.062 ns                  ; 5.145 ns                ;
; -0.083 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[21]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.062 ns                  ; 5.145 ns                ;
; -0.083 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[20]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.062 ns                  ; 5.145 ns                ;
; -0.083 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[24]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.062 ns                  ; 5.145 ns                ;
; -0.083 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[8]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.062 ns                  ; 5.145 ns                ;
; -0.066 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[19]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.048 ns                  ; 5.114 ns                ;
; -0.066 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[18]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.048 ns                  ; 5.114 ns                ;
; -0.066 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|rdata[17]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.048 ns                  ; 5.114 ns                ;
; -0.038 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[2][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.032 ns                  ; 5.070 ns                ;
; -0.038 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[3][1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.032 ns                  ; 5.070 ns                ;
; -0.038 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[2][2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.032 ns                  ; 5.070 ns                ;
; -0.038 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[3][2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.032 ns                  ; 5.070 ns                ;
; -0.038 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[3][3]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.032 ns                  ; 5.070 ns                ;
; -0.038 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[0][6]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.052 ns                  ; 5.090 ns                ;
; -0.038 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[0][7]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.052 ns                  ; 5.090 ns                ;
; -0.038 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[0][4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.052 ns                  ; 5.090 ns                ;
; -0.038 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[0][10]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.052 ns                  ; 5.090 ns                ;
; -0.037 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[3][5]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.053 ns                  ; 5.090 ns                ;
; -0.037 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[2][4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.053 ns                  ; 5.090 ns                ;
; -0.037 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[0][13]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.053 ns                  ; 5.090 ns                ;
; -0.035 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[1][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.041 ns                  ; 5.076 ns                ;
; -0.035 ns                               ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[1][1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.041 ns                  ; 5.076 ns                ;
; -0.029 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[1][1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.049 ns                  ; 5.078 ns                ;
; -0.029 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[0][5]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.049 ns                  ; 5.078 ns                ;
; -0.029 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[0][9]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.049 ns                  ; 5.078 ns                ;
; -0.027 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[3][0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.052 ns                  ; 5.079 ns                ;
; -0.027 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[2][1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.052 ns                  ; 5.079 ns                ;
; -0.027 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[3][1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.052 ns                  ; 5.079 ns                ;
; -0.027 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[2][7]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.052 ns                  ; 5.079 ns                ;
; -0.027 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[3][4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.052 ns                  ; 5.079 ns                ;
; -0.006 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[1][0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.051 ns                  ; 5.057 ns                ;
; -0.006 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[0][0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.051 ns                  ; 5.057 ns                ;
; -0.006 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[0][2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.051 ns                  ; 5.057 ns                ;
; -0.006 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[1][2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.051 ns                  ; 5.057 ns                ;
; -0.006 ns                               ; None                                                ; reset                              ; NWire_rcv:P_MIC|DB_LEN[0][3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.051 ns                  ; 5.057 ns                ;
; 0.013 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[2][4]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.036 ns                  ; 5.023 ns                ;
; 0.013 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[3][7]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.036 ns                  ; 5.023 ns                ;
; 0.013 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[2][7]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.036 ns                  ; 5.023 ns                ;
; 0.013 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[3][8]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.036 ns                  ; 5.023 ns                ;
; 0.013 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[0][8]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.036 ns                  ; 5.023 ns                ;
; 0.013 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[1][8]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.036 ns                  ; 5.023 ns                ;
; 0.013 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[2][5]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.036 ns                  ; 5.023 ns                ;
; 0.013 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[3][6]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.036 ns                  ; 5.023 ns                ;
; 0.013 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[2][9]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.036 ns                  ; 5.023 ns                ;
; 0.013 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[3][10]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.036 ns                  ; 5.023 ns                ;
; 0.013 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[2][11]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.036 ns                  ; 5.023 ns                ;
; 0.013 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[3][12]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.036 ns                  ; 5.023 ns                ;
; 0.016 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[3][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.040 ns                  ; 5.024 ns                ;
; 0.016 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[3][13]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.040 ns                  ; 5.024 ns                ;
; 0.040 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[0][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.042 ns                  ; 5.002 ns                ;
; 0.050 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[1][7]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.049 ns                  ; 4.999 ns                ;
; 0.054 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[0][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.038 ns                  ; 4.984 ns                ;
; 0.054 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[0][2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.038 ns                  ; 4.984 ns                ;
; 0.054 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[0][7]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.038 ns                  ; 4.984 ns                ;
; 0.054 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[0][5]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.038 ns                  ; 4.984 ns                ;
; 0.054 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[1][6]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.038 ns                  ; 4.984 ns                ;
; 0.054 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[0][6]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.038 ns                  ; 4.984 ns                ;
; 0.054 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[0][9]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.038 ns                  ; 4.984 ns                ;
; 0.054 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[1][10]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.038 ns                  ; 4.984 ns                ;
; 0.054 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[1][13]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.038 ns                  ; 4.984 ns                ;
; 0.054 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[0][13]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.038 ns                  ; 4.984 ns                ;
; 0.054 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[2][13]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.038 ns                  ; 4.984 ns                ;
; 0.060 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[1][10]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.066 ns                  ; 5.006 ns                ;
; 0.060 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[0][7]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.066 ns                  ; 5.006 ns                ;
; 0.060 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[0][5]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.066 ns                  ; 5.006 ns                ;
; 0.060 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[3].M_IQ|DB_LEN[0][11]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.066 ns                  ; 5.006 ns                ;
; 0.092 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[2][2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.067 ns                  ; 4.975 ns                ;
; 0.092 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[2][4]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.067 ns                  ; 4.975 ns                ;
; 0.092 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[2][12]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.067 ns                  ; 4.975 ns                ;
; 0.104 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[2][1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.066 ns                  ; 4.962 ns                ;
; 0.108 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.067 ns                  ; 4.959 ns                ;
; 0.108 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][10]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.067 ns                  ; 4.959 ns                ;
; 0.128 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[1][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.037 ns                  ; 4.909 ns                ;
; 0.128 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[1][1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.037 ns                  ; 4.909 ns                ;
; 0.128 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[0][1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.037 ns                  ; 4.909 ns                ;
; 0.128 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[1][2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.037 ns                  ; 4.909 ns                ;
; 0.128 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[0][10]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.037 ns                  ; 4.909 ns                ;
; 0.128 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[0].M_IQ|DB_LEN[0][11]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.037 ns                  ; 4.909 ns                ;
; 0.163 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[1][2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.067 ns                  ; 4.904 ns                ;
; 0.166 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[2][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.056 ns                  ; 4.890 ns                ;
; 0.171 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[2][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.068 ns                  ; 4.897 ns                ;
; 0.171 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.068 ns                  ; 4.897 ns                ;
; 0.171 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.068 ns                  ; 4.897 ns                ;
; 0.171 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][4]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.068 ns                  ; 4.897 ns                ;
; 0.171 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[2][7]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.068 ns                  ; 4.897 ns                ;
; 0.171 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][7]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.068 ns                  ; 4.897 ns                ;
; 0.176 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[3][5]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.056 ns                  ; 4.880 ns                ;
; 0.176 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[2][5]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.056 ns                  ; 4.880 ns                ;
; 0.210 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[3][3]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.081 ns                  ; 4.871 ns                ;
; 0.210 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[0][13]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.081 ns                  ; 4.871 ns                ;
; 0.215 ns                                ; None                                                ; reset                              ; NWire_rcv:SPD|DB_LEN[2][6]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.046 ns                  ; 4.831 ns                ;
; 0.226 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[1][1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.082 ns                  ; 4.856 ns                ;
; 0.226 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[0][2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.082 ns                  ; 4.856 ns                ;
; 0.226 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[0][5]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.082 ns                  ; 4.856 ns                ;
; 0.226 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[0][6]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.082 ns                  ; 4.856 ns                ;
; 0.226 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[0][3]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.082 ns                  ; 4.856 ns                ;
; 0.226 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[1][3]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.082 ns                  ; 4.856 ns                ;
; 0.226 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[0][8]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.082 ns                  ; 4.856 ns                ;
; 0.226 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[1][13]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.082 ns                  ; 4.856 ns                ;
; 0.231 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[1][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.058 ns                  ; 4.827 ns                ;
; 0.231 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[0][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.058 ns                  ; 4.827 ns                ;
; 0.231 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[3][0]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.058 ns                  ; 4.827 ns                ;
; 0.231 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[0][1]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.058 ns                  ; 4.827 ns                ;
; 0.231 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[1][2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.058 ns                  ; 4.827 ns                ;
; 0.231 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[3][2]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.058 ns                  ; 4.827 ns                ;
; 0.231 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[2][6]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.058 ns                  ; 4.827 ns                ;
; 0.231 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[0][4]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.058 ns                  ; 4.827 ns                ;
; 0.231 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[2][4]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.058 ns                  ; 4.827 ns                ;
; 0.231 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[3][9]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.058 ns                  ; 4.827 ns                ;
; 0.231 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[1][8]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.058 ns                  ; 4.827 ns                ;
; 0.231 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[0][7]    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.058 ns                  ; 4.827 ns                ;
; 0.231 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[0][10]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.058 ns                  ; 4.827 ns                ;
; 0.231 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[2][13]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.058 ns                  ; 4.827 ns                ;
; 0.231 ns                                ; None                                                ; reset                              ; NWire_rcv:MDC[2].M_IQ|DB_LEN[3][13]   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_CLK125 ; 6.465 ns                    ; 5.058 ns                  ; 4.827 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                    ;                                       ;                                                                                               ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+---------------------------------------+-----------------------------------------------------------------------------------------------+------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PHY_MDIO_clk'                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                              ; To                                 ; From Clock                                                                                    ; To Clock     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-----------------------------+---------------------------+-------------------------+
; 30.235 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[0]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.943 ns                 ; 6.708 ns                ;
; 30.235 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[2]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.943 ns                 ; 6.708 ns                ;
; 30.235 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[1]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.943 ns                 ; 6.708 ns                ;
; 30.235 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[3]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.943 ns                 ; 6.708 ns                ;
; 30.235 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[5]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.943 ns                 ; 6.708 ns                ;
; 30.235 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[4]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.943 ns                 ; 6.708 ns                ;
; 30.235 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|preamble[6]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.943 ns                 ; 6.708 ns                ;
; 30.681 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|address[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.937 ns                 ; 6.256 ns                ;
; 30.681 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|address[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.937 ns                 ; 6.256 ns                ;
; 30.681 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|address[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.937 ns                 ; 6.256 ns                ;
; 31.839 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|MDIO                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.940 ns                 ; 5.101 ns                ;
; 33.173 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|address2[2]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.952 ns                 ; 3.779 ns                ;
; 33.251 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[1]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.952 ns                 ; 3.701 ns                ;
; 33.251 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[2]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.952 ns                 ; 3.701 ns                ;
; 33.251 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[3]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.952 ns                 ; 3.701 ns                ;
; 33.251 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[4]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.952 ns                 ; 3.701 ns                ;
; 33.293 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|write[0]            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.937 ns                 ; 3.644 ns                ;
; 33.299 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[1]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.937 ns                 ; 3.638 ns                ;
; 33.299 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[2]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.937 ns                 ; 3.638 ns                ;
; 33.299 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[0]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.937 ns                 ; 3.638 ns                ;
; 33.299 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[3]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.937 ns                 ; 3.638 ns                ;
; 33.299 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|loop_count[4]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.937 ns                 ; 3.638 ns                ;
; 33.444 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|address2[1]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.952 ns                 ; 3.508 ns                ;
; 33.444 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|address2[0]         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.952 ns                 ; 3.508 ns                ;
; 34.245 ns                               ; None                                                ; write_PHY                         ; MDIO:MDIO_inst|write_done          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.937 ns                 ; 2.692 ns                ;
; 34.257 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[1]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.950 ns                 ; 2.693 ns                ;
; 34.257 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.950 ns                 ; 2.693 ns                ;
; 34.257 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.950 ns                 ; 2.693 ns                ;
; 34.257 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[3]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.950 ns                 ; 2.693 ns                ;
; 34.257 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.950 ns                 ; 2.693 ns                ;
; 34.257 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|preamble2[5]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.950 ns                 ; 2.693 ns                ;
; 34.395 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read[0]             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.952 ns                 ; 2.557 ns                ;
; 34.809 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[2]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.950 ns                 ; 2.141 ns                ;
; 34.809 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[1]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.950 ns                 ; 2.141 ns                ;
; 34.809 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[3]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.950 ns                 ; 2.141 ns                ;
; 34.809 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[0]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.950 ns                 ; 2.141 ns                ;
; 34.809 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_count[4]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.950 ns                 ; 2.141 ns                ;
; 35.049 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|temp_address[0]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.952 ns                 ; 1.903 ns                ;
; 35.729 ns                               ; None                                                ; read_PHY                          ; MDIO:MDIO_inst|read_done           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 38.465 ns                   ; 36.950 ns                 ; 1.221 ns                ;
; 71.354 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[6]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.942 ns                 ; 5.588 ns                ;
; 71.354 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[5]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.942 ns                 ; 5.588 ns                ;
; 71.354 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[7]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.942 ns                 ; 5.588 ns                ;
; 71.354 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[4]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.942 ns                 ; 5.588 ns                ;
; 71.591 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[6]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.942 ns                 ; 5.351 ns                ;
; 71.591 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[5]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.942 ns                 ; 5.351 ns                ;
; 71.591 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[7]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.942 ns                 ; 5.351 ns                ;
; 71.591 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[4]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.942 ns                 ; 5.351 ns                ;
; 71.724 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[10]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 5.215 ns                ;
; 71.724 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[9]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 5.215 ns                ;
; 71.724 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[11]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 5.215 ns                ;
; 71.724 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[12]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 5.215 ns                ;
; 71.724 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[15]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 5.215 ns                ;
; 71.724 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[13]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 5.215 ns                ;
; 71.724 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[14]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 5.215 ns                ;
; 71.724 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[8]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 5.215 ns                ;
; 71.775 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[16]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 5.164 ns                ;
; 71.775 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[17]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 5.164 ns                ;
; 71.775 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[18]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 5.164 ns                ;
; 71.775 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[19]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 5.164 ns                ;
; 71.775 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[21]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 5.164 ns                ;
; 71.775 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[20]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 5.164 ns                ;
; 71.775 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[22]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 5.164 ns                ;
; 71.775 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[23]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 5.164 ns                ;
; 71.961 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[10]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.978 ns                ;
; 71.961 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[9]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.978 ns                ;
; 71.961 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[11]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.978 ns                ;
; 71.961 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[12]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.978 ns                ;
; 71.961 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[15]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.978 ns                ;
; 71.961 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[13]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.978 ns                ;
; 71.961 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[14]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.978 ns                ;
; 71.961 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[8]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.978 ns                ;
; 72.012 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[16]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.927 ns                ;
; 72.012 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[17]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.927 ns                ;
; 72.012 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[18]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.927 ns                ;
; 72.012 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[19]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.927 ns                ;
; 72.012 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[21]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.927 ns                ;
; 72.012 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[20]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.927 ns                ;
; 72.012 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[22]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.927 ns                ;
; 72.012 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[23]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.927 ns                ;
; 72.109 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[30]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.830 ns                ;
; 72.109 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[31]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.830 ns                ;
; 72.109 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[29]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.830 ns                ;
; 72.109 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[28]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.830 ns                ;
; 72.109 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[26]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.830 ns                ;
; 72.109 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[27]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.830 ns                ;
; 72.109 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[25]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.830 ns                ;
; 72.109 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[24]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.830 ns                ;
; 72.110 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[0]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.951 ns                 ; 4.841 ns                ;
; 72.110 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[1]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.951 ns                 ; 4.841 ns                ;
; 72.110 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[2]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.951 ns                 ; 4.841 ns                ;
; 72.110 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|This_IP[3]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.951 ns                 ; 4.841 ns                ;
; 72.346 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[30]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.593 ns                ;
; 72.346 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[31]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.593 ns                ;
; 72.346 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[29]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.593 ns                ;
; 72.346 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[28]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.593 ns                ;
; 72.346 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[26]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.593 ns                ;
; 72.346 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[27]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.593 ns                ;
; 72.346 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[25]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.593 ns                ;
; 72.346 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[24]     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.939 ns                 ; 4.593 ns                ;
; 72.347 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[0]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.951 ns                 ; 4.604 ns                ;
; 72.347 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[1]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.951 ns                 ; 4.604 ns                ;
; 72.347 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[2]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.951 ns                 ; 4.604 ns                ;
; 72.347 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|This_IP[3]      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.951 ns                 ; 4.604 ns                ;
; 73.032 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|CS              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.946 ns                 ; 3.914 ns                ;
; 73.108 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|CS              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.946 ns                 ; 3.838 ns                ;
; 73.471 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.952 ns                 ; 3.481 ns                ;
; 73.471 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.952 ns                 ; 3.481 ns                ;
; 73.471 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.952 ns                 ; 3.481 ns                ;
; 73.471 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.952 ns                 ; 3.481 ns                ;
; 73.547 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[12] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.952 ns                 ; 3.405 ns                ;
; 73.547 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[13] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.952 ns                 ; 3.405 ns                ;
; 73.547 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[14] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.952 ns                 ; 3.405 ns                ;
; 73.547 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[15] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.952 ns                 ; 3.405 ns                ;
; 73.659 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|SI              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.952 ns                 ; 3.293 ns                ;
; 73.689 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM[0]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.946 ns                 ; 3.257 ns                ;
; 73.735 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|SI              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.952 ns                 ; 3.217 ns                ;
; 73.886 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.935 ns                 ; 3.049 ns                ;
; 73.886 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[2]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.935 ns                 ; 3.049 ns                ;
; 73.886 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[3]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.935 ns                 ; 3.049 ns                ;
; 73.886 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.935 ns                 ; 3.049 ns                ;
; 73.886 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[5]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.935 ns                 ; 3.049 ns                ;
; 73.886 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.935 ns                 ; 3.049 ns                ;
; 73.886 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.935 ns                 ; 3.049 ns                ;
; 73.886 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.935 ns                 ; 3.049 ns                ;
; 73.886 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.935 ns                 ; 3.049 ns                ;
; 73.886 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.935 ns                 ; 3.049 ns                ;
; 73.886 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|EEPROM_read[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.935 ns                 ; 3.049 ns                ;
; 73.962 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[1]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.935 ns                 ; 2.973 ns                ;
; 73.962 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[2]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.935 ns                 ; 2.973 ns                ;
; 73.962 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[3]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.935 ns                 ; 2.973 ns                ;
; 73.962 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.935 ns                 ; 2.973 ns                ;
; 73.962 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[5]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.935 ns                 ; 2.973 ns                ;
; 73.962 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.935 ns                 ; 2.973 ns                ;
; 73.962 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.935 ns                 ; 2.973 ns                ;
; 73.962 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.935 ns                 ; 2.973 ns                ;
; 73.962 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.935 ns                 ; 2.973 ns                ;
; 73.962 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.935 ns                 ; 2.973 ns                ;
; 73.962 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM_read[11] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.935 ns                 ; 2.973 ns                ;
; 74.479 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|EEPROM[0]       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.946 ns                 ; 2.467 ns                ;
; 75.370 ns                               ; None                                                ; read_MAC                          ; EEPROM:EEPROM_inst|IP_flag         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.945 ns                 ; 1.575 ns                ;
; 75.704 ns                               ; None                                                ; read_IP                           ; EEPROM:EEPROM_inst|IP_flag         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PHY_MDIO_clk ; 78.465 ns                   ; 76.945 ns                 ; 1.241 ns                ;
; 392.829 ns                              ; 139.45 MHz ( period = 7.171 ns )                    ; MDIO:MDIO_inst|mask[0]            ; MDIO:MDIO_inst|preamble[0]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.931 ns                ;
; 392.829 ns                              ; 139.45 MHz ( period = 7.171 ns )                    ; MDIO:MDIO_inst|mask[0]            ; MDIO:MDIO_inst|preamble[2]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.931 ns                ;
; 392.829 ns                              ; 139.45 MHz ( period = 7.171 ns )                    ; MDIO:MDIO_inst|mask[0]            ; MDIO:MDIO_inst|preamble[1]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.931 ns                ;
; 392.829 ns                              ; 139.45 MHz ( period = 7.171 ns )                    ; MDIO:MDIO_inst|mask[0]            ; MDIO:MDIO_inst|preamble[3]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.931 ns                ;
; 392.829 ns                              ; 139.45 MHz ( period = 7.171 ns )                    ; MDIO:MDIO_inst|mask[0]            ; MDIO:MDIO_inst|preamble[5]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.931 ns                ;
; 392.829 ns                              ; 139.45 MHz ( period = 7.171 ns )                    ; MDIO:MDIO_inst|mask[0]            ; MDIO:MDIO_inst|preamble[4]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.931 ns                ;
; 392.829 ns                              ; 139.45 MHz ( period = 7.171 ns )                    ; MDIO:MDIO_inst|mask[0]            ; MDIO:MDIO_inst|preamble[6]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.931 ns                ;
; 393.000 ns                              ; 142.86 MHz ( period = 7.000 ns )                    ; MDIO:MDIO_inst|mask[3]            ; MDIO:MDIO_inst|preamble[0]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.760 ns                ;
; 393.000 ns                              ; 142.86 MHz ( period = 7.000 ns )                    ; MDIO:MDIO_inst|mask[3]            ; MDIO:MDIO_inst|preamble[2]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.760 ns                ;
; 393.000 ns                              ; 142.86 MHz ( period = 7.000 ns )                    ; MDIO:MDIO_inst|mask[3]            ; MDIO:MDIO_inst|preamble[1]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.760 ns                ;
; 393.000 ns                              ; 142.86 MHz ( period = 7.000 ns )                    ; MDIO:MDIO_inst|mask[3]            ; MDIO:MDIO_inst|preamble[3]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.760 ns                ;
; 393.000 ns                              ; 142.86 MHz ( period = 7.000 ns )                    ; MDIO:MDIO_inst|mask[3]            ; MDIO:MDIO_inst|preamble[5]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.760 ns                ;
; 393.000 ns                              ; 142.86 MHz ( period = 7.000 ns )                    ; MDIO:MDIO_inst|mask[3]            ; MDIO:MDIO_inst|preamble[4]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.760 ns                ;
; 393.000 ns                              ; 142.86 MHz ( period = 7.000 ns )                    ; MDIO:MDIO_inst|mask[3]            ; MDIO:MDIO_inst|preamble[6]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.760 ns                ;
; 393.153 ns                              ; 146.05 MHz ( period = 6.847 ns )                    ; MDIO:MDIO_inst|loop_count[3]      ; MDIO:MDIO_inst|preamble[0]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.766 ns                ; 6.613 ns                ;
; 393.153 ns                              ; 146.05 MHz ( period = 6.847 ns )                    ; MDIO:MDIO_inst|loop_count[3]      ; MDIO:MDIO_inst|preamble[2]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.766 ns                ; 6.613 ns                ;
; 393.153 ns                              ; 146.05 MHz ( period = 6.847 ns )                    ; MDIO:MDIO_inst|loop_count[3]      ; MDIO:MDIO_inst|preamble[1]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.766 ns                ; 6.613 ns                ;
; 393.153 ns                              ; 146.05 MHz ( period = 6.847 ns )                    ; MDIO:MDIO_inst|loop_count[3]      ; MDIO:MDIO_inst|preamble[3]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.766 ns                ; 6.613 ns                ;
; 393.153 ns                              ; 146.05 MHz ( period = 6.847 ns )                    ; MDIO:MDIO_inst|loop_count[3]      ; MDIO:MDIO_inst|preamble[5]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.766 ns                ; 6.613 ns                ;
; 393.153 ns                              ; 146.05 MHz ( period = 6.847 ns )                    ; MDIO:MDIO_inst|loop_count[3]      ; MDIO:MDIO_inst|preamble[4]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.766 ns                ; 6.613 ns                ;
; 393.153 ns                              ; 146.05 MHz ( period = 6.847 ns )                    ; MDIO:MDIO_inst|loop_count[3]      ; MDIO:MDIO_inst|preamble[6]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.766 ns                ; 6.613 ns                ;
; 393.183 ns                              ; 146.69 MHz ( period = 6.817 ns )                    ; MDIO:MDIO_inst|mask[2]            ; MDIO:MDIO_inst|preamble[0]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.577 ns                ;
; 393.183 ns                              ; 146.69 MHz ( period = 6.817 ns )                    ; MDIO:MDIO_inst|mask[2]            ; MDIO:MDIO_inst|preamble[2]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.577 ns                ;
; 393.183 ns                              ; 146.69 MHz ( period = 6.817 ns )                    ; MDIO:MDIO_inst|mask[2]            ; MDIO:MDIO_inst|preamble[1]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.577 ns                ;
; 393.183 ns                              ; 146.69 MHz ( period = 6.817 ns )                    ; MDIO:MDIO_inst|mask[2]            ; MDIO:MDIO_inst|preamble[3]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.577 ns                ;
; 393.183 ns                              ; 146.69 MHz ( period = 6.817 ns )                    ; MDIO:MDIO_inst|mask[2]            ; MDIO:MDIO_inst|preamble[5]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.577 ns                ;
; 393.183 ns                              ; 146.69 MHz ( period = 6.817 ns )                    ; MDIO:MDIO_inst|mask[2]            ; MDIO:MDIO_inst|preamble[4]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.577 ns                ;
; 393.183 ns                              ; 146.69 MHz ( period = 6.817 ns )                    ; MDIO:MDIO_inst|mask[2]            ; MDIO:MDIO_inst|preamble[6]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.577 ns                ;
; 393.275 ns                              ; 148.70 MHz ( period = 6.725 ns )                    ; MDIO:MDIO_inst|mask[0]            ; MDIO:MDIO_inst|address[1]          ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.754 ns                ; 6.479 ns                ;
; 393.275 ns                              ; 148.70 MHz ( period = 6.725 ns )                    ; MDIO:MDIO_inst|mask[0]            ; MDIO:MDIO_inst|address[0]          ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.754 ns                ; 6.479 ns                ;
; 393.275 ns                              ; 148.70 MHz ( period = 6.725 ns )                    ; MDIO:MDIO_inst|mask[0]            ; MDIO:MDIO_inst|address[2]          ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.754 ns                ; 6.479 ns                ;
; 393.330 ns                              ; 149.93 MHz ( period = 6.670 ns )                    ; MDIO:MDIO_inst|loop_count[0]      ; MDIO:MDIO_inst|preamble[0]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.766 ns                ; 6.436 ns                ;
; 393.330 ns                              ; 149.93 MHz ( period = 6.670 ns )                    ; MDIO:MDIO_inst|loop_count[0]      ; MDIO:MDIO_inst|preamble[2]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.766 ns                ; 6.436 ns                ;
; 393.330 ns                              ; 149.93 MHz ( period = 6.670 ns )                    ; MDIO:MDIO_inst|loop_count[0]      ; MDIO:MDIO_inst|preamble[1]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.766 ns                ; 6.436 ns                ;
; 393.330 ns                              ; 149.93 MHz ( period = 6.670 ns )                    ; MDIO:MDIO_inst|loop_count[0]      ; MDIO:MDIO_inst|preamble[3]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.766 ns                ; 6.436 ns                ;
; 393.330 ns                              ; 149.93 MHz ( period = 6.670 ns )                    ; MDIO:MDIO_inst|loop_count[0]      ; MDIO:MDIO_inst|preamble[5]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.766 ns                ; 6.436 ns                ;
; 393.330 ns                              ; 149.93 MHz ( period = 6.670 ns )                    ; MDIO:MDIO_inst|loop_count[0]      ; MDIO:MDIO_inst|preamble[4]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.766 ns                ; 6.436 ns                ;
; 393.330 ns                              ; 149.93 MHz ( period = 6.670 ns )                    ; MDIO:MDIO_inst|loop_count[0]      ; MDIO:MDIO_inst|preamble[6]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.766 ns                ; 6.436 ns                ;
; 393.343 ns                              ; 150.22 MHz ( period = 6.657 ns )                    ; MDIO:MDIO_inst|mask[1]            ; MDIO:MDIO_inst|preamble[0]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.417 ns                ;
; 393.343 ns                              ; 150.22 MHz ( period = 6.657 ns )                    ; MDIO:MDIO_inst|mask[1]            ; MDIO:MDIO_inst|preamble[2]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.417 ns                ;
; 393.343 ns                              ; 150.22 MHz ( period = 6.657 ns )                    ; MDIO:MDIO_inst|mask[1]            ; MDIO:MDIO_inst|preamble[1]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.417 ns                ;
; 393.343 ns                              ; 150.22 MHz ( period = 6.657 ns )                    ; MDIO:MDIO_inst|mask[1]            ; MDIO:MDIO_inst|preamble[3]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.417 ns                ;
; 393.343 ns                              ; 150.22 MHz ( period = 6.657 ns )                    ; MDIO:MDIO_inst|mask[1]            ; MDIO:MDIO_inst|preamble[5]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.417 ns                ;
; 393.343 ns                              ; 150.22 MHz ( period = 6.657 ns )                    ; MDIO:MDIO_inst|mask[1]            ; MDIO:MDIO_inst|preamble[4]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.417 ns                ;
; 393.343 ns                              ; 150.22 MHz ( period = 6.657 ns )                    ; MDIO:MDIO_inst|mask[1]            ; MDIO:MDIO_inst|preamble[6]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.417 ns                ;
; 393.446 ns                              ; 152.58 MHz ( period = 6.554 ns )                    ; MDIO:MDIO_inst|mask[3]            ; MDIO:MDIO_inst|address[1]          ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.754 ns                ; 6.308 ns                ;
; 393.446 ns                              ; 152.58 MHz ( period = 6.554 ns )                    ; MDIO:MDIO_inst|mask[3]            ; MDIO:MDIO_inst|address[0]          ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.754 ns                ; 6.308 ns                ;
; 393.446 ns                              ; 152.58 MHz ( period = 6.554 ns )                    ; MDIO:MDIO_inst|mask[3]            ; MDIO:MDIO_inst|address[2]          ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.754 ns                ; 6.308 ns                ;
; 393.497 ns                              ; 153.78 MHz ( period = 6.503 ns )                    ; MDIO:MDIO_inst|loop_count[2]      ; MDIO:MDIO_inst|preamble[0]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.766 ns                ; 6.269 ns                ;
; 393.497 ns                              ; 153.78 MHz ( period = 6.503 ns )                    ; MDIO:MDIO_inst|loop_count[2]      ; MDIO:MDIO_inst|preamble[2]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.766 ns                ; 6.269 ns                ;
; 393.497 ns                              ; 153.78 MHz ( period = 6.503 ns )                    ; MDIO:MDIO_inst|loop_count[2]      ; MDIO:MDIO_inst|preamble[1]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.766 ns                ; 6.269 ns                ;
; 393.497 ns                              ; 153.78 MHz ( period = 6.503 ns )                    ; MDIO:MDIO_inst|loop_count[2]      ; MDIO:MDIO_inst|preamble[3]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.766 ns                ; 6.269 ns                ;
; 393.497 ns                              ; 153.78 MHz ( period = 6.503 ns )                    ; MDIO:MDIO_inst|loop_count[2]      ; MDIO:MDIO_inst|preamble[5]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.766 ns                ; 6.269 ns                ;
; 393.497 ns                              ; 153.78 MHz ( period = 6.503 ns )                    ; MDIO:MDIO_inst|loop_count[2]      ; MDIO:MDIO_inst|preamble[4]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.766 ns                ; 6.269 ns                ;
; 393.497 ns                              ; 153.78 MHz ( period = 6.503 ns )                    ; MDIO:MDIO_inst|loop_count[2]      ; MDIO:MDIO_inst|preamble[6]         ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.766 ns                ; 6.269 ns                ;
; 393.544 ns                              ; 154.89 MHz ( period = 6.456 ns )                    ; EEPROM:EEPROM_inst|shift_count[4] ; EEPROM:EEPROM_inst|shift_count[3]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.216 ns                ;
; 393.544 ns                              ; 154.89 MHz ( period = 6.456 ns )                    ; EEPROM:EEPROM_inst|shift_count[4] ; EEPROM:EEPROM_inst|shift_count[2]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.216 ns                ;
; 393.544 ns                              ; 154.89 MHz ( period = 6.456 ns )                    ; EEPROM:EEPROM_inst|shift_count[4] ; EEPROM:EEPROM_inst|shift_count[1]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.216 ns                ;
; 393.544 ns                              ; 154.89 MHz ( period = 6.456 ns )                    ; EEPROM:EEPROM_inst|shift_count[4] ; EEPROM:EEPROM_inst|shift_count[5]  ; PHY_MDIO_clk                                                                                  ; PHY_MDIO_clk ; 400.000 ns                  ; 399.760 ns                ; 6.216 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                   ;                                    ;                                                                                               ;              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                ; To                                                                                                                                                                   ; From Clock   ; To Clock     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+
; 12.657 ns                               ; 68.09 MHz ( period = 14.686 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[13]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.736 ns                 ; 7.079 ns                ;
; 12.707 ns                               ; 68.56 MHz ( period = 14.586 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[12]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.736 ns                 ; 7.029 ns                ;
; 13.170 ns                               ; 73.21 MHz ( period = 13.660 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[11]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.736 ns                 ; 6.566 ns                ;
; 13.499 ns                               ; 76.91 MHz ( period = 13.002 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[8]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 6.234 ns                ;
; 13.779 ns                               ; 80.37 MHz ( period = 12.442 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a5~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.230 ns                 ; 6.451 ns                ;
; 13.779 ns                               ; 80.37 MHz ( period = 12.442 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a5~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.235 ns                 ; 6.456 ns                ;
; 13.779 ns                               ; 80.37 MHz ( period = 12.442 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a5~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.230 ns                 ; 6.451 ns                ;
; 13.782 ns                               ; 80.41 MHz ( period = 12.436 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[10]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 5.951 ns                ;
; 13.782 ns                               ; 80.41 MHz ( period = 12.436 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[9]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 5.951 ns                ;
; 13.885 ns                               ; 81.77 MHz ( period = 12.230 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[9]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.736 ns                 ; 5.851 ns                ;
; 13.887 ns                               ; 81.79 MHz ( period = 12.226 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[10]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.736 ns                 ; 5.849 ns                ;
; 13.936 ns                               ; 82.45 MHz ( period = 12.128 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[8]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.736 ns                 ; 5.800 ns                ;
; 14.178 ns                               ; 85.88 MHz ( period = 11.644 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a3~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 6.054 ns                ;
; 14.178 ns                               ; 85.88 MHz ( period = 11.644 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a3~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.237 ns                 ; 6.059 ns                ;
; 14.178 ns                               ; 85.88 MHz ( period = 11.644 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a3~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 6.054 ns                ;
; 14.186 ns                               ; 86.00 MHz ( period = 11.628 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a0~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 6.046 ns                ;
; 14.186 ns                               ; 86.00 MHz ( period = 11.628 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a0~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.237 ns                 ; 6.051 ns                ;
; 14.186 ns                               ; 86.00 MHz ( period = 11.628 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a0~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 6.046 ns                ;
; 14.658 ns                               ; 93.60 MHz ( period = 10.684 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a4~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 5.574 ns                ;
; 14.658 ns                               ; 93.60 MHz ( period = 10.684 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a4~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.237 ns                 ; 5.579 ns                ;
; 14.658 ns                               ; 93.60 MHz ( period = 10.684 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a4~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 5.574 ns                ;
; 14.745 ns                               ; 95.15 MHz ( period = 10.510 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a11~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.231 ns                 ; 5.486 ns                ;
; 14.745 ns                               ; 95.15 MHz ( period = 10.510 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a11~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.236 ns                 ; 5.491 ns                ;
; 14.745 ns                               ; 95.15 MHz ( period = 10.510 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a11~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.231 ns                 ; 5.486 ns                ;
; 14.750 ns                               ; 95.24 MHz ( period = 10.500 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a12~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 5.482 ns                ;
; 14.750 ns                               ; 95.24 MHz ( period = 10.500 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a12~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.237 ns                 ; 5.487 ns                ;
; 14.750 ns                               ; 95.24 MHz ( period = 10.500 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a12~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 5.482 ns                ;
; 14.758 ns                               ; 95.38 MHz ( period = 10.484 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a13~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 5.474 ns                ;
; 14.758 ns                               ; 95.38 MHz ( period = 10.484 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a13~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.237 ns                 ; 5.479 ns                ;
; 14.758 ns                               ; 95.38 MHz ( period = 10.484 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a13~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 5.474 ns                ;
; 14.819 ns                               ; 96.51 MHz ( period = 10.362 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a8~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 5.413 ns                ;
; 14.819 ns                               ; 96.51 MHz ( period = 10.362 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a8~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.237 ns                 ; 5.418 ns                ;
; 14.819 ns                               ; 96.51 MHz ( period = 10.362 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a8~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.232 ns                 ; 5.413 ns                ;
; 14.834 ns                               ; 96.79 MHz ( period = 10.332 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[7]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.731 ns                 ; 4.897 ns                ;
; 14.847 ns                               ; 97.03 MHz ( period = 10.306 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a10~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.215 ns                 ; 5.368 ns                ;
; 14.847 ns                               ; 97.03 MHz ( period = 10.306 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a10~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.220 ns                 ; 5.373 ns                ;
; 14.847 ns                               ; 97.03 MHz ( period = 10.306 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a10~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.215 ns                 ; 5.368 ns                ;
; 14.851 ns                               ; 97.11 MHz ( period = 10.298 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a9~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.215 ns                 ; 5.364 ns                ;
; 14.851 ns                               ; 97.11 MHz ( period = 10.298 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a9~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.220 ns                 ; 5.369 ns                ;
; 14.851 ns                               ; 97.11 MHz ( period = 10.298 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a9~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.215 ns                 ; 5.364 ns                ;
; 14.979 ns                               ; 99.58 MHz ( period = 10.042 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[6]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.739 ns                 ; 4.760 ns                ;
; 14.980 ns                               ; 99.60 MHz ( period = 10.040 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[7]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.739 ns                 ; 4.759 ns                ;
; 15.015 ns                               ; 100.30 MHz ( period = 9.970 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[5]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.739 ns                 ; 4.724 ns                ;
; 15.109 ns                               ; 102.23 MHz ( period = 9.782 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[6]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.731 ns                 ; 4.622 ns                ;
; 15.146 ns                               ; 103.01 MHz ( period = 9.708 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[5]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.731 ns                 ; 4.585 ns                ;
; 15.270 ns                               ; 105.71 MHz ( period = 9.460 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a15~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.215 ns                 ; 4.945 ns                ;
; 15.270 ns                               ; 105.71 MHz ( period = 9.460 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a15~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.220 ns                 ; 4.950 ns                ;
; 15.270 ns                               ; 105.71 MHz ( period = 9.460 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a15~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.215 ns                 ; 4.945 ns                ;
; 15.302 ns                               ; 106.43 MHz ( period = 9.396 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a2~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.213 ns                 ; 4.911 ns                ;
; 15.302 ns                               ; 106.43 MHz ( period = 9.396 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.218 ns                 ; 4.916 ns                ;
; 15.302 ns                               ; 106.43 MHz ( period = 9.396 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a2~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.213 ns                 ; 4.911 ns                ;
; 15.316 ns                               ; 106.75 MHz ( period = 9.368 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a1~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.214 ns                 ; 4.898 ns                ;
; 15.316 ns                               ; 106.75 MHz ( period = 9.368 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a1~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.219 ns                 ; 4.903 ns                ;
; 15.316 ns                               ; 106.75 MHz ( period = 9.368 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a1~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.214 ns                 ; 4.898 ns                ;
; 15.450 ns                               ; 109.89 MHz ( period = 9.100 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[3]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.739 ns                 ; 4.289 ns                ;
; 15.452 ns                               ; 109.94 MHz ( period = 9.096 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[4]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.739 ns                 ; 4.287 ns                ;
; 15.490 ns                               ; 110.86 MHz ( period = 9.020 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[2]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.739 ns                 ; 4.249 ns                ;
; 15.519 ns                               ; 111.58 MHz ( period = 8.962 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|sub_parity9a0                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.739 ns                 ; 4.220 ns                ;
; 15.519 ns                               ; 111.58 MHz ( period = 8.962 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|sub_parity9a1                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.739 ns                 ; 4.220 ns                ;
; 15.519 ns                               ; 111.58 MHz ( period = 8.962 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|parity8                        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.739 ns                 ; 4.220 ns                ;
; 15.519 ns                               ; 111.58 MHz ( period = 8.962 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[0]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.739 ns                 ; 4.220 ns                ;
; 15.549 ns                               ; 112.33 MHz ( period = 8.902 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a7~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.215 ns                 ; 4.666 ns                ;
; 15.549 ns                               ; 112.33 MHz ( period = 8.902 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a7~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.220 ns                 ; 4.671 ns                ;
; 15.549 ns                               ; 112.33 MHz ( period = 8.902 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a7~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.215 ns                 ; 4.666 ns                ;
; 15.579 ns                               ; 113.10 MHz ( period = 8.842 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[3]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.731 ns                 ; 4.152 ns                ;
; 15.581 ns                               ; 113.15 MHz ( period = 8.838 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|sub_parity9a2                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 4.156 ns                ;
; 15.581 ns                               ; 113.15 MHz ( period = 8.838 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|sub_parity9a3                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 4.156 ns                ;
; 15.583 ns                               ; 113.20 MHz ( period = 8.834 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a14~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.215 ns                 ; 4.632 ns                ;
; 15.583 ns                               ; 113.20 MHz ( period = 8.834 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a14~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.220 ns                 ; 4.637 ns                ;
; 15.583 ns                               ; 113.20 MHz ( period = 8.834 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a14~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.215 ns                 ; 4.632 ns                ;
; 15.583 ns                               ; 113.20 MHz ( period = 8.834 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[4]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.731 ns                 ; 4.148 ns                ;
; 15.616 ns                               ; 114.05 MHz ( period = 8.768 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[2]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.731 ns                 ; 4.115 ns                ;
; 15.737 ns                               ; 117.29 MHz ( period = 8.526 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[11]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 4.000 ns                ;
; 15.737 ns                               ; 117.29 MHz ( period = 8.526 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[10]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 4.000 ns                ;
; 15.737 ns                               ; 117.29 MHz ( period = 8.526 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[9]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 4.000 ns                ;
; 15.737 ns                               ; 117.29 MHz ( period = 8.526 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[8]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 4.000 ns                ;
; 15.737 ns                               ; 117.29 MHz ( period = 8.526 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[7]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 4.000 ns                ;
; 15.737 ns                               ; 117.29 MHz ( period = 8.526 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[6]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 4.000 ns                ;
; 15.737 ns                               ; 117.29 MHz ( period = 8.526 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[5]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 4.000 ns                ;
; 15.737 ns                               ; 117.29 MHz ( period = 8.526 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[4]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 4.000 ns                ;
; 15.737 ns                               ; 117.29 MHz ( period = 8.526 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[3]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 4.000 ns                ;
; 15.737 ns                               ; 117.29 MHz ( period = 8.526 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[2]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 4.000 ns                ;
; 15.737 ns                               ; 117.29 MHz ( period = 8.526 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[1]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.737 ns                 ; 4.000 ns                ;
; 15.772 ns                               ; 118.26 MHz ( period = 8.456 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|sub_parity9a1                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.731 ns                 ; 3.959 ns                ;
; 15.772 ns                               ; 118.26 MHz ( period = 8.456 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|sub_parity9a0                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.731 ns                 ; 3.959 ns                ;
; 15.772 ns                               ; 118.26 MHz ( period = 8.456 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|parity8                                                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.731 ns                 ; 3.959 ns                ;
; 15.784 ns                               ; 118.60 MHz ( period = 8.432 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[1]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.739 ns                 ; 3.955 ns                ;
; 15.955 ns                               ; 123.61 MHz ( period = 8.090 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a6~porta_address_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.215 ns                 ; 4.260 ns                ;
; 15.955 ns                               ; 123.61 MHz ( period = 8.090 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a6~porta_datain_reg0   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.220 ns                 ; 4.265 ns                ;
; 15.955 ns                               ; 123.61 MHz ( period = 8.090 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a6~porta_we_reg        ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.215 ns                 ; 4.260 ns                ;
; 15.968 ns                               ; 124.01 MHz ( period = 8.064 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[0]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.731 ns                 ; 3.763 ns                ;
; 15.971 ns                               ; 124.10 MHz ( period = 8.058 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[56]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 4.552 ns                ;
; 15.971 ns                               ; 124.10 MHz ( period = 8.058 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[55]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 4.552 ns                ;
; 15.971 ns                               ; 124.10 MHz ( period = 8.058 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[63]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 4.552 ns                ;
; 15.971 ns                               ; 124.10 MHz ( period = 8.058 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[58]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 4.552 ns                ;
; 15.971 ns                               ; 124.10 MHz ( period = 8.058 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[62]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 4.552 ns                ;
; 15.971 ns                               ; 124.10 MHz ( period = 8.058 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[60]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 4.552 ns                ;
; 15.994 ns                               ; 124.81 MHz ( period = 8.012 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~porta_address_reg0                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.206 ns                 ; 4.212 ns                ;
; 15.994 ns                               ; 124.81 MHz ( period = 8.012 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~porta_datain_reg0                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.211 ns                 ; 4.217 ns                ;
; 15.994 ns                               ; 124.81 MHz ( period = 8.012 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~porta_we_reg                                      ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.206 ns                 ; 4.212 ns                ;
; 16.025 ns                               ; 125.79 MHz ( period = 7.950 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|counter10a[1]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.731 ns                 ; 3.706 ns                ;
; 16.318 ns                               ; 135.80 MHz ( period = 7.364 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[12]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 4.205 ns                ;
; 16.343 ns                               ; 136.72 MHz ( period = 7.314 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|cntr_s2e:cntr_b|counter_reg_bit[0]                         ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.736 ns                 ; 3.393 ns                ;
; 16.343 ns                               ; 136.72 MHz ( period = 7.314 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[14]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.736 ns                 ; 3.393 ns                ;
; 16.343 ns                               ; 136.72 MHz ( period = 7.314 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[13]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.736 ns                 ; 3.393 ns                ;
; 16.343 ns                               ; 136.72 MHz ( period = 7.314 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[12]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.736 ns                 ; 3.393 ns                ;
; 16.343 ns                               ; 136.72 MHz ( period = 7.314 ns )                    ; Rx_MAC:Rx_MAC_inst|Rx_enable        ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|wrptr_g[0]                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.736 ns                 ; 3.393 ns                ;
; 16.358 ns                               ; 137.29 MHz ( period = 7.284 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[53]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 4.165 ns                ;
; 16.358 ns                               ; 137.29 MHz ( period = 7.284 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[45]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 4.165 ns                ;
; 16.358 ns                               ; 137.29 MHz ( period = 7.284 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[42]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 4.165 ns                ;
; 16.370 ns                               ; 137.74 MHz ( period = 7.260 ns )                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_ojc:wrptr_gp|sub_parity9a2                                                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.733 ns                 ; 3.363 ns                ;
; 16.501 ns                               ; 142.90 MHz ( period = 6.998 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_byte[7]      ; Rx_MAC:Rx_MAC_inst|PHY_output[7]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 19.757 ns                 ; 3.256 ns                ;
; 16.690 ns                               ; 151.06 MHz ( period = 6.620 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[6]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.508 ns                 ; 3.818 ns                ;
; 16.718 ns                               ; 152.35 MHz ( period = 6.564 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[65]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.505 ns                 ; 3.787 ns                ;
; 16.718 ns                               ; 152.35 MHz ( period = 6.564 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[107]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.505 ns                 ; 3.787 ns                ;
; 16.718 ns                               ; 152.35 MHz ( period = 6.564 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[73]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.505 ns                 ; 3.787 ns                ;
; 16.718 ns                               ; 152.35 MHz ( period = 6.564 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[64]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.505 ns                 ; 3.787 ns                ;
; 16.718 ns                               ; 152.35 MHz ( period = 6.564 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[81]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.505 ns                 ; 3.787 ns                ;
; 16.718 ns                               ; 152.35 MHz ( period = 6.564 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[72]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.505 ns                 ; 3.787 ns                ;
; 16.718 ns                               ; 152.35 MHz ( period = 6.564 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[80]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.505 ns                 ; 3.787 ns                ;
; 16.766 ns                               ; 154.61 MHz ( period = 6.468 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[14]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 3.757 ns                ;
; 16.766 ns                               ; 154.61 MHz ( period = 6.468 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[35]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 3.757 ns                ;
; 16.766 ns                               ; 154.61 MHz ( period = 6.468 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[34]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 3.757 ns                ;
; 16.766 ns                               ; 154.61 MHz ( period = 6.468 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[8]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 3.757 ns                ;
; 16.766 ns                               ; 154.61 MHz ( period = 6.468 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[33]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 3.757 ns                ;
; 16.766 ns                               ; 154.61 MHz ( period = 6.468 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[32]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 3.757 ns                ;
; 16.775 ns                               ; 155.04 MHz ( period = 6.450 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[67]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.522 ns                 ; 3.747 ns                ;
; 16.775 ns                               ; 155.04 MHz ( period = 6.450 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[71]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.522 ns                 ; 3.747 ns                ;
; 16.775 ns                               ; 155.04 MHz ( period = 6.450 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[93]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.522 ns                 ; 3.747 ns                ;
; 16.775 ns                               ; 155.04 MHz ( period = 6.450 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[75]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.522 ns                 ; 3.747 ns                ;
; 16.775 ns                               ; 155.04 MHz ( period = 6.450 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[69]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.522 ns                 ; 3.747 ns                ;
; 16.775 ns                               ; 155.04 MHz ( period = 6.450 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[68]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.522 ns                 ; 3.747 ns                ;
; 16.775 ns                               ; 155.04 MHz ( period = 6.450 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[95]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.522 ns                 ; 3.747 ns                ;
; 16.775 ns                               ; 155.04 MHz ( period = 6.450 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[79]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.522 ns                 ; 3.747 ns                ;
; 16.775 ns                               ; 155.04 MHz ( period = 6.450 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[77]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.522 ns                 ; 3.747 ns                ;
; 16.775 ns                               ; 155.04 MHz ( period = 6.450 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[83]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.522 ns                 ; 3.747 ns                ;
; 16.775 ns                               ; 155.04 MHz ( period = 6.450 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[87]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.522 ns                 ; 3.747 ns                ;
; 16.775 ns                               ; 155.04 MHz ( period = 6.450 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[85]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.522 ns                 ; 3.747 ns                ;
; 16.802 ns                               ; 156.35 MHz ( period = 6.396 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[50]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.521 ns                 ; 3.719 ns                ;
; 16.802 ns                               ; 156.35 MHz ( period = 6.396 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[44]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.521 ns                 ; 3.719 ns                ;
; 16.802 ns                               ; 156.35 MHz ( period = 6.396 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[43]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.521 ns                 ; 3.719 ns                ;
; 16.802 ns                               ; 156.35 MHz ( period = 6.396 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[36]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.521 ns                 ; 3.719 ns                ;
; 16.802 ns                               ; 156.35 MHz ( period = 6.396 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[37]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.521 ns                 ; 3.719 ns                ;
; 16.802 ns                               ; 156.35 MHz ( period = 6.396 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[47]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.521 ns                 ; 3.719 ns                ;
; 16.802 ns                               ; 156.35 MHz ( period = 6.396 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[39]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.521 ns                 ; 3.719 ns                ;
; 16.802 ns                               ; 156.35 MHz ( period = 6.396 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[38]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.521 ns                 ; 3.719 ns                ;
; 16.816 ns                               ; 157.04 MHz ( period = 6.368 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[22]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.520 ns                 ; 3.704 ns                ;
; 16.816 ns                               ; 157.04 MHz ( period = 6.368 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[40]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.520 ns                 ; 3.704 ns                ;
; 16.816 ns                               ; 157.04 MHz ( period = 6.368 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[24]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.520 ns                 ; 3.704 ns                ;
; 16.816 ns                               ; 157.04 MHz ( period = 6.368 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[41]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.520 ns                 ; 3.704 ns                ;
; 17.075 ns                               ; 170.94 MHz ( period = 5.850 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[51]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 3.448 ns                ;
; 17.075 ns                               ; 170.94 MHz ( period = 5.850 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[54]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 3.448 ns                ;
; 17.075 ns                               ; 170.94 MHz ( period = 5.850 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[48]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 3.448 ns                ;
; 17.075 ns                               ; 170.94 MHz ( period = 5.850 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[49]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 3.448 ns                ;
; 17.075 ns                               ; 170.94 MHz ( period = 5.850 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[52]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 3.448 ns                ;
; 17.075 ns                               ; 170.94 MHz ( period = 5.850 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[46]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 3.448 ns                ;
; 17.086 ns                               ; 171.59 MHz ( period = 5.828 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[94]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.519 ns                 ; 3.433 ns                ;
; 17.086 ns                               ; 171.59 MHz ( period = 5.828 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[92]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.519 ns                 ; 3.433 ns                ;
; 17.086 ns                               ; 171.59 MHz ( period = 5.828 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[66]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.519 ns                 ; 3.433 ns                ;
; 17.086 ns                               ; 171.59 MHz ( period = 5.828 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[70]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.519 ns                 ; 3.433 ns                ;
; 17.086 ns                               ; 171.59 MHz ( period = 5.828 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[78]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.519 ns                 ; 3.433 ns                ;
; 17.086 ns                               ; 171.59 MHz ( period = 5.828 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[74]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.519 ns                 ; 3.433 ns                ;
; 17.086 ns                               ; 171.59 MHz ( period = 5.828 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[76]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.519 ns                 ; 3.433 ns                ;
; 17.086 ns                               ; 171.59 MHz ( period = 5.828 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[82]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.519 ns                 ; 3.433 ns                ;
; 17.086 ns                               ; 171.59 MHz ( period = 5.828 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[86]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.519 ns                 ; 3.433 ns                ;
; 17.086 ns                               ; 171.59 MHz ( period = 5.828 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[84]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.519 ns                 ; 3.433 ns                ;
; 17.140 ns                               ; 174.83 MHz ( period = 5.720 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[105]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.518 ns                 ; 3.378 ns                ;
; 17.140 ns                               ; 174.83 MHz ( period = 5.720 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[99]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.518 ns                 ; 3.378 ns                ;
; 17.140 ns                               ; 174.83 MHz ( period = 5.720 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[96]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.518 ns                 ; 3.378 ns                ;
; 17.140 ns                               ; 174.83 MHz ( period = 5.720 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[104]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.518 ns                 ; 3.378 ns                ;
; 17.140 ns                               ; 174.83 MHz ( period = 5.720 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[23]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.518 ns                 ; 3.378 ns                ;
; 17.140 ns                               ; 174.83 MHz ( period = 5.720 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[29]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.518 ns                 ; 3.378 ns                ;
; 17.140 ns                               ; 174.83 MHz ( period = 5.720 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[27]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.518 ns                 ; 3.378 ns                ;
; 17.140 ns                               ; 174.83 MHz ( period = 5.720 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[31]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.518 ns                 ; 3.378 ns                ;
; 17.140 ns                               ; 174.83 MHz ( period = 5.720 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[30]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.518 ns                 ; 3.378 ns                ;
; 17.140 ns                               ; 174.83 MHz ( period = 5.720 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[25]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.518 ns                 ; 3.378 ns                ;
; 17.162 ns                               ; 176.18 MHz ( period = 5.676 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[61]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 3.361 ns                ;
; 17.162 ns                               ; 176.18 MHz ( period = 5.676 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[57]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 3.361 ns                ;
; 17.162 ns                               ; 176.18 MHz ( period = 5.676 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[59]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.523 ns                 ; 3.361 ns                ;
; 17.172 ns                               ; 176.80 MHz ( period = 5.656 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[15]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 3.353 ns                ;
; 17.172 ns                               ; 176.80 MHz ( period = 5.656 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 3.353 ns                ;
; 17.172 ns                               ; 176.80 MHz ( period = 5.656 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 3.353 ns                ;
; 17.172 ns                               ; 176.80 MHz ( period = 5.656 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[1]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 3.353 ns                ;
; 17.424 ns                               ; 194.10 MHz ( period = 5.152 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[4]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.519 ns                 ; 3.095 ns                ;
; 17.467 ns                               ; 197.39 MHz ( period = 5.066 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[20]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 3.058 ns                ;
; 17.467 ns                               ; 197.39 MHz ( period = 5.066 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[21]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 3.058 ns                ;
; 17.467 ns                               ; 197.39 MHz ( period = 5.066 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[19]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 3.058 ns                ;
; 17.467 ns                               ; 197.39 MHz ( period = 5.066 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[18]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 3.058 ns                ;
; 17.467 ns                               ; 197.39 MHz ( period = 5.066 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[17]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 3.058 ns                ;
; 17.467 ns                               ; 197.39 MHz ( period = 5.066 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[16]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 3.058 ns                ;
; 17.467 ns                               ; 197.39 MHz ( period = 5.066 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[10]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 3.058 ns                ;
; 17.467 ns                               ; 197.39 MHz ( period = 5.066 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[7]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 3.058 ns                ;
; 17.467 ns                               ; 197.39 MHz ( period = 5.066 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[9]                                                                                                                                     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 3.058 ns                ;
; 17.467 ns                               ; 197.39 MHz ( period = 5.066 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[13]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.525 ns                 ; 3.058 ns                ;
; 17.524 ns                               ; 201.94 MHz ( period = 4.952 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[106]                                                                                                                                   ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.513 ns                 ; 2.989 ns                ;
; 17.524 ns                               ; 201.94 MHz ( period = 4.952 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[97]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.513 ns                 ; 2.989 ns                ;
; 17.524 ns                               ; 201.94 MHz ( period = 4.952 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[98]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.513 ns                 ; 2.989 ns                ;
; 17.524 ns                               ; 201.94 MHz ( period = 4.952 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[91]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.513 ns                 ; 2.989 ns                ;
; 17.524 ns                               ; 201.94 MHz ( period = 4.952 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[90]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.513 ns                 ; 2.989 ns                ;
; 17.524 ns                               ; 201.94 MHz ( period = 4.952 ns )                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state   ; Rx_MAC:Rx_MAC_inst|PHY_output[89]                                                                                                                                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 20.000 ns                   ; 20.513 ns                 ; 2.989 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                     ;                                                                                                                                                                      ;              ;              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                 ; To                                                                                                                                                                   ; From Clock                                                                                    ; To Clock                                                                                      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.533 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd1[4]                                                                                                                        ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4~porta_datain_reg0                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.430 ns                   ; 0.963 ns                 ;
; 0.541 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd1[9]                                                                                                                        ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1~porta_datain_reg0                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.424 ns                   ; 0.965 ns                 ;
; 0.553 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd1[3]                                                                                                                        ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3~porta_datain_reg0                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.430 ns                   ; 0.983 ns                 ;
; 0.559 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd1[11]                                                                                                                       ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a3~porta_datain_reg0                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.430 ns                   ; 0.989 ns                 ;
; 0.600 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|wrptr_g[0]                                                  ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5~porta_address_reg0                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.443 ns                   ; 1.043 ns                 ;
; 0.625 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|wrptr_g[6]                                         ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a2~porta_address_reg0          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.427 ns                   ; 1.052 ns                 ;
; 0.636 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|wrptr_g[1]                                                  ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a5~porta_address_reg0                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.443 ns                   ; 1.079 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED11|LED                                                                                                                            ; Led_flash:Flash_LED11|LED                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; CC_address[1]                                                                                                                                        ; CC_address[1]                                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; CC_address[0]                                                                                                                                        ; CC_address[0]                                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; CC_address[2]                                                                                                                                        ; CC_address[2]                                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[0]                                                                                                                             ; debounce:de_dot|count[0]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[1]                                                                                                                             ; debounce:de_dot|count[1]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[2]                                                                                                                             ; debounce:de_dot|count[2]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[3]                                                                                                                             ; debounce:de_dot|count[3]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[4]                                                                                                                             ; debounce:de_dot|count[4]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[5]                                                                                                                             ; debounce:de_dot|count[5]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[6]                                                                                                                             ; debounce:de_dot|count[6]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[7]                                                                                                                             ; debounce:de_dot|count[7]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[8]                                                                                                                             ; debounce:de_dot|count[8]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[9]                                                                                                                             ; debounce:de_dot|count[9]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[10]                                                                                                                            ; debounce:de_dot|count[10]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[11]                                                                                                                            ; debounce:de_dot|count[11]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[12]                                                                                                                            ; debounce:de_dot|count[12]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[13]                                                                                                                            ; debounce:de_dot|count[13]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[14]                                                                                                                            ; debounce:de_dot|count[14]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[15]                                                                                                                            ; debounce:de_dot|count[15]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[16]                                                                                                                            ; debounce:de_dot|count[16]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[17]                                                                                                                            ; debounce:de_dot|count[17]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|count[18]                                                                                                                            ; debounce:de_dot|count[18]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dot|clean_pb                                                                                                                             ; debounce:de_dot|clean_pb                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[0]                                                                                                                            ; debounce:de_dash|count[0]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[0]                                                                                                                             ; debounce:de_PTT|count[0]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[1]                                                                                                                            ; debounce:de_dash|count[1]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[1]                                                                                                                             ; debounce:de_PTT|count[1]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[2]                                                                                                                            ; debounce:de_dash|count[2]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[2]                                                                                                                             ; debounce:de_PTT|count[2]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[3]                                                                                                                            ; debounce:de_dash|count[3]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[3]                                                                                                                             ; debounce:de_PTT|count[3]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[4]                                                                                                                            ; debounce:de_dash|count[4]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[4]                                                                                                                             ; debounce:de_PTT|count[4]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[5]                                                                                                                            ; debounce:de_dash|count[5]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[5]                                                                                                                             ; debounce:de_PTT|count[5]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[6]                                                                                                                            ; debounce:de_dash|count[6]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[6]                                                                                                                             ; debounce:de_PTT|count[6]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[7]                                                                                                                            ; debounce:de_dash|count[7]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[7]                                                                                                                             ; debounce:de_PTT|count[7]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[8]                                                                                                                            ; debounce:de_dash|count[8]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[8]                                                                                                                             ; debounce:de_PTT|count[8]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[9]                                                                                                                            ; debounce:de_dash|count[9]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[9]                                                                                                                             ; debounce:de_PTT|count[9]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver2|TB_state.TB_DB                                                                                                                      ; NWire_rcv:m_ver2|TB_state.TB_DB                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[10]                                                                                                                           ; debounce:de_dash|count[10]                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[10]                                                                                                                            ; debounce:de_PTT|count[10]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver2|TB_state.TB_SYNC                                                                                                                    ; NWire_rcv:m_ver2|TB_state.TB_SYNC                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[11]                                                                                                                           ; debounce:de_dash|count[11]                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ser|TB_state.TB_DB                                                                                                                       ; NWire_rcv:m_ser|TB_state.TB_DB                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[11]                                                                                                                            ; debounce:de_PTT|count[11]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver2|TB_state.TB_CALC                                                                                                                    ; NWire_rcv:m_ver2|TB_state.TB_CALC                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[12]                                                                                                                           ; debounce:de_dash|count[12]                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver3|TB_state.TB_DB                                                                                                                      ; NWire_rcv:m_ver3|TB_state.TB_DB                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ser|TB_state.TB_SYNC                                                                                                                     ; NWire_rcv:m_ser|TB_state.TB_SYNC                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[12]                                                                                                                            ; debounce:de_PTT|count[12]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver4|TB_state.TB_DB                                                                                                                      ; NWire_rcv:m_ver4|TB_state.TB_DB                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[13]                                                                                                                           ; debounce:de_dash|count[13]                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver3|TB_state.TB_SYNC                                                                                                                    ; NWire_rcv:m_ver3|TB_state.TB_SYNC                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ser|TB_state.TB_CALC                                                                                                                     ; NWire_rcv:m_ser|TB_state.TB_CALC                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[13]                                                                                                                            ; debounce:de_PTT|count[13]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver4|TB_state.TB_SYNC                                                                                                                    ; NWire_rcv:m_ver4|TB_state.TB_SYNC                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver2|TB_state.TB_NEXT                                                                                                                    ; NWire_rcv:m_ver2|TB_state.TB_NEXT                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[14]                                                                                                                           ; debounce:de_dash|count[14]                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver3|TB_state.TB_CALC                                                                                                                    ; NWire_rcv:m_ver3|TB_state.TB_CALC                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:p_ser|TB_state.TB_DB                                                                                                                       ; NWire_rcv:p_ser|TB_state.TB_DB                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[14]                                                                                                                            ; debounce:de_PTT|count[14]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver4|TB_state.TB_CALC                                                                                                                    ; NWire_rcv:m_ver4|TB_state.TB_CALC                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[15]                                                                                                                           ; debounce:de_dash|count[15]                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:p_ser|TB_state.TB_SYNC                                                                                                                     ; NWire_rcv:p_ser|TB_state.TB_SYNC                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ser|TB_state.TB_NEXT                                                                                                                     ; NWire_rcv:m_ser|TB_state.TB_NEXT                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[15]                                                                                                                            ; debounce:de_PTT|count[15]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[16]                                                                                                                           ; debounce:de_dash|count[16]                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver3|TB_state.TB_NEXT                                                                                                                    ; NWire_rcv:m_ver3|TB_state.TB_NEXT                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:p_ser|TB_state.TB_CALC                                                                                                                     ; NWire_rcv:p_ser|TB_state.TB_CALC                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[16]                                                                                                                            ; debounce:de_PTT|count[16]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:m_ver4|TB_state.TB_NEXT                                                                                                                    ; NWire_rcv:m_ver4|TB_state.TB_NEXT                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[17]                                                                                                                           ; debounce:de_dash|count[17]                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[17]                                                                                                                            ; debounce:de_PTT|count[17]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:p_ser|TB_state.TB_NEXT                                                                                                                     ; NWire_rcv:p_ser|TB_state.TB_NEXT                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|count[18]                                                                                                                           ; debounce:de_dash|count[18]                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|count[18]                                                                                                                            ; debounce:de_PTT|count[18]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_dash|clean_pb                                                                                                                            ; debounce:de_dash|clean_pb                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; debounce:de_PTT|clean_pb                                                                                                                             ; debounce:de_PTT|clean_pb                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED10|LED                                                                                                                            ; Led_flash:Flash_LED10|LED                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED9|LED                                                                                                                             ; Led_flash:Flash_LED9|LED                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED8|LED                                                                                                                             ; Led_flash:Flash_LED8|LED                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED7|LED                                                                                                                             ; Led_flash:Flash_LED7|LED                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED5|LED                                                                                                                             ; Led_flash:Flash_LED5|LED                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED4|LED                                                                                                                             ; Led_flash:Flash_LED4|LED                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED3|LED                                                                                                                             ; Led_flash:Flash_LED3|LED                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_flash:Flash_LED1|LED                                                                                                                             ; Led_flash:Flash_LED1|LED                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:CCxmit|NW_state.NW_IDLE                                                                                                                   ; NWire_xmit:CCxmit|NW_state.NW_IDLE                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:CCxmit|dly_cnt[24]                                                                                                                        ; NWire_xmit:CCxmit|dly_cnt[24]                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:CCxmit|NW_state.NW_LOW                                                                                                                    ; NWire_xmit:CCxmit|NW_state.NW_LOW                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q23                                                                                                               ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q23                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:CCxmit|iack                                                                                                                               ; NWire_xmit:CCxmit|iack                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q4                                                                                                                ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q4                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_PWM_state.PWM_WAIT                                                                                                                                ; IF_PWM_state.PWM_WAIT                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_PWM_state.PWM_IDLE                                                                                                                                ; IF_PWM_state.PWM_IDLE                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a13    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a13                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a12    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a12                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_SYNC_state.SYNC_IDLE                                                                                                                              ; IF_SYNC_state.SYNC_IDLE                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_SYNC_state.SYNC_FINISH                                                                                                                            ; IF_SYNC_state.SYNC_FINISH                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a0     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a0                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_SYNC_state.SYNC_RX_1_2                                                                                                                            ; IF_SYNC_state.SYNC_RX_1_2                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a11    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a11                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a10    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a10                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a9     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a9                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a8     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a8                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a7     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a7                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a6     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a6                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a5     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a5                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a4     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a4                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a3     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a3                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a2     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a2                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a1     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a1                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_SYNC_state.SYNC_START                                                                                                                             ; IF_SYNC_state.SYNC_START                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo_ctrl:TXFC|IF_chan[0]                                                                                                                         ; Tx_fifo_ctrl:TXFC|IF_chan[0]                                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; IF_SYNC_state.SYNC_RX_3_4                                                                                                                            ; IF_SYNC_state.SYNC_RX_3_4                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2             ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a10            ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a10                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7             ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5             ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6             ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4             ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0             ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                                                                        ; Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_IDLE                                                                                                                   ; Tx_fifo_ctrl:TXFC|AD_state.AD_IDLE                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3             ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1             ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a8                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a8                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a2                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a2                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a7                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a7                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a4                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a4                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a10                     ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a10                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a0                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a0                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8             ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_WAIT                                                                                                                   ; Tx_fifo_ctrl:TXFC|AD_state.AD_WAIT                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a5                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a5                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a9                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a9                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a6                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a6                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a3                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a3                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; sp_rcv_ctrl:SPC|state                                                                                                                                ; sp_rcv_ctrl:SPC|state                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a9             ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a9                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a11                     ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a11                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a12                     ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a12                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a1                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_sjc:wrptr_g1p|counter8a1                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.658 ns                                ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_067:rdptr_g1p|counter5a10    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|altsyncram_tj31:fifo_ram|ram_block11a10~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; 0.351 ns                   ; 1.009 ns                 ;
; 0.706 ns                                ; NWire_xmit:CCxmit|id[82]                                                                                                                             ; NWire_xmit:CCxmit|id[81]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_xmit:CCxmit|id[63]                                                                                                                             ; NWire_xmit:CCxmit|id[62]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_xmit:CCxmit|id[29]                                                                                                                             ; NWire_xmit:CCxmit|id[28]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_xmit:CCxmit|id[6]                                                                                                                              ; NWire_xmit:CCxmit|id[5]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd0[7]                                                                                                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd1[7]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[6]                                                                                                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[6]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[14]                                                                                                                       ; NWire_rcv:SPD|DIFF_CLK.xd1[14]                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; debounce:de_PTT|pb_history[1]                                                                                                                        ; debounce:de_PTT|pb_history[2]                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.707 ns                                ; NWire_xmit:CCxmit|id[76]                                                                                                                             ; NWire_xmit:CCxmit|id[75]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:CCxmit|id[49]                                                                                                                             ; NWire_xmit:CCxmit|id[48]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; IF_mode                                                                                                                                              ; NWire_xmit:CCxmit|id[33]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:CCxmit|id[25]                                                                                                                             ; NWire_xmit:CCxmit|id[24]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:CCxmit|id[12]                                                                                                                             ; NWire_xmit:CCxmit|id[11]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:CCxmit|id[10]                                                                                                                             ; NWire_xmit:CCxmit|id[9]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[3]                                                                                                                        ; NWire_rcv:SPD|DIFF_CLK.xd1[3]                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[2]                                                                                                                        ; NWire_rcv:SPD|DIFF_CLK.xd1[2]                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd0[6]                                                                                                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd1[6]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; debounce:de_dot|pb_history[1]                                                                                                                        ; debounce:de_dot|pb_history[2]                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:m_ver2|rdata[8]                                                                                                                            ; NWire_rcv:m_ver2|rdata[7]                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:p_ser|rdata[0]                                                                                                                             ; NWire_rcv:p_ser|idata[0]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[16]                                                                                                               ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[16]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; debounce:de_dash|pb_history[1]                                                                                                                       ; debounce:de_dash|pb_history[2]                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[29]                                                                                                               ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[29]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_5f9:dffpipe16|dffe17a[5] ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_5f9:dffpipe16|dffe18a[5]                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_5f9:dffpipe16|dffe17a[6] ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_2md:ws_dgrp|dffpipe_5f9:dffpipe16|dffe18a[6]                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; NWire_xmit:CCxmit|id[73]                                                                                                                             ; NWire_xmit:CCxmit|id[72]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:CCxmit|id[58]                                                                                                                             ; NWire_xmit:CCxmit|id[57]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:CCxmit|id[51]                                                                                                                             ; NWire_xmit:CCxmit|id[50]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:CCxmit|id[48]                                                                                                                             ; NWire_xmit:CCxmit|id[47]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; IF_OC[2]                                                                                                                                             ; NWire_xmit:CCxmit|id[36]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; IF_OC[0]                                                                                                                                             ; NWire_xmit:CCxmit|id[34]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:CCxmit|id[26]                                                                                                                             ; NWire_xmit:CCxmit|id[25]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; IF_Alex[8]                                                                                                                                           ; NWire_xmit:CCxmit|id[16]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:CCxmit|id[15]                                                                                                                             ; NWire_xmit:CCxmit|id[14]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; IF_Alex[5]                                                                                                                                           ; NWire_xmit:CCxmit|id[13]                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; FIFO:RXF|mem_0_bypass[30]                                                                                                                            ; FIFO:RXF|q[5]                                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[11]                                                                                                                       ; NWire_rcv:SPD|DIFF_CLK.xd1[11]                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[27]                                                                                                               ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[27]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[47]                                                                                                               ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[47]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[6]                                                                                                                        ; NWire_rcv:SPD|DIFF_CLK.xd1[6]                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd0[1]                                                                                                                ; NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd1[1]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[45]                                                                                                               ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[45]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[12]                                                                                                               ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[12]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd0[36]                                                                                                               ; NWire_rcv:MDC[2].M_IQ|DIFF_CLK.xd1[36]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                  ;                                                                                                                                                                      ;                                                                                               ;                                                                                               ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                                                                     ; To                                                                                                                                                                                                                                                     ; From Clock                                                                                    ; To Clock                                                                                      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                                                                                                                                                     ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                                                       ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[0]                                                                                                                                                                                              ; ASMI_interface:ASMI_int_inst|reset_delay[0]                                                                                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED1|swap[0]                                                                                                                                                                                                         ; Led_control:Control_LED1|swap[0]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                                         ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED1|LED                                                                                                                                                                                                             ; Led_control:Control_LED1|LED                                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED0|swap[0]                                                                                                                                                                                                         ; Led_control:Control_LED0|swap[0]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                         ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Led_control:Control_LED0|LED                                                                                                                                                                                                             ; Led_control:Control_LED0|LED                                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_full                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|b_full                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                                                                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|erase_ACK                                                                                                                                                                                                   ; ASMI_interface:ASMI_int_inst|erase_ACK                                                                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|rdreq                                                                                                                                                                                                       ; ASMI_interface:ASMI_int_inst|rdreq                                                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                                                                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|erase_done                                                                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|erase_done                                                                                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|send_more                                                                                                                                                                                                   ; ASMI_interface:ASMI_int_inst|send_more                                                                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|state[2]                                                                                                                                                                                                    ; ASMI_interface:ASMI_int_inst|state[2]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|state[3]                                                                                                                                                                                                    ; ASMI_interface:ASMI_int_inst|state[3]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|state[1]                                                                                                                                                                                                    ; ASMI_interface:ASMI_int_inst|state[1]                                                                                                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|shift_bytes                                                                                                                                                                                                 ; ASMI_interface:ASMI_int_inst|shift_bytes                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg                                                                                                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|sector_erase                                                                                                                                                                                                ; ASMI_interface:ASMI_int_inst|sector_erase                                                                                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|write_enable                                                                                                                                                                                                ; ASMI_interface:ASMI_int_inst|write_enable                                                                                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                         ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                         ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                         ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|write                                                                                                                                                                                                       ; ASMI_interface:ASMI_int_inst|write                                                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_prot_reg                                                                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_prot_reg                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_pgwrop_reg                                                                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_pgwrop_reg                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                                                                                      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.647 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.342 ns                   ; 0.989 ns                 ;
; 0.652 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.342 ns                   ; 0.994 ns                 ;
; 0.666 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.340 ns                   ; 1.006 ns                 ;
; 0.706 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[1]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[2]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[22]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[23]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.707 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[3]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[4]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[3]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[4]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[21]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[22]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[2]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[2]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[1]                                                                                                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[2]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[15]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[16]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[0]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[1]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[0]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[0]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[5]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[5]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[6]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[6]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[8]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[8]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[2]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[3]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[5]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[6]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[3]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[3]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[4]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[4]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.710 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[5]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[6]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[6]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[7]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.720 ns                                ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                         ; Led_control:Control_LED0|period[11]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.720 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|parity1                                                            ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.721 ns                                ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                         ; Led_control:Control_LED0|period[7]                                                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.721 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[2]                                                                                                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[3]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.721 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[8]                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[8]                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.721 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[3]                                                                                                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[4]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.722 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|parity1                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.722 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|parity1                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.724 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|parity1                                                            ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[0]                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.675 ns                 ;
; 0.730 ns                                ; ASMI_interface:ASMI_int_inst|byte_count[8]                                                                                                                                                                                               ; ASMI_interface:ASMI_int_inst|byte_count[8]                                                                                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.681 ns                 ;
; 0.731 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                                                                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.682 ns                 ;
; 0.732 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|cntr_7n7:count_usedw|counter_reg_bit[8] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|a_fefifo_48e:fifo_state|cntr_7n7:count_usedw|counter_reg_bit[8]               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a10                                                                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[10]                                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.733 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[17]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[18]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[18]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[19]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.734 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[8]                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[8]                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[8]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[8]                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.735 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|parity1                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.739 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1                                                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.690 ns                 ;
; 0.741 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a9                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[9]                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.692 ns                 ;
; 0.743 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                                                                                                          ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.694 ns                 ;
; 0.744 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                                                                                                          ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.695 ns                 ;
; 0.745 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[6]                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.696 ns                 ;
; 0.746 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.697 ns                 ;
; 0.759 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[10]                                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.710 ns                 ;
; 0.759 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[10]                                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[9]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.710 ns                 ;
; 0.759 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr|cntr_kqi:auto_generated|counter_reg_bit[8]                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_data_cntr|cntr_kqi:auto_generated|counter_reg_bit[8]                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.710 ns                 ;
; 0.760 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.711 ns                 ;
; 0.764 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[7]                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.715 ns                 ;
; 0.768 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                         ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.719 ns                 ;
; 0.769 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                         ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.720 ns                 ;
; 0.769 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[0]                                                         ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.720 ns                 ;
; 0.786 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.737 ns                 ;
; 0.803 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|counter2a[1]                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_bfg:auto_generated|parity1                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.754 ns                 ;
; 0.845 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[7]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.425 ns                   ; 1.270 ns                 ;
; 0.864 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[2]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[3]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.815 ns                 ;
; 0.865 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[0]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[1]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.816 ns                 ;
; 0.866 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[1]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[2]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.866 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[11]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[12]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.866 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[14]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[15]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.866 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|counter2a[2]                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_cfg:auto_generated|parity1                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.867 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[10]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[11]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.818 ns                 ;
; 0.874 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[3]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.425 ns                   ; 1.299 ns                 ;
; 0.876 ns                                ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                                         ; Led_control:Control_LED1|period[11]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.827 ns                 ;
; 0.879 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[1]                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|buf_empty_reg                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.830 ns                 ;
; 0.880 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[16]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[17]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.831 ns                 ;
; 0.886 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[8]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.425 ns                   ; 1.311 ns                 ;
; 0.886 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[5]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.425 ns                   ; 1.311 ns                 ;
; 0.889 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg                                                                                                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg2                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.840 ns                 ;
; 0.890 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[7]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[7]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.841 ns                 ;
; 0.893 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_write_reg2                                                                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_addmsb_reg                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.844 ns                 ;
; 0.896 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[6]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.425 ns                   ; 1.321 ns                 ;
; 0.898 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[0]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.425 ns                   ; 1.323 ns                 ;
; 0.901 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe13a[1]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[1]                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.048 ns                  ; 0.853 ns                 ;
; 0.901 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0]                                                                                                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[1]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.852 ns                 ;
; 0.902 ns                                ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                                         ; Led_control:Control_LED1|period[7]                                                                                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.853 ns                 ;
; 0.907 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[0]                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.344 ns                   ; 1.251 ns                 ;
; 0.912 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_1f9:dffpipe12|dffe14a[3]                                                                                                  ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.047 ns                  ; 0.865 ns                 ;
; 0.920 ns                                ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                                                       ; Tx_MAC:Tx_MAC_inst|sync_TD[3]                                                                                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.871 ns                 ;
; 0.921 ns                                ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                                                       ; Tx_MAC:Tx_MAC_inst|sync_TD[2]                                                                                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.872 ns                 ;
; 0.921 ns                                ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                                                       ; Tx_MAC:Tx_MAC_inst|sync_TD[1]                                                                                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.872 ns                 ;
; 0.921 ns                                ; PHY_count[4]                                                                                                                                                                                                                             ; PHY_count[0]                                                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.872 ns                 ;
; 0.928 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[2]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~porta_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.425 ns                   ; 1.353 ns                 ;
; 0.932 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.883 ns                 ;
; 0.934 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.885 ns                 ;
; 0.939 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.890 ns                 ;
; 0.954 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[4]                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.905 ns                 ;
; 0.958 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[3]                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.344 ns                   ; 1.302 ns                 ;
; 0.962 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[8]                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.913 ns                 ;
; 0.977 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[2]                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|dpram_flt:FIFOram|altsyncram_jvj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.344 ns                   ; 1.321 ns                 ;
; 0.985 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.340 ns                   ; 1.325 ns                 ;
; 1.012 ns                                ; Led_control:Control_LED1|swap[0]                                                                                                                                                                                                         ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.963 ns                 ;
; 1.015 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.340 ns                   ; 1.355 ns                 ;
; 1.016 ns                                ; Led_control:Control_LED0|swap[0]                                                                                                                                                                                                         ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.967 ns                 ;
; 1.021 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|altsyncram_7i31:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.340 ns                   ; 1.361 ns                 ;
; 1.034 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[4]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[5]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.985 ns                 ;
; 1.044 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|parity1                                                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_cfg:auto_generated|counter2a[1]                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.995 ns                 ;
; 1.048 ns                                ; PHY_count[4]                                                                                                                                                                                                                             ; PHY_count[2]                                                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 0.999 ns                 ;
; 1.050 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[13]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[14]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.001 ns                 ;
; 1.051 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[8]                                                                                                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[9]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.002 ns                 ;
; 1.051 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|rdptr_g[0]                                                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.002 ns                 ;
; 1.052 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[9]                                                                                                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[10]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.003 ns                 ;
; 1.052 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[12]                                                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[13]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.003 ns                 ;
; 1.058 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[9]                                                                                                                                                                                              ; ASMI_interface:ASMI_int_inst|reset_delay[9]                                                                                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.009 ns                 ;
; 1.059 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[15]                                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|reset_delay[15]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[13]                                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|reset_delay[13]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; Led_control:Control_LED1|counter[0]                                                                                                                                                                                                      ; Led_control:Control_LED1|counter[0]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; Led_control:Control_LED1|counter[4]                                                                                                                                                                                                      ; Led_control:Control_LED1|counter[4]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; Led_control:Control_LED0|counter[4]                                                                                                                                                                                                      ; Led_control:Control_LED0|counter[4]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[6]                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[6]                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.060 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[21]                                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|reset_delay[21]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[17]                                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|reset_delay[17]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; Led_control:Control_LED1|counter[16]                                                                                                                                                                                                     ; Led_control:Control_LED1|counter[16]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; ASMI_interface:ASMI_int_inst|byte_count[0]                                                                                                                                                                                               ; ASMI_interface:ASMI_int_inst|byte_count[0]                                                                                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.060 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[2]                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[2]                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.061 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[11]                                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|reset_delay[11]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.061 ns                                ; Led_control:Control_LED0|counter[0]                                                                                                                                                                                                      ; Led_control:Control_LED0|counter[0]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.061 ns                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                                                                                                       ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.061 ns                                ; ASMI_interface:ASMI_int_inst|byte_count[6]                                                                                                                                                                                               ; ASMI_interface:ASMI_int_inst|byte_count[6]                                                                                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.061 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[4]                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[4]                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.062 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[5]                                                                                                                                                                                              ; ASMI_interface:ASMI_int_inst|reset_delay[5]                                                                                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; Led_control:Control_LED1|counter[6]                                                                                                                                                                                                      ; Led_control:Control_LED1|counter[6]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; Led_control:Control_LED0|counter[6]                                                                                                                                                                                                      ; Led_control:Control_LED0|counter[6]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.062 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[4]                                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[5]                                                                                                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.063 ns                                ; ASMI_interface:ASMI_int_inst|byte_count[4]                                                                                                                                                                                               ; ASMI_interface:ASMI_int_inst|byte_count[4]                                                                                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.014 ns                 ;
; 1.065 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[23]                                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|reset_delay[23]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.016 ns                 ;
; 1.065 ns                                ; Led_control:Control_LED1|counter[22]                                                                                                                                                                                                     ; Led_control:Control_LED1|counter[22]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.016 ns                 ;
; 1.070 ns                                ; ASMI_interface:ASMI_int_inst|address[16]                                                                                                                                                                                                 ; ASMI_interface:ASMI_int_inst|address[16]                                                                                                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.070 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[0]                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|lpm_counter:pgwr_read_cntr|cntr_kqi:auto_generated|counter_reg_bit[0]                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.071 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[14]                                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|reset_delay[14]                                                                                                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.071 ns                                ; Led_control:Control_LED0|counter[12]                                                                                                                                                                                                     ; Led_control:Control_LED0|counter[12]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.071 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[0]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:wr_ptr|counter_reg_bit[0]                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.022 ns                 ;
; 1.072 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[3]                                                                                                                                                                                              ; ASMI_interface:ASMI_int_inst|reset_delay[3]                                                                                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; Led_control:Control_LED1|counter[2]                                                                                                                                                                                                      ; Led_control:Control_LED1|counter[2]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; Led_control:Control_LED1|counter[14]                                                                                                                                                                                                     ; Led_control:Control_LED1|counter[14]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; Led_control:Control_LED1|counter[10]                                                                                                                                                                                                     ; Led_control:Control_LED1|counter[10]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; Led_control:Control_LED0|counter[8]                                                                                                                                                                                                      ; Led_control:Control_LED0|counter[8]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; Led_control:Control_LED0|counter[2]                                                                                                                                                                                                      ; Led_control:Control_LED0|counter[2]                                                                                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; Led_control:Control_LED0|counter[14]                                                                                                                                                                                                     ; Led_control:Control_LED0|counter[14]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; Led_control:Control_LED0|counter[10]                                                                                                                                                                                                     ; Led_control:Control_LED0|counter[10]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.072 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[0]                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[0]                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.023 ns                 ;
; 1.073 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[6]                                                                                                                                                                                              ; ASMI_interface:ASMI_int_inst|reset_delay[6]                                                                                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; ASMI_interface:ASMI_int_inst|reset_delay[7]                                                                                                                                                                                              ; ASMI_interface:ASMI_int_inst|reset_delay[7]                                                                                                                                                                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; Led_control:Control_LED0|counter[16]                                                                                                                                                                                                     ; Led_control:Control_LED0|counter[16]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[2]                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_6ul:auto_generated|a_dpfifo_1as:dpfifo|cntr_rmb:rd_ptr_count|counter_reg_bit[2]                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.073 ns                                ; ASMI_interface:ASMI_int_inst|page[2]                                                                                                                                                                                                     ; ASMI_interface:ASMI_int_inst|page[2]                                                                                                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                                                                      ;                                                                                                                                                                                                                                                        ;                                                                                               ;                                                                                               ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                           ; To                                                                                                                                                             ; From Clock                                                                                    ; To Clock                                                                                      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|end_point[1]                                                                                                                                ; Tx_MAC:Tx_MAC_inst|end_point[1]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|end_point[2]                                                                                                                                ; Tx_MAC:Tx_MAC_inst|end_point[2]                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; read_MAC                                                                                                                                                       ; read_MAC                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; read_IP                                                                                                                                                        ; read_IP                                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|sp_fifo_rdreq                                                                                                                               ; Tx_MAC:Tx_MAC_inst|sp_fifo_rdreq                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[12]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[12]                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[9]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[9]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[11]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[11]                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[10]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[10]                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[9]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[9]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|Tx_fifo_rdreq                                                                                                                               ; Tx_MAC:Tx_MAC_inst|Tx_fifo_rdreq                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[10]                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[10]                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; write_PHY                                                                                                                                                      ; write_PHY                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; use_IPIPA                                                                                                                                                      ; use_IPIPA                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[0]                                                                                                                                                       ; delay[0]                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[10]                                                                                                                                                      ; delay[10]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[11]                                                                                                                                                      ; delay[11]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[5]                                                                                                                                                       ; delay[5]                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[15]                                                                                                                                                      ; delay[15]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[12]                                                                                                                                                      ; delay[12]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[13]                                                                                                                                                      ; delay[13]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_retries[0]                                                                                                                                                ; DHCP_retries[0]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_retries[1]                                                                                                                                                ; DHCP_retries[1]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.PING1                                                                                                                              ; Tx_MAC:Tx_MAC_inst|state_Tx.PING1                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.METIS_DISCOVERY                                                                                                                    ; Tx_MAC:Tx_MAC_inst|state_Tx.METIS_DISCOVERY                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[17]                                                                                                                                                      ; delay[17]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[19]                                                                                                                                                      ; delay[19]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[18]                                                                                                                                                      ; delay[18]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[21]                                                                                                                                                      ; delay[21]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[23]                                                                                                                                                      ; delay[23]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; delay[20]                                                                                                                                                      ; delay[20]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_DISCOVER                                                                                                                      ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_DISCOVER                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.UDP                                                                                                                                ; Tx_MAC:Tx_MAC_inst|state_Tx.UDP                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM                                                                                                                           ; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_REQUEST_RENEW                                                                                                                 ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_REQUEST_RENEW                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; read_PHY                                                                                                                                                       ; read_PHY                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP:DHCP_inst|time_out                                                                                                                                        ; DHCP:DHCP_inst|time_out                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.ARP                                                                                                                                ; Tx_MAC:Tx_MAC_inst|state_Tx.ARP                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.PING2                                                                                                                              ; Tx_MAC:Tx_MAC_inst|state_Tx.PING2                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Assigned_IP_valid                                                                                                                                              ; Assigned_IP_valid                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; renew[2]                                                                                                                                                       ; renew[2]                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP:DHCP_inst|DHCP_state.0001                                                                                                                                 ; DHCP:DHCP_inst|DHCP_state.0001                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|ARP_sent                                                                                                                                    ; Tx_MAC:Tx_MAC_inst|ARP_sent                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|ping_sent                                                                                                                                   ; Tx_MAC:Tx_MAC_inst|ping_sent                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; second_time                                                                                                                                                    ; second_time                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP:DHCP_inst|DHCP_state.0011                                                                                                                                 ; DHCP:DHCP_inst|DHCP_state.0011                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; start_up[2]                                                                                                                                                    ; start_up[2]                                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.CRC                                                                                                                                ; Tx_MAC:Tx_MAC_inst|state_Tx.CRC                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_start                                                                                                                                                     ; DHCP_start                                                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_discover_broadcast                                                                                                                                        ; DHCP_discover_broadcast                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP:DHCP_inst|DHCP_request                                                                                                                                    ; DHCP:DHCP_inst|DHCP_request                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; DHCP_request_renew                                                                                                                                             ; DHCP_request_renew                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; reset                                                                                                                                                          ; reset                                                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.RESET                                                                                                                              ; Tx_MAC:Tx_MAC_inst|state_Tx.RESET                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.672 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a2~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.344 ns                   ; 1.016 ns                 ;
; 0.694 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.347 ns                   ; 1.041 ns                 ;
; 0.707 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a3                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[2]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[2]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[4]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[4]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[2]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[2]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[6]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[3]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[3]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[7]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[7]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[10] ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[3]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[3]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.710 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[5]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[5]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[8]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[8]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.720 ns                                ; renew_counter[51]                                                                                                                                              ; renew_counter[51]                                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.671 ns                 ;
; 0.732 ns                                ; renew_timer[24]                                                                                                                                                ; renew_timer[24]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; delay[24]                                                                                                                                                      ; delay[24]                                                                                                                                                      ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; DHCP:DHCP_inst|time_count[24]                                                                                                                                  ; DHCP:DHCP_inst|time_count[24]                                                                                                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.733 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[9]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[1]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; DHCP_retries[1]                                                                                                                                                ; DHCP_retries[0]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; DHCP_retries[0]                                                                                                                                                ; DHCP_retries[1]                                                                                                                                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.734 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[17]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[9]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[12]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[4]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[8]                                                            ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_te9:rs_brp|dffe14a[8]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; Tx_MAC:Tx_MAC_inst|zero_count[8]                                                                                                                               ; Tx_MAC:Tx_MAC_inst|zero_count[8]                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.735 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[31]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[23]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[15]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[7]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[10]          ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:rs_bwp|dffe12a[10]                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.736 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[14]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[6]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.744 ns                                ; Tx_MAC:Tx_MAC_inst|ck_count[7]                                                                                                                                 ; Tx_MAC:Tx_MAC_inst|ck_count[7]                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.695 ns                 ;
; 0.745 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[10]                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.696 ns                 ;
; 0.748 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[12]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a3                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.699 ns                 ;
; 0.748 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.699 ns                 ;
; 0.748 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[8]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:rs_bwp|dffe12a[7]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.699 ns                 ;
; 0.750 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[3]                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.701 ns                 ;
; 0.753 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                                   ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.704 ns                 ;
; 0.756 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[9]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.707 ns                 ;
; 0.756 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[2]                                                            ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_te9:rs_brp|dffe14a[1]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.707 ns                 ;
; 0.758 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[9]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[10]                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.709 ns                 ;
; 0.758 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[11]                                                           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_te9:rs_brp|dffe14a[12]                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.709 ns                 ;
; 0.758 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[11]                                                           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_te9:rs_brp|dffe14a[11]                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.709 ns                 ;
; 0.759 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[9]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.710 ns                 ;
; 0.760 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[2]                                                            ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_te9:rs_brp|dffe14a[2]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.711 ns                 ;
; 0.760 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.711 ns                 ;
; 0.761 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[2]                                                            ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_te9:rs_brp|dffe14a[3]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.712 ns                 ;
; 0.761 ns                                ; Tx_MAC:Tx_MAC_inst|data_count[10]                                                                                                                              ; Tx_MAC:Tx_MAC_inst|data_count[10]                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.712 ns                 ;
; 0.762 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.713 ns                 ;
; 0.762 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.UDP                                                                                                                                ; Tx_MAC:Tx_MAC_inst|Tx_fifo_rdreq                                                                                                                               ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.713 ns                 ;
; 0.763 ns                                ; DHCP:DHCP_inst|DHCP_state.0001                                                                                                                                 ; DHCP:DHCP_inst|DHCP_state.0010                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.714 ns                 ;
; 0.765 ns                                ; DHCP:DHCP_inst|DHCP_state.0011                                                                                                                                 ; DHCP:DHCP_inst|DHCP_state.0000                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.716 ns                 ;
; 0.769 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a0                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.720 ns                 ;
; 0.769 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[0]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.720 ns                 ;
; 0.785 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.736 ns                 ;
; 0.785 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[5]                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.736 ns                 ;
; 0.785 ns                                ; DHCP:DHCP_inst|DHCP_state.0000                                                                                                                                 ; DHCP:DHCP_inst|DHCP_discover                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.736 ns                 ;
; 0.787 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[6]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.738 ns                 ;
; 0.787 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[4]                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.738 ns                 ;
; 0.788 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[0]                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.739 ns                 ;
; 0.795 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[5]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[3]                                                                                                                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.746 ns                 ;
; 0.797 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.PING2                                                                                                                              ; Tx_MAC:Tx_MAC_inst|ping_sent                                                                                                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.748 ns                 ;
; 0.805 ns                                ; renew[2]                                                                                                                                                       ; DHCP_discover_broadcast                                                                                                                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.756 ns                 ;
; 0.832 ns                                ; renew[1]                                                                                                                                                       ; renew[2]                                                                                                                                                       ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.783 ns                 ;
; 0.865 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|parity5                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.816 ns                 ;
; 0.869 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.820 ns                 ;
; 0.873 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[6]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[6]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.824 ns                 ;
; 0.882 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[8]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[8]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.833 ns                 ;
; 0.886 ns                                ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[18]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[10]                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.048 ns                  ; 0.838 ns                 ;
; 0.887 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[1]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[1]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.838 ns                 ;
; 0.887 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[5]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[5]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.838 ns                 ;
; 0.887 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[12]          ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[12]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.838 ns                 ;
; 0.888 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[7]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[7]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.839 ns                 ;
; 0.889 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[10]          ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[10]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.840 ns                 ;
; 0.889 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[11]          ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[11]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.840 ns                 ;
; 0.889 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[8]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[8]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.840 ns                 ;
; 0.890 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|cntr_s2e:cntr_b|counter_reg_bit[0]                                    ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_b[0]                                                            ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.841 ns                 ;
; 0.890 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[0]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[0]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.841 ns                 ;
; 0.890 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[9]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[9]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.841 ns                 ;
; 0.891 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[0]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:rs_bwp|dffe12a[0]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.842 ns                 ;
; 0.892 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.340 ns                   ; 1.232 ns                 ;
; 0.893 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[7]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_3f9:rs_bwp|dffe12a[7]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.844 ns                 ;
; 0.895 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[9]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[9]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.846 ns                 ;
; 0.896 ns                                ; Tx_MAC:Tx_MAC_inst|ping_check_temp[6]                                                                                                                          ; Tx_MAC:Tx_MAC_inst|ping_check_sum[6]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.050 ns                  ; 0.846 ns                 ;
; 0.899 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.340 ns                   ; 1.239 ns                 ;
; 0.901 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[10]                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[10]                                                  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.053 ns                  ; 0.848 ns                 ;
; 0.902 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[11]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a2                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.853 ns                 ;
; 0.904 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe14a[9]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|alt_synch_pipe_1md:rs_dgwp|dffpipe_4f9:dffpipe13|dffe15a[9]           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.855 ns                 ;
; 0.905 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[10]                                                           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_te9:rs_brp|dffe14a[11]                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.856 ns                 ;
; 0.906 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[4]                                                            ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_te9:rs_brp|dffe14a[5]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.857 ns                 ;
; 0.907 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[3]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[2]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.048 ns                  ; 0.859 ns                 ;
; 0.908 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[0]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[0]  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.048 ns                  ; 0.860 ns                 ;
; 0.909 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[9]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[9]                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.860 ns                 ;
; 0.910 ns                                ; DHCP:DHCP_inst|DHCP_state.0010                                                                                                                                 ; DHCP:DHCP_inst|DHCP_request                                                                                                                                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.861 ns                 ;
; 0.911 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[3]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[3]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.048 ns                  ; 0.863 ns                 ;
; 0.912 ns                                ; Tx_MAC:Tx_MAC_inst|ping_check_temp[5]                                                                                                                          ; Tx_MAC:Tx_MAC_inst|ping_check_sum[5]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.050 ns                  ; 0.862 ns                 ;
; 0.912 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.863 ns                 ;
; 0.912 ns                                ; DHCP:DHCP_inst|DHCP_state.0010                                                                                                                                 ; DHCP:DHCP_inst|DHCP_state.0011                                                                                                                                 ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.863 ns                 ;
; 0.914 ns                                ; Tx_MAC:Tx_MAC_inst|ping_check_temp[15]                                                                                                                         ; Tx_MAC:Tx_MAC_inst|ping_check_sum[15]                                                                                                                          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.050 ns                  ; 0.864 ns                 ;
; 0.918 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[3]                                                   ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[3]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.869 ns                 ;
; 0.918 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[7]                                                            ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_te9:rs_brp|dffe14a[8]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.869 ns                 ;
; 0.919 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[12]                                                           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_te9:rs_brp|dffe14a[12]                                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.870 ns                 ;
; 0.920 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[7]                                                   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.871 ns                 ;
; 0.922 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|rdptr_g[3]                                                   ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|dffpipe_qe9:rs_brp|dffe12a[4]                                ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.873 ns                 ;
; 0.922 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[5]                                                            ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_te9:rs_brp|dffe14a[6]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.873 ns                 ;
; 0.922 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|rdptr_g[8]                                                            ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|dffpipe_te9:rs_brp|dffe14a[9]                                         ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.873 ns                 ;
; 0.923 ns                                ; Tx_MAC:Tx_MAC_inst|ping_check_temp[1]                                                                                                                          ; Tx_MAC:Tx_MAC_inst|ping_check_sum[1]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.050 ns                  ; 0.873 ns                 ;
; 0.927 ns                                ; Tx_MAC:Tx_MAC_inst|ping_check_temp[7]                                                                                                                          ; Tx_MAC:Tx_MAC_inst|ping_check_sum[7]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.050 ns                  ; 0.877 ns                 ;
; 0.940 ns                                ; Tx_MAC:Tx_MAC_inst|ping_check_temp[0]                                                                                                                          ; Tx_MAC:Tx_MAC_inst|ping_check_sum[0]                                                                                                                           ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.050 ns                  ; 0.890 ns                 ;
; 0.943 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|cntr_s2e:cntr_b|counter_reg_bit[0]                           ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a2~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.344 ns                   ; 1.287 ns                 ;
; 0.949 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                     ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.900 ns                 ;
; 0.951 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity6a1                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.902 ns                 ;
; 0.958 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[9]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.909 ns                 ;
; 0.962 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[7]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.355 ns                   ; 1.317 ns                 ;
; 0.965 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a2~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.344 ns                   ; 1.309 ns                 ;
; 0.977 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[1]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.355 ns                   ; 1.332 ns                 ;
; 0.980 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.355 ns                   ; 1.335 ns                 ;
; 0.989 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[5]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.355 ns                   ; 1.344 ns                 ;
; 0.994 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a2~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.344 ns                   ; 1.338 ns                 ;
; 1.000 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[9]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.355 ns                   ; 1.355 ns                 ;
; 1.011 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.347 ns                   ; 1.358 ns                 ;
; 1.020 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.347 ns                   ; 1.367 ns                 ;
; 1.020 ns                                ; second_time                                                                                                                                                    ; DHCP_request_renew                                                                                                                                             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.971 ns                 ;
; 1.024 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[2]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.355 ns                   ; 1.379 ns                 ;
; 1.025 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[8]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a1~portb_address_reg0             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.355 ns                   ; 1.380 ns                 ;
; 1.026 ns                                ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[3]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|a_graycounter_u57:rdptr_g1p|counter7a[4]                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.977 ns                 ;
; 1.033 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a2~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.344 ns                   ; 1.377 ns                 ;
; 1.036 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a2~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.344 ns                   ; 1.380 ns                 ;
; 1.040 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.347 ns                   ; 1.387 ns                 ;
; 1.041 ns                                ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_a9l1:auto_generated|altsyncram_nj31:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.347 ns                   ; 1.388 ns                 ;
; 1.042 ns                                ; Tx_MAC:Tx_MAC_inst|state_Tx.CRC                                                                                                                                ; Tx_MAC:Tx_MAC_inst|state_Tx.RESET                                                                                                                              ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.049 ns                  ; 0.993 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                            ;                                                                                                                                                                ;                                                                                               ;                                                                                               ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                           ; From Clock                                                                                    ; To Clock                                                                                      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.958 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.909 ns                 ;
; 0.966 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 0.917 ns                 ;
; 1.115 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.066 ns                 ;
; 1.124 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.075 ns                 ;
; 1.181 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.132 ns                 ;
; 1.350 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 1.302 ns                 ;
; 1.389 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.340 ns                 ;
; 1.389 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.340 ns                 ;
; 1.419 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.370 ns                 ;
; 1.530 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.481 ns                 ;
; 1.531 ns                                ; I2C_Master:I2C_Master_inst|SCL_I                    ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.482 ns                 ;
; 1.535 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.486 ns                 ;
; 1.547 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.498 ns                 ;
; 1.550 ns                                ; I2C_Master:I2C_Master_inst|SDA_I                    ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.501 ns                 ;
; 1.550 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.501 ns                 ;
; 1.551 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.502 ns                 ;
; 1.554 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 1.506 ns                 ;
; 1.574 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 1.526 ns                 ;
; 1.689 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.640 ns                 ;
; 1.758 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.709 ns                 ;
; 1.774 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.725 ns                 ;
; 1.776 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.727 ns                 ;
; 1.777 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.728 ns                 ;
; 1.784 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.735 ns                 ;
; 1.787 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.738 ns                 ;
; 1.789 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.740 ns                 ;
; 1.790 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.741 ns                 ;
; 1.839 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.790 ns                 ;
; 1.839 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 1.787 ns                 ;
; 1.851 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.802 ns                 ;
; 1.866 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.045 ns                  ; 1.821 ns                 ;
; 1.890 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.841 ns                 ;
; 1.901 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|SCL_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.044 ns                  ; 1.857 ns                 ;
; 1.923 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 1.873 ns                 ;
; 1.928 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.879 ns                 ;
; 1.928 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.879 ns                 ;
; 1.944 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 1.894 ns                 ;
; 1.945 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 1.895 ns                 ;
; 1.966 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.917 ns                 ;
; 1.966 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.917 ns                 ;
; 2.014 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.965 ns                 ;
; 2.014 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 1.964 ns                 ;
; 2.017 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.968 ns                 ;
; 2.018 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.969 ns                 ;
; 2.018 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.045 ns                  ; 1.973 ns                 ;
; 2.019 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.970 ns                 ;
; 2.020 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.971 ns                 ;
; 2.024 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 1.975 ns                 ;
; 2.033 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.045 ns                  ; 1.988 ns                 ;
; 2.035 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.045 ns                  ; 1.990 ns                 ;
; 2.042 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.045 ns                  ; 1.997 ns                 ;
; 2.051 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.045 ns                  ; 2.006 ns                 ;
; 2.059 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.010 ns                 ;
; 2.096 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.047 ns                 ;
; 2.119 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 2.073 ns                 ;
; 2.121 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 2.075 ns                 ;
; 2.122 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 2.076 ns                 ;
; 2.124 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 2.078 ns                 ;
; 2.139 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 2.089 ns                 ;
; 2.141 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 2.091 ns                 ;
; 2.142 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 2.092 ns                 ;
; 2.144 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 2.094 ns                 ;
; 2.149 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.100 ns                 ;
; 2.154 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.105 ns                 ;
; 2.155 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.106 ns                 ;
; 2.157 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 2.105 ns                 ;
; 2.172 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.123 ns                 ;
; 2.183 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.053 ns                  ; 2.130 ns                 ;
; 2.192 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.143 ns                 ;
; 2.202 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.153 ns                 ;
; 2.205 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.156 ns                 ;
; 2.207 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.158 ns                 ;
; 2.208 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.159 ns                 ;
; 2.208 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.159 ns                 ;
; 2.208 ns                                ; I2C_Master:I2C_Master_inst|previous_mic_gain        ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.159 ns                 ;
; 2.217 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 2.167 ns                 ;
; 2.247 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.053 ns                  ; 2.194 ns                 ;
; 2.260 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.211 ns                 ;
; 2.274 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.225 ns                 ;
; 2.292 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.045 ns                  ; 2.247 ns                 ;
; 2.294 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.245 ns                 ;
; 2.294 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.245 ns                 ;
; 2.315 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.266 ns                 ;
; 2.315 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.266 ns                 ;
; 2.325 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.276 ns                 ;
; 2.350 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.301 ns                 ;
; 2.355 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.306 ns                 ;
; 2.362 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.313 ns                 ;
; 2.362 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.313 ns                 ;
; 2.369 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.320 ns                 ;
; 2.377 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.328 ns                 ;
; 2.380 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.331 ns                 ;
; 2.382 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.333 ns                 ;
; 2.383 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.334 ns                 ;
; 2.409 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.360 ns                 ;
; 2.412 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.363 ns                 ;
; 2.414 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.365 ns                 ;
; 2.415 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.366 ns                 ;
; 2.458 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 2.406 ns                 ;
; 2.459 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.053 ns                  ; 2.406 ns                 ;
; 2.462 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 2.416 ns                 ;
; 2.473 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 2.421 ns                 ;
; 2.482 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 2.432 ns                 ;
; 2.493 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.444 ns                 ;
; 2.493 ns                                ; I2C_Master:I2C_Master_inst|setup[3]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.444 ns                 ;
; 2.553 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.504 ns                 ;
; 2.565 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.516 ns                 ;
; 2.595 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.547 ns                 ;
; 2.595 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.547 ns                 ;
; 2.598 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 2.546 ns                 ;
; 2.626 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.577 ns                 ;
; 2.626 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 2.574 ns                 ;
; 2.626 ns                                ; I2C_Master:I2C_Master_inst|previous_line_in         ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.577 ns                 ;
; 2.660 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.053 ns                  ; 2.607 ns                 ;
; 2.694 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.645 ns                 ;
; 2.694 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.645 ns                 ;
; 2.708 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.659 ns                 ;
; 2.708 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 2.659 ns                 ;
; 2.854 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 2.802 ns                 ;
; 2.863 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.815 ns                 ;
; 2.863 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 2.815 ns                 ;
; 2.890 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.053 ns                  ; 2.837 ns                 ;
; 2.907 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|state[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.053 ns                  ; 2.854 ns                 ;
; 3.047 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.045 ns                  ; 3.002 ns                 ;
; 3.047 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.045 ns                  ; 3.002 ns                 ;
; 3.161 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 3.113 ns                 ;
; 3.205 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 3.155 ns                 ;
; 3.205 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 3.155 ns                 ;
; 3.206 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 3.154 ns                 ;
; 3.243 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 3.191 ns                 ;
; 3.281 ns                                ; I2C_Master:I2C_Master_inst|setup[2]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.053 ns                  ; 3.228 ns                 ;
; 3.294 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 3.248 ns                 ;
; 3.294 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 3.248 ns                 ;
; 3.357 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 3.309 ns                 ;
; 3.357 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 3.309 ns                 ;
; 3.396 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 3.344 ns                 ;
; 3.434 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 3.386 ns                 ;
; 3.510 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 3.462 ns                 ;
; 3.510 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 3.462 ns                 ;
; 3.654 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 3.604 ns                 ;
; 3.654 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 3.604 ns                 ;
; 3.681 ns                                ; I2C_Master:I2C_Master_inst|data[7][4]               ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 3.629 ns                 ;
; 3.738 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 3.690 ns                 ;
; 3.738 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 3.690 ns                 ;
; 3.764 ns                                ; I2C_Master:I2C_Master_inst|state[1]                 ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.715 ns                 ;
; 3.796 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 3.748 ns                 ;
; 3.853 ns                                ; I2C_Master:I2C_Master_inst|state[0]                 ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.045 ns                  ; 3.808 ns                 ;
; 3.913 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 3.863 ns                 ;
; 3.917 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.868 ns                 ;
; 3.917 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.868 ns                 ;
; 3.917 ns                                ; I2C_Master:I2C_Master_inst|shift[3]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.868 ns                 ;
; 3.949 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 3.901 ns                 ;
; 3.965 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|shift[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 3.916 ns                 ;
; 4.039 ns                                ; I2C_Master:I2C_Master_inst|setup[0]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.053 ns                  ; 3.986 ns                 ;
; 4.138 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 4.088 ns                 ;
; 4.138 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 4.088 ns                 ;
; 4.138 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 4.088 ns                 ;
; 4.138 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|shift[4]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 4.088 ns                 ;
; 4.177 ns                                ; I2C_Master:I2C_Master_inst|shift[0]                 ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.048 ns                  ; 4.129 ns                 ;
; 4.190 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.141 ns                 ;
; 4.190 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|shift[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.141 ns                 ;
; 4.190 ns                                ; I2C_Master:I2C_Master_inst|shift[4]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.141 ns                 ;
; 4.213 ns                                ; I2C_Master:I2C_Master_inst|state[2]                 ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.164 ns                 ;
; 4.264 ns                                ; I2C_Master:I2C_Master_inst|setup[1]                 ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.053 ns                  ; 4.211 ns                 ;
; 4.334 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 4.284 ns                 ;
; 4.334 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|data[7][4]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.050 ns                  ; 4.284 ns                 ;
; 4.552 ns                                ; I2C_Master:I2C_Master_inst|shift[1]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.503 ns                 ;
; 4.591 ns                                ; I2C_Master:I2C_Master_inst|data[7][0]               ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.052 ns                  ; 4.539 ns                 ;
; 4.705 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|shift[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.656 ns                 ;
; 4.705 ns                                ; I2C_Master:I2C_Master_inst|shift[2]                 ; I2C_Master:I2C_Master_inst|shift[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.656 ns                 ;
; 4.893 ns                                ; I2C_Master:I2C_Master_inst|state[3]                 ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.049 ns                  ; 4.844 ns                 ;
; 4.964 ns                                ; I2C_Master:I2C_Master_inst|data[7][2]               ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.053 ns                  ; 4.911 ns                 ;
; 21.916 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|previous_line_in  ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.023 ns                 ;
; 21.922 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|data[7][2]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.029 ns                 ;
; 21.937 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|previous_mic_gain ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.044 ns                 ;
; 22.387 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.894 ns                 ; 1.493 ns                 ;
; 22.608 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|data[7][0]        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.894 ns                 ; 1.714 ns                 ;
; 22.704 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.811 ns                 ;
; 22.714 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.821 ns                 ;
; 22.717 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.824 ns                 ;
; 22.719 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.826 ns                 ;
; 22.720 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 1.827 ns                 ;
; 23.069 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|state[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 2.176 ns                 ;
; 23.079 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|setup[0]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 2.186 ns                 ;
; 23.082 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|setup[3]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 2.189 ns                 ;
; 23.084 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|setup[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 2.191 ns                 ;
; 23.085 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|setup[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 2.192 ns                 ;
; 23.138 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 2.245 ns                 ;
; 23.138 ns                               ; IF_Mic_boost                                        ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 2.245 ns                 ;
; 23.503 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|state[2]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 2.610 ns                 ;
; 23.503 ns                               ; IF_Line_in                                          ; I2C_Master:I2C_Master_inst|state[1]          ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -20.832 ns                 ; -20.893 ns                 ; 2.610 ns                 ;
; 73.226 ns                               ; Tx_reset                                            ; I2C_Master:I2C_Master_inst|SDA_I             ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2] ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3] ; -70.000 ns                 ; -70.064 ns                 ; 3.162 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                              ;                                                                                               ;                                                                                               ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PHY_CLK125'                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                        ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; NWire_xmit:M_LRAudio|id[31]                         ; NWire_xmit:M_LRAudio|id[31]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|id[31]                           ; NWire_xmit:P_IQPWM|id[31]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_DB                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_DB      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_DB                ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_DB      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_DB                ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_DB      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_SYNC              ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_SYNC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_SYNC              ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_SYNC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_SYNC              ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_SYNC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_CALC              ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_CALC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_CALC              ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_CALC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_CALC              ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_CALC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_NEXT              ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_NEXT    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_NEXT              ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_NEXT    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_NEXT              ; NWire_rcv:MDC[3].M_IQ|TB_state.TB_NEXT    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; HB_counter[0]                                       ; HB_counter[0]                             ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_LOW                ; NWire_xmit:M_LRAudio|NW_state.NW_LOW      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|dly_cnt[25]                      ; NWire_xmit:P_IQPWM|dly_cnt[25]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|NW_state.NW_IDLE                 ; NWire_xmit:P_IQPWM|NW_state.NW_IDLE       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23           ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q23             ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q23   ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|NW_state.NW_LOW                  ; NWire_xmit:P_IQPWM|NW_state.NW_LOW        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_DB                ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_DB      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:M_LRAudio|iack                           ; NWire_xmit:M_LRAudio|iack                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_xmit:P_IQPWM|iack                             ; NWire_xmit:P_IQPWM|iack                   ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_SYNC              ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_SYNC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:P_MIC|TB_state.TB_DB                      ; NWire_rcv:P_MIC|TB_state.TB_DB            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:P_MIC|TB_state.TB_SYNC                    ; NWire_rcv:P_MIC|TB_state.TB_SYNC          ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:SPD|TB_state.TB_DB                        ; NWire_rcv:SPD|TB_state.TB_DB              ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:SPD|TB_state.TB_SYNC                      ; NWire_rcv:SPD|TB_state.TB_SYNC            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_CALC              ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_CALC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:P_MIC|TB_state.TB_CALC                    ; NWire_rcv:P_MIC|TB_state.TB_CALC          ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:SPD|TB_state.TB_CALC                      ; NWire_rcv:SPD|TB_state.TB_CALC            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_NEXT              ; NWire_rcv:MDC[0].M_IQ|TB_state.TB_NEXT    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:P_MIC|TB_state.TB_NEXT                    ; NWire_rcv:P_MIC|TB_state.TB_NEXT          ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:SPD|TB_state.TB_NEXT                      ; NWire_rcv:SPD|TB_state.TB_NEXT            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:MDC[0].M_IQ|irdy                          ; NWire_rcv:MDC[0].M_IQ|irdy                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:P_MIC|irdy                                ; NWire_rcv:P_MIC|irdy                      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; NWire_rcv:SPD|irdy                                  ; NWire_rcv:SPD|irdy                        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.705 ns                                ; NWire_xmit:M_LRAudio|id[21]                         ; NWire_xmit:M_LRAudio|id[20]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.656 ns                 ;
; 0.706 ns                                ; NWire_xmit:M_LRAudio|id[31]                         ; NWire_xmit:M_LRAudio|id[30]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[28]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[28]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[4]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[4]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[30]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[30]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[25]               ; NWire_xmit:M_LRAudio|id[25]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|id[25]                         ; NWire_xmit:M_LRAudio|id[24]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[23]               ; NWire_xmit:M_LRAudio|id[23]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[21]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[21]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[17]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[17]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|id[17]                         ; NWire_xmit:M_LRAudio|id[16]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|id[13]                         ; NWire_xmit:M_LRAudio|id[12]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[8]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[8]      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[0]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[0]      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:P_IQPWM|id[23]                           ; NWire_xmit:P_IQPWM|id[22]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:P_IQPWM|id[15]                           ; NWire_xmit:P_IQPWM|id[14]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:P_IQPWM|id[12]                           ; NWire_xmit:P_IQPWM|id[11]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[8]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[8]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:P_IQPWM|id[1]                            ; NWire_xmit:P_IQPWM|id[0]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.707 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[31]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[31]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[27]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[27]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[22]               ; NWire_xmit:M_LRAudio|id[22]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|id[20]                         ; NWire_xmit:M_LRAudio|id[19]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[18]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[18]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|id[19]                         ; NWire_xmit:M_LRAudio|id[18]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[13]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[13]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[10]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[10]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[7]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[7]      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[6]                ; NWire_xmit:M_LRAudio|id[6]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:M_LRAudio|id[3]                          ; NWire_xmit:M_LRAudio|id[2]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|id[29]                           ; NWire_xmit:P_IQPWM|id[28]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[19]                 ; NWire_xmit:P_IQPWM|id[19]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[17]                 ; NWire_xmit:P_IQPWM|id[17]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[13]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[13]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[10]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[10]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[7]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[7]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|id[9]                            ; NWire_xmit:P_IQPWM|id[8]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|id[6]                            ; NWire_xmit:P_IQPWM|id[5]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[2]                  ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[2]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|id[2]                            ; NWire_xmit:P_IQPWM|id[1]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.iq0                     ; NWire_xmit:P_IQPWM|DIFF_CLK.iq1           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; NWire_xmit:M_LRAudio|id[29]                         ; NWire_xmit:M_LRAudio|id[28]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[19]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[19]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:M_LRAudio|id[18]                         ; NWire_xmit:M_LRAudio|id[17]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[15]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[15]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[2]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[2]      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[27]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[27]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[19]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[19]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id0[11]                 ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[11]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:P_IQPWM|id[3]                            ; NWire_xmit:P_IQPWM|id[2]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.iq1                     ; NWire_xmit:P_IQPWM|DIFF_CLK.iq2           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; NWire_rcv:SPD|DIFF_CLK.ia1                          ; NWire_rcv:SPD|irdy                        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.710 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[16]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[16]     ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[18]                 ; NWire_xmit:P_IQPWM|id[18]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.710 ns                                ; NWire_rcv:MDC[2].M_IQ|d0                            ; NWire_rcv:MDC[2].M_IQ|d1                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.661 ns                 ;
; 0.717 ns                                ; NWire_rcv:MDC[3].M_IQ|d1                            ; NWire_rcv:MDC[3].M_IQ|d2                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.668 ns                 ;
; 0.717 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[4]                      ; NWire_rcv:MDC[0].M_IQ|idata[4]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.668 ns                 ;
; 0.717 ns                                ; NWire_rcv:MDC[0].M_IQ|d1                            ; NWire_rcv:MDC[0].M_IQ|d2                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.668 ns                 ;
; 0.718 ns                                ; NWire_rcv:MDC[2].M_IQ|d2                            ; NWire_rcv:MDC[2].M_IQ|d3                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.669 ns                 ;
; 0.718 ns                                ; NWire_rcv:MDC[2].M_IQ|d2                            ; NWire_rcv:MDC[2].M_IQ|DBrise              ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.669 ns                 ;
; 0.718 ns                                ; NWire_rcv:P_MIC|data_cnt[3]                         ; NWire_rcv:P_MIC|data_cnt[3]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.669 ns                 ;
; 0.719 ns                                ; NWire_rcv:MDC[3].M_IQ|d1                            ; NWire_rcv:MDC[3].M_IQ|DBrise              ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.670 ns                 ;
; 0.721 ns                                ; NWire_rcv:MDC[3].M_IQ|d2                            ; NWire_rcv:MDC[3].M_IQ|d3                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.721 ns                                ; NWire_rcv:SPD|data_cnt[3]                           ; NWire_rcv:SPD|data_cnt[3]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.672 ns                 ;
; 0.722 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[23]                     ; NWire_rcv:MDC[3].M_IQ|idata[23]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.722 ns                                ; NWire_rcv:MDC[0].M_IQ|d1                            ; NWire_rcv:MDC[0].M_IQ|DBrise              ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.673 ns                 ;
; 0.723 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[4]                      ; NWire_rcv:MDC[0].M_IQ|rdata[3]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.723 ns                                ; NWire_rcv:MDC[2].M_IQ|data_cnt[5]                   ; NWire_rcv:MDC[2].M_IQ|data_cnt[5]         ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.724 ns                                ; NWire_rcv:MDC[2].M_IQ|data_cnt[4]                   ; NWire_rcv:MDC[2].M_IQ|rcv_flag            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.675 ns                 ;
; 0.725 ns                                ; NWire_rcv:MDC[0].M_IQ|d2                            ; NWire_rcv:MDC[0].M_IQ|d3                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.676 ns                 ;
; 0.725 ns                                ; NWire_rcv:MDC[2].M_IQ|d1                            ; NWire_rcv:MDC[2].M_IQ|d2                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.676 ns                 ;
; 0.725 ns                                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_DB                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_CALC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.676 ns                 ;
; 0.731 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[3]                      ; NWire_rcv:MDC[2].M_IQ|rdata[2]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.682 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[1].M_IQ|tb_cnt[13]                    ; NWire_rcv:MDC[1].M_IQ|tb_cnt[13]          ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[41]                     ; NWire_rcv:MDC[1].M_IQ|rdata[40]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; HB_counter[25]                                      ; HB_counter[25]                            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_xmit:P_IQPWM|data_cnt[4]                      ; NWire_xmit:P_IQPWM|data_cnt[4]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.732 ns                                ; NWire_rcv:MDC[0].M_IQ|data_cnt[5]                   ; NWire_rcv:MDC[0].M_IQ|data_cnt[5]         ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[2].M_IQ|DB_LEN[0][0]                  ; NWire_rcv:MDC[2].M_IQ|DB_LEN[1][0]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[3].M_IQ|DBrise_cnt[5]                 ; NWire_rcv:MDC[3].M_IQ|DBrise_cnt[5]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[1].M_IQ|DB_LEN[0][13]                 ; NWire_rcv:MDC[1].M_IQ|DB_LEN[1][13]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[32]                     ; NWire_rcv:MDC[2].M_IQ|rdata[31]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[12]                     ; NWire_rcv:MDC[1].M_IQ|rdata[11]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_DB                ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_CALC    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[3]                      ; NWire_rcv:MDC[1].M_IQ|rdata[2]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[31]                     ; NWire_rcv:MDC[0].M_IQ|rdata[30]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[2]                      ; NWire_rcv:MDC[1].M_IQ|rdata[1]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[2]                      ; NWire_rcv:MDC[0].M_IQ|rdata[1]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[10]                     ; NWire_rcv:MDC[1].M_IQ|rdata[9]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[26]                     ; NWire_rcv:MDC[0].M_IQ|rdata[25]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[6]                      ; NWire_rcv:MDC[0].M_IQ|rdata[5]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[13]                     ; NWire_rcv:MDC[3].M_IQ|rdata[12]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[29]                     ; NWire_rcv:MDC[2].M_IQ|rdata[28]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[9]                      ; NWire_rcv:MDC[2].M_IQ|rdata[8]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:P_MIC|rdata[10]                           ; NWire_rcv:P_MIC|rdata[9]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:P_MIC|rdata[6]                            ; NWire_rcv:P_MIC|rdata[5]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[0].M_IQ|DB_LEN[2][7]                  ; NWire_rcv:MDC[0].M_IQ|DB_LEN[3][7]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.733 ns                                ; NWire_rcv:MDC[0].M_IQ|DB_LEN[0][8]                  ; NWire_rcv:MDC[0].M_IQ|DB_LEN[1][8]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[1].M_IQ|DB_LEN[2][9]                  ; NWire_rcv:MDC[1].M_IQ|DB_LEN[3][9]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[3].M_IQ|DB_LEN[0][13]                 ; NWire_rcv:MDC[3].M_IQ|DB_LEN[1][13]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[44]                     ; NWire_rcv:MDC[3].M_IQ|rdata[43]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[15]                     ; NWire_rcv:MDC[0].M_IQ|rdata[14]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:P_MIC|rdata[12]                           ; NWire_rcv:P_MIC|rdata[11]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[15]                     ; NWire_rcv:MDC[3].M_IQ|rdata[14]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[30]                     ; NWire_rcv:MDC[2].M_IQ|rdata[29]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[10]                     ; NWire_rcv:MDC[0].M_IQ|rdata[9]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[9]                      ; NWire_rcv:MDC[0].M_IQ|rdata[8]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:P_MIC|rdata[2]                            ; NWire_rcv:P_MIC|rdata[1]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_xmit:M_LRAudio|data_cnt[4]                    ; NWire_xmit:M_LRAudio|data_cnt[4]          ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.734 ns                                ; NWire_rcv:MDC[0].M_IQ|DIFF_CLK.ia1                  ; NWire_rcv:MDC[0].M_IQ|irdy                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[3].M_IQ|DB_LEN[1][4]                  ; NWire_rcv:MDC[3].M_IQ|DB_LEN[2][4]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[16]                     ; NWire_rcv:MDC[0].M_IQ|rdata[15]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[12]                     ; NWire_rcv:MDC[0].M_IQ|rdata[11]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[19]                     ; NWire_rcv:MDC[0].M_IQ|rdata[18]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[35]                     ; NWire_rcv:MDC[0].M_IQ|rdata[34]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[11]                     ; NWire_rcv:MDC[1].M_IQ|rdata[10]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[37]                     ; NWire_rcv:MDC[1].M_IQ|rdata[36]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[26]                     ; NWire_rcv:MDC[1].M_IQ|rdata[25]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:P_MIC|rdata[3]                            ; NWire_rcv:P_MIC|rdata[2]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[13]                     ; NWire_rcv:MDC[0].M_IQ|rdata[12]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[1]                      ; NWire_rcv:MDC[2].M_IQ|rdata[0]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:P_MIC|rdata[7]                            ; NWire_rcv:P_MIC|rdata[6]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.735 ns                                ; NWire_rcv:P_MIC|DB_LEN[1][12]                       ; NWire_rcv:P_MIC|DB_LEN[2][12]             ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.686 ns                 ;
; 0.736 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[16]                     ; NWire_rcv:MDC[2].M_IQ|rdata[15]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; NWire_rcv:MDC[2].M_IQ|DB_LEN[2][13]                 ; NWire_rcv:MDC[2].M_IQ|DB_LEN[3][13]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; NWire_rcv:MDC[3].M_IQ|rdata[11]                     ; NWire_rcv:MDC[3].M_IQ|rdata[10]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; NWire_rcv:MDC[2].M_IQ|rdata[2]                      ; NWire_rcv:MDC[2].M_IQ|rdata[1]            ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[42]                     ; NWire_rcv:MDC[1].M_IQ|rdata[41]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; NWire_rcv:MDC[0].M_IQ|rdata[17]                     ; NWire_rcv:MDC[0].M_IQ|rdata[16]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[22]                     ; NWire_rcv:MDC[1].M_IQ|rdata[21]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; NWire_rcv:MDC[1].M_IQ|rdata[25]                     ; NWire_rcv:MDC[1].M_IQ|rdata[24]           ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; NWire_rcv:MDC[0].M_IQ|DBrise_cnt[5]                 ; NWire_rcv:MDC[0].M_IQ|DBrise_cnt[5]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.736 ns                                ; NWire_rcv:P_MIC|d2                                  ; NWire_rcv:P_MIC|DBrise                    ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.687 ns                 ;
; 0.737 ns                                ; NWire_rcv:MDC[2].M_IQ|DBrise_cnt[5]                 ; NWire_rcv:MDC[2].M_IQ|DBrise_cnt[5]       ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.688 ns                 ;
; 0.740 ns                                ; NWire_rcv:SPD|DBrise_cnt[4]                         ; NWire_rcv:SPD|DBrise_cnt[4]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.691 ns                 ;
; 0.740 ns                                ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q4              ; NWire_xmit:P_IQPWM|iack                   ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.691 ns                 ;
; 0.743 ns                                ; NWire_rcv:MDC[2].M_IQ|tb_cnt[13]                    ; NWire_rcv:MDC[2].M_IQ|tb_cnt[13]          ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.694 ns                 ;
; 0.746 ns                                ; NWire_rcv:SPD|DB_LEN[2][1]                          ; NWire_rcv:SPD|DB_LEN[3][1]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.697 ns                 ;
; 0.747 ns                                ; NWire_xmit:P_IQPWM|bcnt[7]                          ; NWire_xmit:P_IQPWM|bcnt[7]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.698 ns                 ;
; 0.747 ns                                ; NWire_rcv:SPD|DB_LEN[2][0]                          ; NWire_rcv:SPD|DB_LEN[3][0]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.698 ns                 ;
; 0.748 ns                                ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_IDLE              ; NWire_rcv:MDC[1].M_IQ|TB_state.TB_DB      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.699 ns                 ;
; 0.750 ns                                ; NWire_rcv:MDC[3].M_IQ|DB_LEN[2][2]                  ; NWire_rcv:MDC[3].M_IQ|DB_LEN[3][2]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.701 ns                 ;
; 0.750 ns                                ; NWire_rcv:SPD|DB_LEN[0][2]                          ; NWire_rcv:SPD|DB_LEN[1][2]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.701 ns                 ;
; 0.751 ns                                ; NWire_rcv:MDC[0].M_IQ|DB_LEN[2][2]                  ; NWire_rcv:MDC[0].M_IQ|DB_LEN[3][2]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.702 ns                 ;
; 0.761 ns                                ; NWire_rcv:MDC[2].M_IQ|DB_LEN[2][5]                  ; NWire_rcv:MDC[2].M_IQ|DB_LEN[3][5]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.712 ns                 ;
; 0.776 ns                                ; NWire_rcv:MDC[1].M_IQ|DB_LEN[0][0]                  ; NWire_rcv:MDC[1].M_IQ|DB_LEN[1][0]        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.727 ns                 ;
; 0.794 ns                                ; NWire_rcv:MDC[2].M_IQ|DBrise                        ; NWire_rcv:MDC[2].M_IQ|TB_state.TB_DB      ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.745 ns                 ;
; 0.860 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[13]               ; NWire_xmit:M_LRAudio|id[13]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.050 ns                  ; 0.810 ns                 ;
; 0.860 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[9]                  ; NWire_xmit:P_IQPWM|id[9]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.811 ns                 ;
; 0.862 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[9]                ; NWire_xmit:M_LRAudio|id[9]                ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.050 ns                  ; 0.812 ns                 ;
; 0.862 ns                                ; NWire_rcv:P_MIC|d0                                  ; NWire_rcv:P_MIC|d1                        ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.813 ns                 ;
; 0.863 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[10]                 ; NWire_xmit:P_IQPWM|id[10]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.814 ns                 ;
; 0.864 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[14]               ; NWire_xmit:M_LRAudio|id[14]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.050 ns                  ; 0.814 ns                 ;
; 0.864 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[24]                 ; NWire_xmit:P_IQPWM|id[24]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.815 ns                 ;
; 0.865 ns                                ; NWire_xmit:M_LRAudio|id[14]                         ; NWire_xmit:M_LRAudio|id[13]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.816 ns                 ;
; 0.865 ns                                ; NWire_xmit:M_LRAudio|id[11]                         ; NWire_xmit:M_LRAudio|id[10]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.816 ns                 ;
; 0.865 ns                                ; NWire_xmit:P_IQPWM|id[7]                            ; NWire_xmit:P_IQPWM|id[6]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.816 ns                 ;
; 0.865 ns                                ; NWire_xmit:P_IQPWM|id[5]                            ; NWire_xmit:P_IQPWM|id[4]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.816 ns                 ;
; 0.866 ns                                ; NWire_xmit:M_LRAudio|id[15]                         ; NWire_xmit:M_LRAudio|id[14]               ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.866 ns                                ; NWire_xmit:P_IQPWM|id[22]                           ; NWire_xmit:P_IQPWM|id[21]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.866 ns                                ; NWire_xmit:P_IQPWM|id[10]                           ; NWire_xmit:P_IQPWM|id[9]                  ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.867 ns                                ; NWire_xmit:P_IQPWM|DIFF_CLK.id1[29]                 ; NWire_xmit:P_IQPWM|id[29]                 ; PHY_CLK125 ; PHY_CLK125 ; 0.000 ns                   ; -0.049 ns                  ; 0.818 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                           ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PHY_MDIO_clk'                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                  ; From Clock   ; To Clock     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; 0.646 ns                                ; EEPROM:EEPROM_inst|CS                               ; EEPROM:EEPROM_inst|CS               ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[41]                 ; EEPROM:EEPROM_inst|EEPROM_write[41] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|SCK                              ; EEPROM:EEPROM_inst|SCK              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|temp_address[0]                      ; MDIO:MDIO_inst|temp_address[0]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|MDIO2                                ; MDIO:MDIO_inst|MDIO2                ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|MDIO                                 ; MDIO:MDIO_inst|MDIO                 ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address[1]                           ; MDIO:MDIO_inst|address[1]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address[0]                           ; MDIO:MDIO_inst|address[0]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address[2]                           ; MDIO:MDIO_inst|address[2]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address2[1]                          ; MDIO:MDIO_inst|address2[1]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address2[0]                          ; MDIO:MDIO_inst|address2[0]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|address2[2]                          ; MDIO:MDIO_inst|address2[2]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|IP_flag                          ; EEPROM:EEPROM_inst|IP_flag          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|previous_speed                       ; MDIO:MDIO_inst|previous_speed       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|write[3]                             ; MDIO:MDIO_inst|write[3]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|write[1]                             ; MDIO:MDIO_inst|write[1]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|write[2]                             ; MDIO:MDIO_inst|write[2]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|read[2]                              ; MDIO:MDIO_inst|read[2]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|read[0]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|read[1]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; EEPROM:EEPROM_inst|MAC_ready                        ; EEPROM:EEPROM_inst|MAC_ready        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|write_done                           ; MDIO:MDIO_inst|write_done           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.646 ns                                ; MDIO:MDIO_inst|read_done                            ; MDIO:MDIO_inst|read_done            ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.597 ns                 ;
; 0.706 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[2]                   ; EEPROM:EEPROM_inst|EEPROM_read[3]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.706 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[43]                 ; EEPROM:EEPROM_inst|EEPROM_write[44] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.657 ns                 ;
; 0.707 ns                                ; MDIO:MDIO_inst|temp_reg_data[0]                     ; MDIO:MDIO_inst|temp_reg_data[1]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.658 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[1]                   ; EEPROM:EEPROM_inst|EEPROM_read[2]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[5]                   ; EEPROM:EEPROM_inst|EEPROM_read[6]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[7]                   ; EEPROM:EEPROM_inst|EEPROM_read[8]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[8]                   ; EEPROM:EEPROM_inst|EEPROM_read[9]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[41]                 ; EEPROM:EEPROM_inst|EEPROM_write[42] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[10]                  ; EEPROM:EEPROM_inst|EEPROM_read[11]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[13]                  ; EEPROM:EEPROM_inst|EEPROM_read[14]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.708 ns                                ; MDIO:MDIO_inst|temp_reg_data[1]                     ; MDIO:MDIO_inst|temp_reg_data[2]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.659 ns                 ;
; 0.709 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[4]                   ; EEPROM:EEPROM_inst|EEPROM_read[5]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[6]                   ; EEPROM:EEPROM_inst|EEPROM_read[7]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[12]                  ; EEPROM:EEPROM_inst|EEPROM_read[13]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[14]                  ; EEPROM:EEPROM_inst|EEPROM_read[15]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; MDIO:MDIO_inst|temp_address[3]                      ; MDIO:MDIO_inst|temp_address[4]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.709 ns                                ; MDIO:MDIO_inst|temp_reg_data[6]                     ; MDIO:MDIO_inst|register_data[6]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.660 ns                 ;
; 0.723 ns                                ; MDIO:MDIO_inst|preamble[6]                          ; MDIO:MDIO_inst|preamble[6]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.674 ns                 ;
; 0.725 ns                                ; MDIO:MDIO_inst|temp_address[0]                      ; MDIO:MDIO_inst|temp_address[1]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.676 ns                 ;
; 0.732 ns                                ; MDIO:MDIO_inst|address[1]                           ; MDIO:MDIO_inst|address[2]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.683 ns                 ;
; 0.733 ns                                ; EEPROM:EEPROM_inst|This_MAC[30]                     ; EEPROM:EEPROM_inst|This_MAC[31]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.684 ns                 ;
; 0.734 ns                                ; MDIO:MDIO_inst|address[1]                           ; MDIO:MDIO_inst|address[0]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.685 ns                 ;
; 0.740 ns                                ; MDIO:MDIO_inst|address[0]                           ; MDIO:MDIO_inst|address[1]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.691 ns                 ;
; 0.742 ns                                ; EEPROM:EEPROM_inst|This_MAC[26]                     ; EEPROM:EEPROM_inst|This_MAC[27]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.693 ns                 ;
; 0.748 ns                                ; EEPROM:EEPROM_inst|This_MAC[20]                     ; EEPROM:EEPROM_inst|This_MAC[21]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.699 ns                 ;
; 0.749 ns                                ; EEPROM:EEPROM_inst|shift_count[5]                   ; EEPROM:EEPROM_inst|shift_count[5]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.700 ns                 ;
; 0.762 ns                                ; EEPROM:EEPROM_inst|This_IP[19]                      ; EEPROM:EEPROM_inst|This_IP[20]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.713 ns                 ;
; 0.763 ns                                ; EEPROM:EEPROM_inst|This_MAC[13]                     ; EEPROM:EEPROM_inst|This_MAC[14]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.714 ns                 ;
; 0.764 ns                                ; EEPROM:EEPROM_inst|This_IP[10]                      ; EEPROM:EEPROM_inst|This_IP[11]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.715 ns                 ;
; 0.765 ns                                ; EEPROM:EEPROM_inst|This_IP[12]                      ; EEPROM:EEPROM_inst|This_IP[13]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.716 ns                 ;
; 0.859 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|write[1]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.810 ns                 ;
; 0.864 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[3]                   ; EEPROM:EEPROM_inst|EEPROM_read[4]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.815 ns                 ;
; 0.865 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[42]                 ; EEPROM:EEPROM_inst|EEPROM_write[43] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.816 ns                 ;
; 0.866 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[44]                 ; EEPROM:EEPROM_inst|EEPROM_write[45] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.866 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[45]                 ; EEPROM:EEPROM_inst|EEPROM_write[46] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.866 ns                                ; EEPROM:EEPROM_inst|EEPROM_write[46]                 ; EEPROM:EEPROM_inst|EEPROM_write[47] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.817 ns                 ;
; 0.889 ns                                ; MDIO:MDIO_inst|temp_reg_data[2]                     ; MDIO:MDIO_inst|temp_reg_data[3]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.840 ns                 ;
; 0.891 ns                                ; MDIO:MDIO_inst|temp_reg_data[4]                     ; MDIO:MDIO_inst|temp_reg_data[5]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.842 ns                 ;
; 0.901 ns                                ; EEPROM:EEPROM_inst|This_MAC[7]                      ; EEPROM:EEPROM_inst|This_MAC[8]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.852 ns                 ;
; 0.902 ns                                ; MDIO:MDIO_inst|temp_reg_data[3]                     ; MDIO:MDIO_inst|register_data[3]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.853 ns                 ;
; 0.902 ns                                ; MDIO:MDIO_inst|temp_reg_data[5]                     ; MDIO:MDIO_inst|temp_reg_data[6]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.853 ns                 ;
; 0.903 ns                                ; EEPROM:EEPROM_inst|This_MAC[33]                     ; EEPROM:EEPROM_inst|This_MAC[34]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.854 ns                 ;
; 0.903 ns                                ; MDIO:MDIO_inst|temp_reg_data[3]                     ; MDIO:MDIO_inst|temp_reg_data[4]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.854 ns                 ;
; 0.904 ns                                ; MDIO:MDIO_inst|temp_reg_data[5]                     ; MDIO:MDIO_inst|register_data[5]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.855 ns                 ;
; 0.905 ns                                ; EEPROM:EEPROM_inst|This_MAC[24]                     ; EEPROM:EEPROM_inst|This_MAC[25]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.856 ns                 ;
; 0.909 ns                                ; EEPROM:EEPROM_inst|This_IP[22]                      ; EEPROM:EEPROM_inst|This_IP[23]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.860 ns                 ;
; 0.913 ns                                ; EEPROM:EEPROM_inst|This_MAC[17]                     ; EEPROM:EEPROM_inst|This_MAC[18]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.864 ns                 ;
; 0.913 ns                                ; EEPROM:EEPROM_inst|This_MAC[40]                     ; EEPROM:EEPROM_inst|This_MAC[41]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.864 ns                 ;
; 0.914 ns                                ; EEPROM:EEPROM_inst|This_MAC[44]                     ; EEPROM:EEPROM_inst|This_MAC[45]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.865 ns                 ;
; 0.914 ns                                ; EEPROM:EEPROM_inst|This_MAC[34]                     ; EEPROM:EEPROM_inst|This_MAC[35]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.865 ns                 ;
; 0.915 ns                                ; EEPROM:EEPROM_inst|This_MAC[16]                     ; EEPROM:EEPROM_inst|This_MAC[17]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.866 ns                 ;
; 0.915 ns                                ; EEPROM:EEPROM_inst|This_MAC[28]                     ; EEPROM:EEPROM_inst|This_MAC[29]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.866 ns                 ;
; 0.915 ns                                ; EEPROM:EEPROM_inst|This_MAC[1]                      ; EEPROM:EEPROM_inst|This_MAC[2]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.866 ns                 ;
; 0.915 ns                                ; EEPROM:EEPROM_inst|This_MAC[46]                     ; EEPROM:EEPROM_inst|This_MAC[47]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.866 ns                 ;
; 0.915 ns                                ; EEPROM:EEPROM_inst|This_MAC[41]                     ; EEPROM:EEPROM_inst|This_MAC[42]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.866 ns                 ;
; 0.915 ns                                ; EEPROM:EEPROM_inst|This_MAC[38]                     ; EEPROM:EEPROM_inst|This_MAC[39]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.866 ns                 ;
; 0.916 ns                                ; EEPROM:EEPROM_inst|This_IP[5]                       ; EEPROM:EEPROM_inst|This_IP[6]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.867 ns                 ;
; 0.917 ns                                ; EEPROM:EEPROM_inst|This_MAC[18]                     ; EEPROM:EEPROM_inst|This_MAC[19]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.868 ns                 ;
; 0.917 ns                                ; EEPROM:EEPROM_inst|This_IP[8]                       ; EEPROM:EEPROM_inst|This_IP[9]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.868 ns                 ;
; 0.918 ns                                ; EEPROM:EEPROM_inst|This_MAC[6]                      ; EEPROM:EEPROM_inst|This_MAC[7]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.869 ns                 ;
; 0.926 ns                                ; EEPROM:EEPROM_inst|This_MAC[31]                     ; EEPROM:EEPROM_inst|This_MAC[32]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.877 ns                 ;
; 0.927 ns                                ; EEPROM:EEPROM_inst|This_IP[25]                      ; EEPROM:EEPROM_inst|This_IP[26]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.878 ns                 ;
; 0.929 ns                                ; EEPROM:EEPROM_inst|This_MAC[4]                      ; EEPROM:EEPROM_inst|This_MAC[5]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.880 ns                 ;
; 0.951 ns                                ; MDIO:MDIO_inst|write[3]                             ; MDIO:MDIO_inst|write[2]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.902 ns                 ;
; 0.963 ns                                ; EEPROM:EEPROM_inst|This_IP[27]                      ; EEPROM:EEPROM_inst|This_IP[28]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.914 ns                 ;
; 0.983 ns                                ; EEPROM:EEPROM_inst|This_IP[1]                       ; EEPROM:EEPROM_inst|This_IP[2]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.934 ns                 ;
; 1.033 ns                                ; MDIO:MDIO_inst|temp_address[2]                      ; MDIO:MDIO_inst|temp_address[3]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.984 ns                 ;
; 1.040 ns                                ; MDIO:MDIO_inst|address[0]                           ; MDIO:MDIO_inst|address[2]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.991 ns                 ;
; 1.041 ns                                ; EEPROM:EEPROM_inst|EEPROM_read[9]                   ; EEPROM:EEPROM_inst|EEPROM_read[10]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.992 ns                 ;
; 1.041 ns                                ; MDIO:MDIO_inst|temp_address[1]                      ; MDIO:MDIO_inst|temp_address[2]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.992 ns                 ;
; 1.046 ns                                ; MDIO:MDIO_inst|address2[0]                          ; MDIO:MDIO_inst|address2[1]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 0.997 ns                 ;
; 1.056 ns                                ; MDIO:MDIO_inst|preamble[0]                          ; MDIO:MDIO_inst|preamble[0]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.007 ns                 ;
; 1.059 ns                                ; MDIO:MDIO_inst|preamble[2]                          ; MDIO:MDIO_inst|preamble[2]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.059 ns                                ; MDIO:MDIO_inst|preamble2[0]                         ; MDIO:MDIO_inst|preamble2[0]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.010 ns                 ;
; 1.060 ns                                ; EEPROM:EEPROM_inst|This_IP[4]                       ; EEPROM:EEPROM_inst|This_IP[5]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.011 ns                 ;
; 1.061 ns                                ; MDIO:MDIO_inst|preamble[4]                          ; MDIO:MDIO_inst|preamble[4]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.012 ns                 ;
; 1.062 ns                                ; MDIO:MDIO_inst|preamble2[2]                         ; MDIO:MDIO_inst|preamble2[2]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.013 ns                 ;
; 1.069 ns                                ; MDIO:MDIO_inst|preamble2[4]                         ; MDIO:MDIO_inst|preamble2[4]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.020 ns                 ;
; 1.070 ns                                ; MDIO:MDIO_inst|read_count[2]                        ; MDIO:MDIO_inst|read_count[2]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.070 ns                                ; MDIO:MDIO_inst|read_count[0]                        ; MDIO:MDIO_inst|read_count[0]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.021 ns                 ;
; 1.073 ns                                ; EEPROM:EEPROM_inst|shift_count[2]                   ; EEPROM:EEPROM_inst|shift_count[2]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.024 ns                 ;
; 1.074 ns                                ; MDIO:MDIO_inst|preamble[1]                          ; MDIO:MDIO_inst|preamble[1]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.025 ns                 ;
; 1.075 ns                                ; MDIO:MDIO_inst|read_count[1]                        ; MDIO:MDIO_inst|read_count[1]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.026 ns                 ;
; 1.075 ns                                ; EEPROM:EEPROM_inst|This_MAC[45]                     ; EEPROM:EEPROM_inst|This_MAC[46]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.026 ns                 ;
; 1.077 ns                                ; MDIO:MDIO_inst|preamble2[1]                         ; MDIO:MDIO_inst|preamble2[1]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.028 ns                 ;
; 1.079 ns                                ; MDIO:MDIO_inst|preamble[5]                          ; MDIO:MDIO_inst|preamble[5]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.030 ns                 ;
; 1.079 ns                                ; MDIO:MDIO_inst|preamble2[5]                         ; MDIO:MDIO_inst|preamble2[5]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.030 ns                 ;
; 1.080 ns                                ; MDIO:MDIO_inst|preamble[3]                          ; MDIO:MDIO_inst|preamble[3]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.031 ns                 ;
; 1.082 ns                                ; EEPROM:EEPROM_inst|This_IP[26]                      ; EEPROM:EEPROM_inst|This_IP[27]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.033 ns                 ;
; 1.083 ns                                ; MDIO:MDIO_inst|preamble2[3]                         ; MDIO:MDIO_inst|preamble2[3]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.034 ns                 ;
; 1.086 ns                                ; EEPROM:EEPROM_inst|This_MAC[5]                      ; EEPROM:EEPROM_inst|This_MAC[6]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.037 ns                 ;
; 1.087 ns                                ; MDIO:MDIO_inst|loop_count[3]                        ; MDIO:MDIO_inst|loop_count[3]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.038 ns                 ;
; 1.088 ns                                ; MDIO:MDIO_inst|loop_count[0]                        ; MDIO:MDIO_inst|loop_count[0]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.039 ns                 ;
; 1.089 ns                                ; EEPROM:EEPROM_inst|shift_count[1]                   ; EEPROM:EEPROM_inst|shift_count[1]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.040 ns                 ;
; 1.090 ns                                ; EEPROM:EEPROM_inst|This_IP[14]                      ; EEPROM:EEPROM_inst|This_IP[15]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.041 ns                 ;
; 1.093 ns                                ; MDIO:MDIO_inst|read_count[3]                        ; MDIO:MDIO_inst|read_count[3]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.044 ns                 ;
; 1.095 ns                                ; MDIO:MDIO_inst|address[2]                           ; MDIO:MDIO_inst|address[0]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.046 ns                 ;
; 1.095 ns                                ; MDIO:MDIO_inst|loop_count[2]                        ; MDIO:MDIO_inst|loop_count[2]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.046 ns                 ;
; 1.097 ns                                ; EEPROM:EEPROM_inst|This_IP[9]                       ; EEPROM:EEPROM_inst|This_IP[10]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.048 ns                 ;
; 1.101 ns                                ; MDIO:MDIO_inst|loop_count[1]                        ; MDIO:MDIO_inst|loop_count[1]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.052 ns                 ;
; 1.101 ns                                ; MDIO:MDIO_inst|read_count[4]                        ; MDIO:MDIO_inst|read_count[4]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.052 ns                 ;
; 1.102 ns                                ; EEPROM:EEPROM_inst|shift_count[3]                   ; EEPROM:EEPROM_inst|shift_count[3]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.053 ns                 ;
; 1.106 ns                                ; MDIO:MDIO_inst|loop_count[4]                        ; MDIO:MDIO_inst|loop_count[4]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.057 ns                 ;
; 1.109 ns                                ; EEPROM:EEPROM_inst|shift_count[0]                   ; EEPROM:EEPROM_inst|shift_count[0]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.060 ns                 ;
; 1.125 ns                                ; EEPROM:EEPROM_inst|This_IP[24]                      ; EEPROM:EEPROM_inst|This_IP[25]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.076 ns                 ;
; 1.134 ns                                ; MDIO:MDIO_inst|write[1]                             ; MDIO:MDIO_inst|write[2]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.085 ns                 ;
; 1.139 ns                                ; EEPROM:EEPROM_inst|shift_count[4]                   ; EEPROM:EEPROM_inst|shift_count[4]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.090 ns                 ;
; 1.149 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|read[2]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.100 ns                 ;
; 1.151 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_write[41] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.102 ns                 ;
; 1.171 ns                                ; EEPROM:EEPROM_inst|This_MAC[36]                     ; EEPROM:EEPROM_inst|This_MAC[37]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.122 ns                 ;
; 1.173 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_write[42] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.124 ns                 ;
; 1.174 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_write[44] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.125 ns                 ;
; 1.180 ns                                ; MDIO:MDIO_inst|address2[1]                          ; MDIO:MDIO_inst|address2[2]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.131 ns                 ;
; 1.202 ns                                ; EEPROM:EEPROM_inst|This_IP[6]                       ; EEPROM:EEPROM_inst|This_IP[7]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.153 ns                 ;
; 1.213 ns                                ; EEPROM:EEPROM_inst|This_IP[23]                      ; EEPROM:EEPROM_inst|This_IP[24]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.164 ns                 ;
; 1.215 ns                                ; MDIO:MDIO_inst|write[3]                             ; MDIO:MDIO_inst|loop_count[1]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.166 ns                 ;
; 1.215 ns                                ; MDIO:MDIO_inst|write[3]                             ; MDIO:MDIO_inst|loop_count[2]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.166 ns                 ;
; 1.215 ns                                ; MDIO:MDIO_inst|write[3]                             ; MDIO:MDIO_inst|loop_count[0]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.166 ns                 ;
; 1.215 ns                                ; MDIO:MDIO_inst|write[3]                             ; MDIO:MDIO_inst|loop_count[3]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.166 ns                 ;
; 1.215 ns                                ; MDIO:MDIO_inst|write[3]                             ; MDIO:MDIO_inst|loop_count[4]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.166 ns                 ;
; 1.219 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_write[45] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.170 ns                 ;
; 1.221 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_write[47] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.172 ns                 ;
; 1.224 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_write[46] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.175 ns                 ;
; 1.226 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_write[43] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.177 ns                 ;
; 1.228 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|temp_address[2]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.179 ns                 ;
; 1.228 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|write[2]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.179 ns                 ;
; 1.228 ns                                ; EEPROM:EEPROM_inst|This_IP[0]                       ; EEPROM:EEPROM_inst|This_IP[1]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.179 ns                 ;
; 1.233 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|temp_address[3]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.184 ns                 ;
; 1.235 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|temp_address[1]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.186 ns                 ;
; 1.236 ns                                ; MDIO:MDIO_inst|read[1]                              ; MDIO:MDIO_inst|temp_address[4]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.187 ns                 ;
; 1.237 ns                                ; EEPROM:EEPROM_inst|This_IP[13]                      ; EEPROM:EEPROM_inst|This_IP[14]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.188 ns                 ;
; 1.241 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|read[1]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.192 ns                 ;
; 1.244 ns                                ; MDIO:MDIO_inst|read[2]                              ; MDIO:MDIO_inst|MDIO2                ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.195 ns                 ;
; 1.244 ns                                ; EEPROM:EEPROM_inst|This_IP[29]                      ; EEPROM:EEPROM_inst|This_IP[30]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.195 ns                 ;
; 1.244 ns                                ; EEPROM:EEPROM_inst|This_IP[11]                      ; EEPROM:EEPROM_inst|This_IP[12]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.195 ns                 ;
; 1.251 ns                                ; MDIO:MDIO_inst|write[3]                             ; MDIO:MDIO_inst|write[1]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.202 ns                 ;
; 1.271 ns                                ; EEPROM:EEPROM_inst|This_IP[20]                      ; EEPROM:EEPROM_inst|This_IP[21]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.222 ns                 ;
; 1.275 ns                                ; EEPROM:EEPROM_inst|EEPROM[1]                        ; EEPROM:EEPROM_inst|EEPROM[1]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.226 ns                 ;
; 1.285 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|address[1]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.236 ns                 ;
; 1.285 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|address[0]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.236 ns                 ;
; 1.285 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|address[2]           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.236 ns                 ;
; 1.295 ns                                ; MDIO:MDIO_inst|write[0]                             ; MDIO:MDIO_inst|write[0]             ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.246 ns                 ;
; 1.314 ns                                ; EEPROM:EEPROM_inst|This_MAC[32]                     ; EEPROM:EEPROM_inst|This_MAC[33]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.048 ns                  ; 1.266 ns                 ;
; 1.316 ns                                ; EEPROM:EEPROM_inst|This_MAC[0]                      ; EEPROM:EEPROM_inst|This_MAC[1]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.267 ns                 ;
; 1.316 ns                                ; EEPROM:EEPROM_inst|This_MAC[42]                     ; EEPROM:EEPROM_inst|This_MAC[43]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.267 ns                 ;
; 1.336 ns                                ; MDIO:MDIO_inst|read[0]                              ; MDIO:MDIO_inst|MDIO2                ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.287 ns                 ;
; 1.339 ns                                ; MDIO:MDIO_inst|read[2]                              ; MDIO:MDIO_inst|read[1]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.290 ns                 ;
; 1.344 ns                                ; EEPROM:EEPROM_inst|This_MAC[9]                      ; EEPROM:EEPROM_inst|This_MAC[10]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.295 ns                 ;
; 1.347 ns                                ; EEPROM:EEPROM_inst|EEPROM[3]                        ; EEPROM:EEPROM_inst|EEPROM[0]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.298 ns                 ;
; 1.349 ns                                ; EEPROM:EEPROM_inst|This_MAC[23]                     ; EEPROM:EEPROM_inst|This_MAC[24]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.048 ns                  ; 1.301 ns                 ;
; 1.352 ns                                ; MDIO:MDIO_inst|address2[0]                          ; MDIO:MDIO_inst|address2[2]          ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.303 ns                 ;
; 1.353 ns                                ; EEPROM:EEPROM_inst|This_MAC[37]                     ; EEPROM:EEPROM_inst|This_MAC[38]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.304 ns                 ;
; 1.374 ns                                ; EEPROM:EEPROM_inst|This_MAC[11]                     ; EEPROM:EEPROM_inst|This_MAC[12]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.048 ns                  ; 1.326 ns                 ;
; 1.381 ns                                ; EEPROM:EEPROM_inst|This_MAC[22]                     ; EEPROM:EEPROM_inst|This_MAC[23]     ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.331 ns                 ;
; 1.385 ns                                ; MDIO:MDIO_inst|write[3]                             ; MDIO:MDIO_inst|write_done           ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.336 ns                 ;
; 1.388 ns                                ; MDIO:MDIO_inst|write[3]                             ; MDIO:MDIO_inst|previous_speed       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.339 ns                 ;
; 1.397 ns                                ; EEPROM:EEPROM_inst|This_MAC[2]                      ; EEPROM:EEPROM_inst|This_MAC[3]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.050 ns                  ; 1.347 ns                 ;
; 1.400 ns                                ; EEPROM:EEPROM_inst|EEPROM[2]                        ; EEPROM:EEPROM_inst|EEPROM[1]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.351 ns                 ;
; 1.451 ns                                ; EEPROM:EEPROM_inst|EEPROM[3]                        ; EEPROM:EEPROM_inst|EEPROM_write[41] ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.402 ns                 ;
; 1.484 ns                                ; MDIO:MDIO_inst|mask[4]                              ; MDIO:MDIO_inst|mask[4]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.435 ns                 ;
; 1.499 ns                                ; EEPROM:EEPROM_inst|This_IP[2]                       ; EEPROM:EEPROM_inst|This_IP[3]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.450 ns                 ;
; 1.500 ns                                ; EEPROM:EEPROM_inst|EEPROM[3]                        ; EEPROM:EEPROM_inst|EEPROM[1]        ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.043 ns                  ; 1.457 ns                 ;
; 1.502 ns                                ; MDIO:MDIO_inst|mask[2]                              ; MDIO:MDIO_inst|mask[2]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.453 ns                 ;
; 1.513 ns                                ; MDIO:MDIO_inst|mask[6]                              ; MDIO:MDIO_inst|mask[6]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.464 ns                 ;
; 1.520 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|This_IP[2]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.044 ns                  ; 1.476 ns                 ;
; 1.522 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_read[2]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.060 ns                  ; 1.462 ns                 ;
; 1.523 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_read[9]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.060 ns                  ; 1.463 ns                 ;
; 1.524 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_read[11]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.060 ns                  ; 1.464 ns                 ;
; 1.525 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_read[10]  ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.060 ns                  ; 1.465 ns                 ;
; 1.526 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|This_IP[1]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.044 ns                  ; 1.482 ns                 ;
; 1.526 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|This_IP[3]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.044 ns                  ; 1.482 ns                 ;
; 1.527 ns                                ; EEPROM:EEPROM_inst|EEPROM[0]                        ; EEPROM:EEPROM_inst|EEPROM_read[8]   ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.060 ns                  ; 1.467 ns                 ;
; 1.532 ns                                ; MDIO:MDIO_inst|preamble2[4]                         ; MDIO:MDIO_inst|preamble2[0]         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.483 ns                 ;
; 1.537 ns                                ; EEPROM:EEPROM_inst|This_IP[21]                      ; EEPROM:EEPROM_inst|This_IP[22]      ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.488 ns                 ;
; 1.543 ns                                ; MDIO:MDIO_inst|mask[1]                              ; MDIO:MDIO_inst|mask[1]              ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.494 ns                 ;
; 1.551 ns                                ; EEPROM:EEPROM_inst|IP_ready                         ; EEPROM:EEPROM_inst|IP_ready         ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.049 ns                  ; 1.502 ns                 ;
; 1.575 ns                                ; EEPROM:EEPROM_inst|This_IP[7]                       ; EEPROM:EEPROM_inst|This_IP[8]       ; PHY_MDIO_clk ; PHY_MDIO_clk ; 0.000 ns                   ; -0.052 ns                  ; 1.523 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                     ;              ;              ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                           ; From Clock   ; To Clock     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+
; -1.869 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[94]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[30]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 0.684 ns                 ;
; -1.868 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[81]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[17]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 0.685 ns                 ;
; -1.866 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[80]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[16]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 0.687 ns                 ;
; -1.857 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[65]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[1]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 0.696 ns                 ;
; -1.856 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[73]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[9]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 0.697 ns                 ;
; -1.854 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[66]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[2]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 0.699 ns                 ;
; -1.841 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[38]                   ; Rx_MAC:Rx_MAC_inst|FromIP[6]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 0.712 ns                 ;
; -1.723 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[60]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[4]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 0.830 ns                 ;
; -1.714 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[52]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[4]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 0.839 ns                 ;
; -1.689 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[107]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[43]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 0.864 ns                 ;
; -1.689 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[48]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[0]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 0.864 ns                 ;
; -1.688 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[88]                   ; Rx_MAC:Rx_MAC_inst|ToPort[8]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.554 ns                   ; 0.866 ns                 ;
; -1.687 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[26]                   ; Rx_MAC:Rx_MAC_inst|To_IP[26]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 0.866 ns                 ;
; -1.686 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[92]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[28]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 0.867 ns                 ;
; -1.679 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[7]                    ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[7]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.541 ns                   ; 0.862 ns                 ;
; -1.675 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[79]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[15]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 0.878 ns                 ;
; -1.675 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[87]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[23]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 0.878 ns                 ;
; -1.675 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[89]                   ; Rx_MAC:Rx_MAC_inst|ToPort[9]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.554 ns                   ; 0.879 ns                 ;
; -1.674 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[77]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[13]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 0.879 ns                 ;
; -1.674 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[70]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[6]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 0.879 ns                 ;
; -1.674 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[76]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[12]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 0.879 ns                 ;
; -1.674 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[36]                   ; Rx_MAC:Rx_MAC_inst|FromIP[4]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 0.879 ns                 ;
; -1.674 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[59]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[11]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 0.879 ns                 ;
; -1.673 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[64]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[0]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 0.880 ns                 ;
; -1.673 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[57]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[9]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 0.880 ns                 ;
; -1.672 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[69]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[5]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 0.881 ns                 ;
; -1.662 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[101]                  ; Rx_MAC:Rx_MAC_inst|FromPort[5]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.555 ns                   ; 0.893 ns                 ;
; -1.661 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[56]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[0]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.541 ns                   ; 0.880 ns                 ;
; -1.661 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[90]                   ; Rx_MAC:Rx_MAC_inst|ToPort[10]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.554 ns                   ; 0.893 ns                 ;
; -1.660 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[30]                   ; Rx_MAC:Rx_MAC_inst|To_IP[30]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.554 ns                   ; 0.894 ns                 ;
; -1.659 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[102]                  ; Rx_MAC:Rx_MAC_inst|FromPort[6]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.555 ns                   ; 0.896 ns                 ;
; -1.658 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[28]                   ; Rx_MAC:Rx_MAC_inst|To_IP[28]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 0.895 ns                 ;
; -1.479 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[69]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[21]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.552 ns                   ; 1.073 ns                 ;
; -1.478 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[69]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[13]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.552 ns                   ; 1.074 ns                 ;
; -1.461 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[91]                   ; Rx_MAC:Rx_MAC_inst|ToPort[11]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.554 ns                   ; 1.093 ns                 ;
; -1.442 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[48]                   ; Rx_MAC:Rx_MAC_inst|FromIP[16]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.552 ns                   ; 1.110 ns                 ;
; -1.417 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[71]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[15]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.552 ns                   ; 1.135 ns                 ;
; -1.416 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[54]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[6]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 1.137 ns                 ;
; -1.391 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[31]                   ; Rx_MAC:Rx_MAC_inst|To_IP[31]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.554 ns                   ; 1.163 ns                 ;
; -1.387 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[9]                    ; Rx_MAC:Rx_MAC_inst|To_IP[9]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.552 ns                   ; 1.165 ns                 ;
; -1.342 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[50]                   ; Rx_MAC:Rx_MAC_inst|FromIP[18]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.544 ns                   ; 1.202 ns                 ;
; -1.336 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[88]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[24]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.555 ns                   ; 1.219 ns                 ;
; -1.328 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[42]                   ; Rx_MAC:Rx_MAC_inst|FromIP[10]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.551 ns                   ; 1.223 ns                 ;
; -1.325 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[105]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[41]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.544 ns                   ; 1.219 ns                 ;
; -1.324 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[105]                  ; Rx_MAC:Rx_MAC_inst|FromPort[9]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.544 ns                   ; 1.220 ns                 ;
; -1.321 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[99]                   ; Rx_MAC:Rx_MAC_inst|FromPort[3]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.544 ns                   ; 1.223 ns                 ;
; -1.321 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[99]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[35]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.544 ns                   ; 1.223 ns                 ;
; -1.312 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[46]                   ; Rx_MAC:Rx_MAC_inst|FromIP[14]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.552 ns                   ; 1.240 ns                 ;
; -1.307 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[108]                  ; Rx_MAC:Rx_MAC_inst|FromPort[12]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.557 ns                   ; 1.250 ns                 ;
; -1.303 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[108]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[44]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.557 ns                   ; 1.254 ns                 ;
; -1.278 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[13]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[13]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.271 ns                 ;
; -1.273 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[37]                   ; Rx_MAC:Rx_MAC_inst|FromIP[5]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 1.280 ns                 ;
; -1.272 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[11]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[11]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.550 ns                   ; 1.278 ns                 ;
; -1.271 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[34]                   ; Rx_MAC:Rx_MAC_inst|FromIP[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.552 ns                   ; 1.281 ns                 ;
; -1.267 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[89]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[25]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 1.286 ns                 ;
; -1.267 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[15]                   ; Rx_MAC:Rx_MAC_inst|To_IP[15]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.552 ns                   ; 1.285 ns                 ;
; -1.264 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[51]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[3]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 1.289 ns                 ;
; -1.251 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[49]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[1]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 1.302 ns                 ;
; -1.246 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[12]                   ; Rx_MAC:Rx_MAC_inst|num_blocks[12]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.540 ns                   ; 1.294 ns                 ;
; -1.240 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[5]                    ; Rx_MAC:Rx_MAC_inst|To_IP[5]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.540 ns                   ; 1.300 ns                 ;
; -1.234 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[62]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[6]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.541 ns                   ; 1.307 ns                 ;
; -1.227 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[63]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[7]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.541 ns                   ; 1.314 ns                 ;
; -1.218 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[19]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[19]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.331 ns                 ;
; -1.176 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[57]                   ; Rx_MAC:Rx_MAC_inst|FromIP[25]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.552 ns                   ; 1.376 ns                 ;
; -1.174 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[26]                   ; Rx_MAC:Rx_MAC_inst|IP_lease[26]~_Duplicate_2 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.551 ns                   ; 1.377 ns                 ;
; -1.167 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[14]                   ; Rx_MAC:Rx_MAC_inst|To_IP[14]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.554 ns                   ; 1.387 ns                 ;
; -1.166 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[55]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[7]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.551 ns                   ; 1.385 ns                 ;
; -1.161 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[100]                  ; Rx_MAC:Rx_MAC_inst|FromPort[4]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.557 ns                   ; 1.396 ns                 ;
; -1.158 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[91]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[27]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 1.395 ns                 ;
; -1.149 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[109]                  ; Rx_MAC:Rx_MAC_inst|FromPort[13]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.557 ns                   ; 1.408 ns                 ;
; -1.149 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[109]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[45]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.557 ns                   ; 1.408 ns                 ;
; -1.149 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[74]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[18]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.554 ns                   ; 1.405 ns                 ;
; -1.149 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[29]                   ; Rx_MAC:Rx_MAC_inst|To_IP[29]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.559 ns                   ; 1.410 ns                 ;
; -1.145 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[28]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[28]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.550 ns                   ; 1.405 ns                 ;
; -1.138 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[45]                   ; Rx_MAC:Rx_MAC_inst|FromIP[13]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.551 ns                   ; 1.413 ns                 ;
; -1.137 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[16]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[16]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.412 ns                 ;
; -1.136 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[20]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[20]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.413 ns                 ;
; -1.135 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[94]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[46]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.414 ns                 ;
; -1.131 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[93]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[45]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.546 ns                   ; 1.415 ns                 ;
; -1.123 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[9]                    ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[9]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.541 ns                   ; 1.418 ns                 ;
; -1.122 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[78]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[22]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.545 ns                   ; 1.423 ns                 ;
; -1.118 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[50]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[2]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.555 ns                   ; 1.437 ns                 ;
; -1.114 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[96]                   ; Rx_MAC:Rx_MAC_inst|FromPort[0]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.552 ns                   ; 1.438 ns                 ;
; -1.114 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[96]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[32]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.552 ns                   ; 1.438 ns                 ;
; -1.113 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[106]                  ; Rx_MAC:Rx_MAC_inst|FromPort[10]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.436 ns                 ;
; -1.111 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[79]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[23]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.542 ns                   ; 1.431 ns                 ;
; -1.108 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[106]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[42]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.441 ns                 ;
; -1.105 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[98]                   ; Rx_MAC:Rx_MAC_inst|FromPort[2]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.444 ns                 ;
; -1.103 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[98]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[34]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.446 ns                 ;
; -1.089 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[101]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[37]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.558 ns                   ; 1.469 ns                 ;
; -1.087 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[95]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[31]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.462 ns                 ;
; -1.087 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[104]                  ; Rx_MAC:Rx_MAC_inst|FromPort[8]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.552 ns                   ; 1.465 ns                 ;
; -1.087 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[104]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[40]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.552 ns                   ; 1.465 ns                 ;
; -1.077 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[111]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[47]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.472 ns                 ;
; -1.075 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[111]                  ; Rx_MAC:Rx_MAC_inst|FromPort[15]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.474 ns                 ;
; -1.073 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[70]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[14]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.556 ns                   ; 1.483 ns                 ;
; -1.069 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[107]                  ; Rx_MAC:Rx_MAC_inst|FromPort[11]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.563 ns                   ; 1.494 ns                 ;
; -1.063 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[7]                    ; Rx_MAC:Rx_MAC_inst|To_IP[7]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.540 ns                   ; 1.477 ns                 ;
; -1.055 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[110]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[46]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.494 ns                 ;
; -1.054 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[110]                  ; Rx_MAC:Rx_MAC_inst|FromPort[14]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.495 ns                 ;
; -1.049 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[29]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[29]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.556 ns                   ; 1.507 ns                 ;
; -1.041 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[26]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[26]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.550 ns                   ; 1.509 ns                 ;
; -1.031 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[61]                   ; Rx_MAC:Rx_MAC_inst|FromIP[29]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.552 ns                   ; 1.521 ns                 ;
; -1.031 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[81]                   ; Rx_MAC:Rx_MAC_inst|ToPort[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.562 ns                   ; 1.531 ns                 ;
; -1.026 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[27]                   ; Rx_MAC:Rx_MAC_inst|IP_lease[27]~_Duplicate_2 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.557 ns                   ; 1.531 ns                 ;
; -1.021 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[61]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[13]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.551 ns                   ; 1.530 ns                 ;
; -1.018 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[0]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.565 ns                   ; 1.547 ns                 ;
; -1.013 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[40]                   ; Rx_MAC:Rx_MAC_inst|FromIP[8]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.555 ns                   ; 1.542 ns                 ;
; -0.995 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[103]                  ; Rx_MAC:Rx_MAC_inst|FromPort[7]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.554 ns                 ;
; -0.995 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[27]                   ; Rx_MAC:Rx_MAC_inst|To_IP[27]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.559 ns                   ; 1.564 ns                 ;
; -0.994 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[103]                  ; Rx_MAC:Rx_MAC_inst|FromMAC[39]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.555 ns                 ;
; -0.992 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[25]                   ; Rx_MAC:Rx_MAC_inst|IP_lease[25]~_Duplicate_2 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.557 ns                   ; 1.565 ns                 ;
; -0.991 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[14]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[14]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.551 ns                   ; 1.560 ns                 ;
; -0.988 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[25]                   ; Rx_MAC:Rx_MAC_inst|To_IP[25]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.557 ns                   ; 1.569 ns                 ;
; -0.985 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[82]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[18]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.552 ns                   ; 1.567 ns                 ;
; -0.984 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[58]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[2]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.551 ns                   ; 1.567 ns                 ;
; -0.983 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[10]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[10]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.541 ns                   ; 1.558 ns                 ;
; -0.978 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[27]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[27]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.556 ns                   ; 1.578 ns                 ;
; -0.971 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[43]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_IP[27]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.552 ns                   ; 1.581 ns                 ;
; -0.970 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[92]                   ; Rx_MAC:Rx_MAC_inst|ToPort[12]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.579 ns                 ;
; -0.963 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[5]                    ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[5]     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.540 ns                   ; 1.577 ns                 ;
; -0.963 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[26]                   ; Rx_MAC:Rx_MAC_inst|Length[10]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.547 ns                   ; 1.584 ns                 ;
; -0.962 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[16]                   ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[16]    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.540 ns                   ; 1.578 ns                 ;
; -0.953 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[87]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[31]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 1.600 ns                 ;
; -0.938 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[67]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[11]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 1.615 ns                 ;
; -0.938 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[66]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[10]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.556 ns                   ; 1.618 ns                 ;
; -0.937 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[26]                   ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[26]    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.541 ns                   ; 1.604 ns                 ;
; -0.936 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[20]                   ; Rx_MAC:Rx_MAC_inst|To_IP[20]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.540 ns                   ; 1.604 ns                 ;
; -0.934 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[20]                   ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[20]    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.540 ns                   ; 1.606 ns                 ;
; -0.931 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[2]                    ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[2]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.565 ns                   ; 1.634 ns                 ;
; -0.925 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[45]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_IP[29]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.548 ns                   ; 1.623 ns                 ;
; -0.919 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[57]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[1]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.551 ns                   ; 1.632 ns                 ;
; -0.911 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[17]                   ; Rx_MAC:Rx_MAC_inst|To_IP[17]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.540 ns                   ; 1.629 ns                 ;
; -0.910 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[53]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[5]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 1.643 ns                 ;
; -0.910 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[17]                   ; Rx_MAC:Rx_MAC_inst|Length[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.540 ns                   ; 1.630 ns                 ;
; -0.907 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[13]                   ; Rx_MAC:Rx_MAC_inst|To_IP[13]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.552 ns                   ; 1.645 ns                 ;
; -0.904 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[77]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[29]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.548 ns                   ; 1.644 ns                 ;
; -0.895 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[37]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_IP[21]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.550 ns                   ; 1.655 ns                 ;
; -0.895 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[8]                    ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[8]     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.554 ns                   ; 1.659 ns                 ;
; -0.893 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[50]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[2]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 1.660 ns                 ;
; -0.889 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[12]                   ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[12]    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.554 ns                   ; 1.665 ns                 ;
; -0.888 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[12]                   ; Rx_MAC:Rx_MAC_inst|To_IP[12]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.554 ns                   ; 1.666 ns                 ;
; -0.884 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[97]                   ; Rx_MAC:Rx_MAC_inst|FromPort[1]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.665 ns                 ;
; -0.884 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[97]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[33]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.665 ns                 ;
; -0.884 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[10]                   ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[10]    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.552 ns                   ; 1.668 ns                 ;
; -0.881 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[80]                   ; Rx_MAC:Rx_MAC_inst|ToPort[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.562 ns                   ; 1.681 ns                 ;
; -0.876 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[90]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[26]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.545 ns                   ; 1.669 ns                 ;
; -0.876 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[51]                   ; Rx_MAC:Rx_MAC_inst|FromIP[19]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.552 ns                   ; 1.676 ns                 ;
; -0.874 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[55]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[7]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 1.679 ns                 ;
; -0.871 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[55]                   ; Rx_MAC:Rx_MAC_inst|FromIP[23]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.552 ns                   ; 1.681 ns                 ;
; -0.867 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[75]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[11]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.541 ns                   ; 1.674 ns                 ;
; -0.865 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[75]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[19]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.541 ns                   ; 1.676 ns                 ;
; -0.864 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[59]                   ; Rx_MAC:Rx_MAC_inst|FromIP[27]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.550 ns                   ; 1.686 ns                 ;
; -0.859 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[3]                    ; Rx_MAC:Rx_MAC_inst|To_IP[3]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.540 ns                   ; 1.681 ns                 ;
; -0.857 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[17]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[17]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.692 ns                 ;
; -0.851 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[53]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[5]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 1.702 ns                 ;
; -0.847 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[52]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[4]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 1.706 ns                 ;
; -0.840 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[47]                   ; Rx_MAC:Rx_MAC_inst|FromIP[15]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.554 ns                   ; 1.714 ns                 ;
; -0.824 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[54]                   ; Rx_MAC:Rx_MAC_inst|FromIP[22]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.548 ns                   ; 1.724 ns                 ;
; -0.823 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[46]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_IP[30]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.548 ns                   ; 1.725 ns                 ;
; -0.821 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[81]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[33]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.561 ns                   ; 1.740 ns                 ;
; -0.812 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[8]                    ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[8]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.543 ns                   ; 1.731 ns                 ;
; -0.810 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[64]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[16]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.543 ns                   ; 1.733 ns                 ;
; -0.794 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[64]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[8]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.544 ns                   ; 1.750 ns                 ;
; -0.794 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[33]                   ; Rx_MAC:Rx_MAC_inst|FromIP[1]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.554 ns                   ; 1.760 ns                 ;
; -0.788 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[30]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[30]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.556 ns                   ; 1.768 ns                 ;
; -0.781 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[44]                   ; Rx_MAC:Rx_MAC_inst|FromIP[12]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.544 ns                   ; 1.763 ns                 ;
; -0.776 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[21]                   ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[21]    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.540 ns                   ; 1.764 ns                 ;
; -0.775 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[21]                   ; Rx_MAC:Rx_MAC_inst|To_IP[21]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.540 ns                   ; 1.765 ns                 ;
; -0.771 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[78]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[30]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.778 ns                 ;
; -0.771 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[78]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[14]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.778 ns                 ;
; -0.770 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[82]                   ; Rx_MAC:Rx_MAC_inst|ToPort[2]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.548 ns                   ; 1.778 ns                 ;
; -0.766 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[16]                   ; Rx_MAC:Rx_MAC_inst|To_IP[16]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.540 ns                   ; 1.774 ns                 ;
; -0.766 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[16]                   ; Rx_MAC:Rx_MAC_inst|Length[0]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.540 ns                   ; 1.774 ns                 ;
; -0.764 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[65]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[9]             ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.544 ns                   ; 1.780 ns                 ;
; -0.764 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[83]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[27]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 1.789 ns                 ;
; -0.764 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[52]                   ; Rx_MAC:Rx_MAC_inst|FromIP[20]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.535 ns                   ; 1.771 ns                 ;
; -0.760 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[74]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[10]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.789 ns                 ;
; -0.755 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[0]                    ; Rx_MAC:Rx_MAC_inst|To_IP[0]                  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.552 ns                   ; 1.797 ns                 ;
; -0.753 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[22]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[22]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.554 ns                   ; 1.801 ns                 ;
; -0.743 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[26]                   ; Rx_MAC:Rx_MAC_inst|DHCP_IP[26]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.552 ns                   ; 1.809 ns                 ;
; -0.735 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[60]                   ; Rx_MAC:Rx_MAC_inst|ARP_PC_MAC[12]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.551 ns                   ; 1.816 ns                 ;
; -0.734 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[3]                    ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[3]     ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.540 ns                   ; 1.806 ns                 ;
; -0.731 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[18]                   ; Rx_MAC:Rx_MAC_inst|To_IP[18]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.540 ns                   ; 1.809 ns                 ;
; -0.727 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[18]                   ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[18]    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.540 ns                   ; 1.813 ns                 ;
; -0.723 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[19]                   ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[19]    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.540 ns                   ; 1.817 ns                 ;
; -0.720 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[19]                   ; Rx_MAC:Rx_MAC_inst|To_IP[19]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.540 ns                   ; 1.820 ns                 ;
; -0.720 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[11]                   ; Rx_MAC:Rx_MAC_inst|To_IP[11]                 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 1.833 ns                 ;
; -0.719 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[11]                   ; Rx_MAC:Rx_MAC_inst|PC_sequence_number[11]    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 1.834 ns                 ;
; -0.719 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[25]                   ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[25]           ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.556 ns                   ; 1.837 ns                 ;
; -0.704 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[6]                    ; Rx_MAC:Rx_MAC_inst|ping_data[22][6]          ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.557 ns                   ; 1.853 ns                 ;
; -0.701 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[82]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[26]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.541 ns                   ; 1.840 ns                 ;
; -0.695 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[94]                   ; Rx_MAC:Rx_MAC_inst|ToPort[14]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.549 ns                   ; 1.854 ns                 ;
; -0.691 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[71]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[7]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 1.845 ns                 ;
; -0.687 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[80]                   ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[24]            ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.568 ns                   ; 1.881 ns                 ;
; -0.684 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[56]                   ; Rx_MAC:Rx_MAC_inst|UDP_check[8]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.553 ns                   ; 1.869 ns                 ;
; -0.676 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[85]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[21]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.536 ns                   ; 1.860 ns                 ;
; -0.676 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[58]                   ; Rx_MAC:Rx_MAC_inst|FromIP[26]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.552 ns                   ; 1.876 ns                 ;
; -0.672 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[43]                   ; Rx_MAC:Rx_MAC_inst|FromIP[11]                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.554 ns                   ; 1.882 ns                 ;
; -0.668 ns                               ; Rx_MAC:Rx_MAC_inst|PHY_output[84]                   ; Rx_MAC:Rx_MAC_inst|FromMAC[20]               ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 0.000 ns                   ; 2.551 ns                   ; 1.883 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                              ;              ;              ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+--------------+--------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; Slack ; Required tsu ; Actual tsu ; From                                                                                                                                          ; To                                                                                                                           ; To Clock     ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; N/A   ; None         ; 5.566 ns   ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 5.566 ns   ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 5.566 ns   ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 5.566 ns   ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 3.466 ns   ; PHY_RX[2]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[6]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 3.325 ns   ; PHY_RX[0]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 3.293 ns   ; ATLAS_A12                                                                                                                                     ; NWire_rcv:SPD|d0                                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; 3.247 ns   ; ATLAS_A8                                                                                                                                      ; NWire_rcv:MDC[2].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A   ; None         ; 3.203 ns   ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                            ; PHY_RX_CLOCK ;
; N/A   ; None         ; 3.177 ns   ; ATLAS_A11                                                                                                                                     ; NWire_rcv:P_MIC|d0                                                                                                           ; PHY_CLK125   ;
; N/A   ; None         ; 3.157 ns   ; PHY_RX[2]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 3.135 ns   ; PHY_RX[1]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 3.033 ns   ; PHY_RX[1]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[5]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 2.996 ns   ; PHY_RX[3]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 2.956 ns   ; ATLAS_A9                                                                                                                                      ; NWire_rcv:MDC[1].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A   ; None         ; 2.940 ns   ; PHY_RX[0]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[4]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 2.742 ns   ; PHY_RX[3]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[7]                                                                                               ; PHY_RX_CLOCK ;
; N/A   ; None         ; 2.554 ns   ; ATLAS_A7                                                                                                                                      ; NWire_rcv:MDC[3].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A   ; None         ; 2.542 ns   ; ATLAS_A10                                                                                                                                     ; NWire_rcv:MDC[0].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A   ; None         ; 0.398 ns   ; ATLAS_C22                                                                                                                                     ; cdc_sync:cdc_c22|q1[0]                                                                                                       ; PHY_CLK125   ;
; N/A   ; None         ; 0.378 ns   ; ATLAS_C23                                                                                                                                     ; cdc_sync:cdc_c23|q1[0]                                                                                                       ; PHY_CLK125   ;
; N/A   ; None         ; 0.325 ns   ; ATLAS_A4                                                                                                                                      ; NWire_rcv:m_ver2|d0                                                                                                          ; PHY_CLK125   ;
; N/A   ; None         ; 0.179 ns   ; ATLAS_A2                                                                                                                                      ; NWire_rcv:m_ver4|d0                                                                                                          ; PHY_CLK125   ;
; N/A   ; None         ; 0.130 ns   ; ATLAS_A3                                                                                                                                      ; NWire_rcv:m_ver3|d0                                                                                                          ; PHY_CLK125   ;
; N/A   ; None         ; 0.119 ns   ; ATLAS_A5                                                                                                                                      ; NWire_rcv:p_ser|d0                                                                                                           ; PHY_CLK125   ;
; N/A   ; None         ; 0.066 ns   ; ATLAS_A6                                                                                                                                      ; NWire_rcv:m_ser|d0                                                                                                           ; PHY_CLK125   ;
; N/A   ; None         ; 0.048 ns   ; ATLAS_C15                                                                                                                                     ; debounce:de_PTT|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A   ; None         ; -0.027 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|LED                                                                                                     ; PHY_CLK125   ;
; N/A   ; None         ; -0.027 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[17]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.027 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[16]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.027 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[19]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.027 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[18]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.027 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[21]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.027 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[23]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.027 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[22]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.027 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[20]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.027 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[15]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.027 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[13]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.027 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[14]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.027 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[12]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.072 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[6]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.072 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[5]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.072 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[7]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.072 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[4]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.072 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[11]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.072 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[10]                                                                                             ; PHY_CLK125   ;
; N/A   ; None         ; -0.072 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[9]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.072 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[8]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.072 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[1]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.072 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[3]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.072 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[0]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.072 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[2]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -0.749 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0] ; PHY_CLK125   ;
; N/A   ; None         ; -1.265 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[6]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -1.265 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[4]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -1.265 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[5]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -1.265 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[3]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -1.265 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[1]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -1.265 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[2]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -1.265 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[0]                                                                                                   ; PHY_CLK125   ;
; N/A   ; None         ; -1.711 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[2]                                                                                                    ; PHY_CLK125   ;
; N/A   ; None         ; -1.711 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[0]                                                                                                    ; PHY_CLK125   ;
; N/A   ; None         ; -1.711 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[1]                                                                                                    ; PHY_CLK125   ;
; N/A   ; None         ; -2.349 ns  ; IN2                                                                                                                                           ; debounce:de_PTT|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A   ; None         ; -2.869 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|MDIO                                                                                                          ; PHY_CLK125   ;
; N/A   ; None         ; -3.167 ns  ; PHY_MDIO                                                                                                                                      ; MDIO:MDIO_inst|temp_reg_data[0]                                                                                              ; PHY_CLK125   ;
; N/A   ; None         ; -3.482 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[4]                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; -3.482 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[3]                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; -3.482 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[0]                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; -3.482 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[2]                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; -3.482 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[1]                                                                                                 ; PHY_CLK125   ;
; N/A   ; None         ; -4.176 ns  ; IN1                                                                                                                                           ; debounce:de_dot|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A   ; None         ; -4.176 ns  ; IN0                                                                                                                                           ; debounce:de_dash|pb_history[0]                                                                                               ; PHY_CLK125   ;
; N/A   ; None         ; -4.323 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|write[0]                                                                                                      ; PHY_CLK125   ;
; N/A   ; None         ; -4.428 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|write_done                                                                                                    ; PHY_CLK125   ;
; N/A   ; None         ; -5.144 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|REG_data[0][9]                                                                                                ; PHY_CLK125   ;
; N/A   ; None         ; -5.299 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|previous_speed                                                                                                ; PHY_CLK125   ;
; N/A   ; None         ; -6.271 ns  ; CONFIG                                                                                                                                        ; EEPROM:EEPROM_inst|This_MAC[0]                                                                                               ; PHY_CLK125   ;
; N/A   ; None         ; -6.749 ns  ; CONFIG                                                                                                                                        ; EEPROM:EEPROM_inst|This_IP[0]                                                                                                ; PHY_CLK125   ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                                                                                 ; To                                                                                                                                           ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+
; N/A   ; None         ; 20.045 ns  ; MDIO:MDIO_inst|write[3]                                                                                                                                                              ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 19.976 ns  ; MDIO:MDIO_inst|write[0]                                                                                                                                                              ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 19.803 ns  ; MDIO:MDIO_inst|write[2]                                                                                                                                                              ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 19.683 ns  ; MDIO:MDIO_inst|write[1]                                                                                                                                                              ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 19.530 ns  ; MDIO:MDIO_inst|write[3]                                                                                                                                                              ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 19.461 ns  ; MDIO:MDIO_inst|write[0]                                                                                                                                                              ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 19.288 ns  ; MDIO:MDIO_inst|write[2]                                                                                                                                                              ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 19.168 ns  ; MDIO:MDIO_inst|write[1]                                                                                                                                                              ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 17.935 ns  ; MDIO:MDIO_inst|read[0]                                                                                                                                                               ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 17.823 ns  ; MDIO:MDIO_inst|read[2]                                                                                                                                                               ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 17.649 ns  ; MDIO:MDIO_inst|read[1]                                                                                                                                                               ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 17.481 ns  ; MDIO:MDIO_inst|read[2]                                                                                                                                                               ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 17.472 ns  ; MDIO:MDIO_inst|read[0]                                                                                                                                                               ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 17.187 ns  ; MDIO:MDIO_inst|read[1]                                                                                                                                                               ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 16.869 ns  ; EEPROM:EEPROM_inst|CS                                                                                                                                                                ; NODE_ADDR_CS                                                                                                                                 ; PHY_CLK125 ;
; N/A   ; None         ; 16.722 ns  ; MDIO:MDIO_inst|MDIO                                                                                                                                                                  ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 16.354 ns  ; EEPROM:EEPROM_inst|SI                                                                                                                                                                ; SI                                                                                                                                           ; PHY_CLK125 ;
; N/A   ; None         ; 15.530 ns  ; MDIO:MDIO_inst|MDIO2                                                                                                                                                                 ; PHY_MDIO                                                                                                                                     ; PHY_CLK125 ;
; N/A   ; None         ; 15.274 ns  ; PHY_MDIO_clk                                                                                                                                                                         ; PHY_MDC                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 15.145 ns  ; EEPROM:EEPROM_inst|SCK                                                                                                                                                               ; SCK                                                                                                                                          ; PHY_CLK125 ;
; N/A   ; None         ; 14.763 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[0] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 14.755 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_bfg:auto_generated|counter2a[1] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 14.359 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[7]                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 14.303 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|stage4_reg                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 14.189 ns  ; Led_control:Control_LED1|LED                                                                                                                                                         ; RAM_A6                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 13.993 ns  ; NWire_xmit:CCxmit|id[0]                                                                                                                                                              ; ATLAS_C20                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 13.819 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[7]                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 13.740 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 13.571 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|stage2_reg                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 13.034 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SDO  ; PHY_CLK125 ;
; N/A   ; None         ; 12.926 ns  ; I2C_Master:I2C_Master_inst|SDA_I                                                                                                                                                     ; ATLAS_A21                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 12.888 ns  ; Led_flash:Flash_LED11|LED                                                                                                                                                            ; RAM_A13                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 12.739 ns  ; Led_flash:Flash_LED9|LED                                                                                                                                                             ; RAM_A11                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 12.723 ns  ; I2C_Master:I2C_Master_inst|SCL_I                                                                                                                                                     ; ATLAS_A20                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 12.640 ns  ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q1                                                                                                                                                ; ATLAS_C20                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 12.571 ns  ; NWire_xmit:P_IQPWM|id[0]                                                                                                                                                             ; ATLAS_C19                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 12.328 ns  ; Led_control:Control_LED0|LED                                                                                                                                                         ; RAM_A0                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 12.305 ns  ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q1                                                                                                                                               ; ATLAS_C19                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 12.286 ns  ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q23                                                                                                                                               ; ATLAS_C20                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 12.280 ns  ; NWire_xmit:P_IQPWM|NW_state.NW_DATA_Q23                                                                                                                                              ; ATLAS_C19                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 12.105 ns  ; NWire_rcv:SPD|DIFF_CLK.xr2                                                                                                                                                           ; ATLAS_C21                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 11.793 ns  ; Led_flash:Flash_LED10|LED                                                                                                                                                            ; RAM_A12                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 11.573 ns  ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                                                                                                 ; NCONFIG                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 11.540 ns  ; Led_flash:Flash_LED5|LED                                                                                                                                                             ; RAM_A5                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 11.490 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_SCE  ; PHY_CLK125 ;
; N/A   ; None         ; 11.326 ns  ; Led_flash:Flash_LED1|LED                                                                                                                                                             ; RAM_A1                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 11.311 ns  ; Led_flash:Flash_LED4|LED                                                                                                                                                             ; RAM_A4                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 11.082 ns  ; Led_flash:Flash_LED7|LED                                                                                                                                                             ; RAM_A7                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 11.072 ns  ; Led_flash:Flash_LED2|LED                                                                                                                                                             ; RAM_A2                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 10.671 ns  ; Tx_MAC:Tx_MAC_inst|TD[0]                                                                                                                                                             ; PHY_TX[0]                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 10.550 ns  ; Tx_MAC:Tx_MAC_inst|TD[3]                                                                                                                                                             ; PHY_TX[3]                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 10.415 ns  ; NWire_xmit:M_LRAudio|id[0]                                                                                                                                                           ; ATLAS_C24                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 10.238 ns  ; Tx_MAC:Tx_MAC_inst|TD[2]                                                                                                                                                             ; PHY_TX[2]                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 10.211 ns  ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23                                                                                                                                            ; ATLAS_C24                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 10.004 ns  ; Led_flash:Flash_LED8|LED                                                                                                                                                             ; RAM_A10                                                                                                                                      ; PHY_CLK125 ;
; N/A   ; None         ; 9.967 ns   ; Tx_MAC:Tx_MAC_inst|Tx_CTL                                                                                                                                                            ; PHY_TX_EN                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 9.896 ns   ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q1                                                                                                                                             ; ATLAS_C24                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 9.760 ns   ; Led_flash:Flash_LED3|LED                                                                                                                                                             ; RAM_A3                                                                                                                                       ; PHY_CLK125 ;
; N/A   ; None         ; 9.440 ns   ; Tx_MAC:Tx_MAC_inst|TD[1]                                                                                                                                                             ; PHY_TX[1]                                                                                                                                    ; PHY_CLK125 ;
; N/A   ; None         ; 8.209 ns   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]                                                                                        ; PHY_TX_CLOCK                                                                                                                                 ; PHY_CLK125 ;
; N/A   ; None         ; 8.182 ns   ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]                                                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DCLK ; PHY_CLK125 ;
; N/A   ; None         ; 6.736 ns   ; HB_counter[25]                                                                                                                                                                       ; HEART_BEAT                                                                                                                                   ; PHY_CLK125 ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; Minimum Slack ; Required th ; Actual th ; From                                                                                                                                          ; To                                                                                                                           ; To Clock     ;
+---------------+-------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; N/A           ; None        ; 6.940 ns  ; CONFIG                                                                                                                                        ; EEPROM:EEPROM_inst|This_IP[0]                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; 6.462 ns  ; CONFIG                                                                                                                                        ; EEPROM:EEPROM_inst|This_MAC[0]                                                                                               ; PHY_CLK125   ;
; N/A           ; None        ; 5.490 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|previous_speed                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; 5.335 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|REG_data[0][9]                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; 4.619 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|write_done                                                                                                    ; PHY_CLK125   ;
; N/A           ; None        ; 4.514 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|write[0]                                                                                                      ; PHY_CLK125   ;
; N/A           ; None        ; 4.367 ns  ; IN1                                                                                                                                           ; debounce:de_dot|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; 4.367 ns  ; IN0                                                                                                                                           ; debounce:de_dash|pb_history[0]                                                                                               ; PHY_CLK125   ;
; N/A           ; None        ; 3.673 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[4]                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; 3.673 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[3]                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; 3.673 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[0]                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; 3.673 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[2]                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; 3.673 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|loop_count[1]                                                                                                 ; PHY_CLK125   ;
; N/A           ; None        ; 3.358 ns  ; PHY_MDIO                                                                                                                                      ; MDIO:MDIO_inst|temp_reg_data[0]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 3.060 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|MDIO                                                                                                          ; PHY_CLK125   ;
; N/A           ; None        ; 2.540 ns  ; IN2                                                                                                                                           ; debounce:de_PTT|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; 1.902 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[2]                                                                                                    ; PHY_CLK125   ;
; N/A           ; None        ; 1.902 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[0]                                                                                                    ; PHY_CLK125   ;
; N/A           ; None        ; 1.902 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|address[1]                                                                                                    ; PHY_CLK125   ;
; N/A           ; None        ; 1.456 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[6]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 1.456 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[4]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 1.456 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[5]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 1.456 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[3]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 1.456 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[1]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 1.456 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[2]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 1.456 ns  ; MODE2                                                                                                                                         ; MDIO:MDIO_inst|preamble[0]                                                                                                   ; PHY_CLK125   ;
; N/A           ; None        ; 0.940 ns  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|cycloneii_asmiblock2~ALTERA_DATA0 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0] ; PHY_CLK125   ;
; N/A           ; None        ; 0.263 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[6]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.263 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[5]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.263 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[7]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.263 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[4]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.263 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[11]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.263 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[10]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.263 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[9]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.263 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[8]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.263 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[1]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.263 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[3]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.263 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[0]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.263 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[2]                                                                                              ; PHY_CLK125   ;
; N/A           ; None        ; 0.218 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|LED                                                                                                     ; PHY_CLK125   ;
; N/A           ; None        ; 0.218 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[17]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.218 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[16]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.218 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[19]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.218 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[18]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.218 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[21]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.218 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[23]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.218 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[22]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.218 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[20]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.218 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[15]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.218 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[13]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.218 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[14]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.218 ns  ; PHY_DV                                                                                                                                        ; Led_flash:Flash_LED1|counter[12]                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; 0.143 ns  ; ATLAS_C15                                                                                                                                     ; debounce:de_PTT|pb_history[0]                                                                                                ; PHY_CLK125   ;
; N/A           ; None        ; 0.125 ns  ; ATLAS_A6                                                                                                                                      ; NWire_rcv:m_ser|d0                                                                                                           ; PHY_CLK125   ;
; N/A           ; None        ; 0.072 ns  ; ATLAS_A5                                                                                                                                      ; NWire_rcv:p_ser|d0                                                                                                           ; PHY_CLK125   ;
; N/A           ; None        ; 0.061 ns  ; ATLAS_A3                                                                                                                                      ; NWire_rcv:m_ver3|d0                                                                                                          ; PHY_CLK125   ;
; N/A           ; None        ; 0.012 ns  ; ATLAS_A2                                                                                                                                      ; NWire_rcv:m_ver4|d0                                                                                                          ; PHY_CLK125   ;
; N/A           ; None        ; -0.134 ns ; ATLAS_A4                                                                                                                                      ; NWire_rcv:m_ver2|d0                                                                                                          ; PHY_CLK125   ;
; N/A           ; None        ; -0.187 ns ; ATLAS_C23                                                                                                                                     ; cdc_sync:cdc_c23|q1[0]                                                                                                       ; PHY_CLK125   ;
; N/A           ; None        ; -0.207 ns ; ATLAS_C22                                                                                                                                     ; cdc_sync:cdc_c22|q1[0]                                                                                                       ; PHY_CLK125   ;
; N/A           ; None        ; -2.351 ns ; ATLAS_A10                                                                                                                                     ; NWire_rcv:MDC[0].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A           ; None        ; -2.363 ns ; ATLAS_A7                                                                                                                                      ; NWire_rcv:MDC[3].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A           ; None        ; -2.551 ns ; PHY_RX[3]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[7]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -2.749 ns ; PHY_RX[0]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[4]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -2.765 ns ; ATLAS_A9                                                                                                                                      ; NWire_rcv:MDC[1].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A           ; None        ; -2.805 ns ; PHY_RX[3]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -2.842 ns ; PHY_RX[1]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[5]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -2.944 ns ; PHY_RX[1]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -2.966 ns ; PHY_RX[2]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -2.986 ns ; ATLAS_A11                                                                                                                                     ; NWire_rcv:P_MIC|d0                                                                                                           ; PHY_CLK125   ;
; N/A           ; None        ; -3.012 ns ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                            ; PHY_RX_CLOCK ;
; N/A           ; None        ; -3.056 ns ; ATLAS_A8                                                                                                                                      ; NWire_rcv:MDC[2].M_IQ|d0                                                                                                     ; PHY_CLK125   ;
; N/A           ; None        ; -3.102 ns ; ATLAS_A12                                                                                                                                     ; NWire_rcv:SPD|d0                                                                                                             ; PHY_CLK125   ;
; N/A           ; None        ; -3.134 ns ; PHY_RX[0]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -3.275 ns ; PHY_RX[2]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|PHY_byte[6]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -5.375 ns ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -5.375 ns ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -5.375 ns ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                               ; PHY_RX_CLOCK ;
; N/A           ; None        ; -5.375 ns ; PHY_DV                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                               ; PHY_RX_CLOCK ;
+---------------+-------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin                              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; ATLAS_A20                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_A21                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_C19                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_C20                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_C21                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ATLAS_C24                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A0                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A1                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A2                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A3                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A4                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A5                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A6                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A7                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A8                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A9                           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A10                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A11                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A12                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_A13                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEART_BEAT                       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX[0]                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX[1]                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX[2]                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX[3]                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX_CLOCK                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_TX_EN                        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_MDC                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_RESET_N                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SCK                              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SI                               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; NODE_ADDR_CS                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; NCONFIG                          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; cycloneii_asmiblock2~ALTERA_DCLK ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; cycloneii_asmiblock2~ALTERA_SCE  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; cycloneii_asmiblock2~ALTERA_SDO  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PHY_MDIO                         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+--------------------------------------------------------------------------------------+
; Input Transition Times                                                               ;
+-----------------------------------+--------------+-----------------+-----------------+
; Pin                               ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------------------------+--------------+-----------------+-----------------+
; PHY_INT_N                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK_25MHZ                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_MDIO                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_CLK125                        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_DV                            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MODE2                             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX_CLOCK                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CONFIG                            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cycloneii_asmiblock2~ALTERA_DATA0 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[0]                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[2]                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[1]                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PHY_RX[3]                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_C23                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_C22                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_C15                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN2                               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN0                               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN1                               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A12                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A6                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A3                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A5                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A2                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A4                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A9                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A8                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A10                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A7                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ATLAS_A11                         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-----------------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ATLAS_A20                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-009 s                 ; 3.76e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-009 s                ; 3.76e-009 s                ; Yes                       ; Yes                       ;
; ATLAS_A21                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00569 V          ; 0.066 V                              ; 0.016 V                              ; 6.89e-010 s                 ; 6.77e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00569 V         ; 0.066 V                             ; 0.016 V                             ; 6.89e-010 s                ; 6.77e-010 s                ; Yes                       ; Yes                       ;
; ATLAS_C19                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00569 V          ; 0.066 V                              ; 0.016 V                              ; 6.89e-010 s                 ; 6.77e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00569 V         ; 0.066 V                             ; 0.016 V                             ; 6.89e-010 s                ; 6.77e-010 s                ; Yes                       ; Yes                       ;
; ATLAS_C20                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00569 V          ; 0.066 V                              ; 0.016 V                              ; 6.89e-010 s                 ; 6.77e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00569 V         ; 0.066 V                             ; 0.016 V                             ; 6.89e-010 s                ; 6.77e-010 s                ; Yes                       ; Yes                       ;
; ATLAS_C21                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00569 V          ; 0.066 V                              ; 0.016 V                              ; 6.89e-010 s                 ; 6.77e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00569 V         ; 0.066 V                             ; 0.016 V                             ; 6.89e-010 s                ; 6.77e-010 s                ; Yes                       ; Yes                       ;
; ATLAS_C24                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; RAM_A0                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A1                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A2                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A3                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; RAM_A4                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A5                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; RAM_A6                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A7                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; RAM_A8                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; RAM_A9                           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; RAM_A10                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; RAM_A11                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-009 s                 ; 3.76e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-009 s                ; 3.76e-009 s                ; Yes                       ; Yes                       ;
; RAM_A12                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; RAM_A13                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; HEART_BEAT                       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[0]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[1]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[2]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[3]                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX_CLOCK                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX_EN                        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; PHY_MDC                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; PHY_RESET_N                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.34 V              ; -0.00494 V          ; 0.078 V                              ; 0.02 V                               ; 9.09e-010 s                 ; 8.86e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.34 V             ; -0.00494 V         ; 0.078 V                             ; 0.02 V                              ; 9.09e-010 s                ; 8.86e-010 s                ; Yes                       ; Yes                       ;
; SCK                              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; SI                               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; NODE_ADDR_CS                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; NCONFIG                          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_DCLK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-007 V                  ; 2.34 V              ; -0.00834 V          ; 0.106 V                              ; 0.015 V                              ; 6.53e-010 s                 ; 5.54e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-007 V                 ; 2.34 V             ; -0.00834 V         ; 0.106 V                             ; 0.015 V                             ; 6.53e-010 s                ; 5.54e-010 s                ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_SCE  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.64e-007 V                  ; 2.34 V              ; -0.00313 V          ; 0.188 V                              ; 0.034 V                              ; 1.58e-009 s                 ; 1.58e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.64e-007 V                 ; 2.34 V             ; -0.00313 V         ; 0.188 V                             ; 0.034 V                             ; 1.58e-009 s                ; 1.58e-009 s                ; Yes                       ; Yes                       ;
; cycloneii_asmiblock2~ALTERA_SDO  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.64e-007 V                  ; 2.34 V              ; -0.00313 V          ; 0.188 V                              ; 0.034 V                              ; 1.58e-009 s                 ; 1.58e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.64e-007 V                 ; 2.34 V             ; -0.00313 V         ; 0.188 V                             ; 0.034 V                             ; 1.58e-009 s                ; 1.58e-009 s                ; Yes                       ; Yes                       ;
; PHY_MDIO                         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-007 V                  ; 2.34 V              ; -0.0034 V           ; 0.118 V                              ; 0.019 V                              ; 8.67e-010 s                 ; 1.08e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-007 V                 ; 2.34 V             ; -0.0034 V          ; 0.118 V                             ; 0.019 V                             ; 8.67e-010 s                ; 1.08e-009 s                ; Yes                       ; Yes                       ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ATLAS_A20     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-009 s                 ; 2.37e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-009 s                ; 2.37e-009 s                ; No                        ; Yes                       ;
; ATLAS_A21     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; ATLAS_C19     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; ATLAS_C20     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; ATLAS_C21     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; ATLAS_C24     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; RAM_A0        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A3        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; RAM_A4        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A5        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; RAM_A6        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A7        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; RAM_A8        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; RAM_A9        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; RAM_A10       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; RAM_A11       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-009 s                 ; 2.37e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-009 s                ; 2.37e-009 s                ; No                        ; Yes                       ;
; RAM_A12       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; RAM_A13       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; HEART_BEAT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; PHY_TX[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX_CLOCK  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_TX_EN     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_MDC       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; PHY_RESET_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; SCK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SI            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; NODE_ADDR_CS  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; NCONFIG       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PHY_MDIO      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-008 V                  ; 2.7 V               ; -0.0208 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-010 s                 ; 6.71e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-008 V                 ; 2.7 V              ; -0.0208 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-010 s                ; 6.71e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Sep 13 20:10:59 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Metis -c Metis --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "PHY_RX_CLOCK" is an undefined clock
Warning: PLL "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" input frequency requirement of 48.0 MHz overrides default required fmax of 25.0 MHz -- Slack information will be reported
Warning: PLL "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" input frequency requirement of 12.5 MHz overrides default required fmax of 25.0 MHz -- Slack information will be reported
Warning: PLL "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" input frequency requirement of 0.8 MHz overrides default required fmax of 25.0 MHz -- Slack information will be reported
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Rx_MAC:Rx_MAC_inst|PHY_100T_state" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is -4.45 ns for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" between source register "reset" and destination register "NWire_rcv:m_ver4|DB_LEN[3][0]"
    Info: + Largest register to register requirement is 0.570 ns
        Info: + Setup relationship between source and destination is 0.833 ns
            Info: + Latch edge is 1.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" is 20.833 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.702 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.023 ns
            Info: + Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" to destination register is 4.401 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 2604; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.348 ns) + CELL(0.680 ns) = 4.401 ns; Loc. = FF_X61_Y25_N5; Fanout = 4; REG Node = 'NWire_rcv:m_ver4|DB_LEN[3][0]'
                Info: Total cell delay = 0.680 ns ( 15.45 % )
                Info: Total interconnect delay = 3.721 ns ( 84.55 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to source register is 4.424 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G7; Fanout = 677; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.371 ns) + CELL(0.680 ns) = 4.424 ns; Loc. = FF_X43_Y19_N25; Fanout = 1220; REG Node = 'reset'
                Info: Total cell delay = 0.680 ns ( 15.37 % )
                Info: Total interconnect delay = 3.744 ns ( 84.63 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 5.020 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X43_Y19_N25; Fanout = 1220; REG Node = 'reset'
        Info: 2: + IC(0.441 ns) + CELL(0.177 ns) = 0.618 ns; Loc. = LCCOMB_X43_Y19_N2; Fanout = 395; COMB Node = 'IF_rst~0'
        Info: 3: + IC(2.206 ns) + CELL(0.177 ns) = 3.001 ns; Loc. = LCCOMB_X60_Y26_N18; Fanout = 72; COMB Node = 'NWire_rcv:m_ver4|DB_LEN[2][5]~1'
        Info: 4: + IC(1.224 ns) + CELL(0.795 ns) = 5.020 ns; Loc. = FF_X61_Y25_N5; Fanout = 4; REG Node = 'NWire_rcv:m_ver4|DB_LEN[3][0]'
        Info: Total cell delay = 1.149 ns ( 22.89 % )
        Info: Total interconnect delay = 3.871 ns ( 77.11 % )
Warning: Can't achieve timing requirement Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]' along 1233 path(s). See Report window for details.
Info: Slack time is 7.774 ns for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" between source register "EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]" and destination register "ASMI_interface:ASMI_int_inst|address[22]"
    Info: Fmax is 40.9 MHz (period= 24.452 ns)
    Info: + Largest register to register requirement is 19.764 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 21.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 40.000 ns with inverted offset of 21.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 1.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 40.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.004 ns
            Info: + Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to destination register is 4.421 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.368 ns) + CELL(0.680 ns) = 4.421 ns; Loc. = FF_X18_Y23_N13; Fanout = 6; REG Node = 'ASMI_interface:ASMI_int_inst|address[22]'
                Info: Total cell delay = 0.680 ns ( 15.38 % )
                Info: Total interconnect delay = 3.741 ns ( 84.62 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to source register is 4.417 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.364 ns) + CELL(0.680 ns) = 4.417 ns; Loc. = FF_X37_Y14_N5; Fanout = 2; REG Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]'
                Info: Total cell delay = 0.680 ns ( 15.40 % )
                Info: Total interconnect delay = 3.737 ns ( 84.60 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 11.990 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X37_Y14_N5; Fanout = 2; REG Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|dffpipe_pe9:rs_bwp|dffe13a[1]'
        Info: 2: + IC(0.579 ns) + CELL(0.552 ns) = 1.131 ns; Loc. = LCCOMB_X37_Y14_N8; Fanout = 2; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~3'
        Info: 3: + IC(0.000 ns) + CELL(0.073 ns) = 1.204 ns; Loc. = LCCOMB_X37_Y14_N10; Fanout = 2; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~5'
        Info: 4: + IC(0.000 ns) + CELL(0.607 ns) = 1.811 ns; Loc. = LCCOMB_X37_Y14_N12; Fanout = 1; COMB Node = 'EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_7gh1:auto_generated|op_1~6'
        Info: 5: + IC(1.188 ns) + CELL(0.408 ns) = 3.407 ns; Loc. = LCCOMB_X35_Y16_N6; Fanout = 1; COMB Node = 'ASMI_interface:ASMI_int_inst|LessThan0~0'
        Info: 6: + IC(1.514 ns) + CELL(0.177 ns) = 5.098 ns; Loc. = LCCOMB_X33_Y21_N26; Fanout = 4; COMB Node = 'ASMI_interface:ASMI_int_inst|LessThan0~2'
        Info: 7: + IC(1.625 ns) + CELL(0.177 ns) = 6.900 ns; Loc. = LCCOMB_X22_Y22_N0; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|always0~0'
        Info: 8: + IC(1.141 ns) + CELL(0.552 ns) = 8.593 ns; Loc. = LCCOMB_X17_Y23_N0; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~1'
        Info: 9: + IC(0.000 ns) + CELL(0.073 ns) = 8.666 ns; Loc. = LCCOMB_X17_Y23_N2; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~4'
        Info: 10: + IC(0.000 ns) + CELL(0.073 ns) = 8.739 ns; Loc. = LCCOMB_X17_Y23_N4; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~7'
        Info: 11: + IC(0.000 ns) + CELL(0.073 ns) = 8.812 ns; Loc. = LCCOMB_X17_Y23_N6; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~10'
        Info: 12: + IC(0.000 ns) + CELL(0.073 ns) = 8.885 ns; Loc. = LCCOMB_X17_Y23_N8; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~13'
        Info: 13: + IC(0.000 ns) + CELL(0.073 ns) = 8.958 ns; Loc. = LCCOMB_X17_Y23_N10; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~16'
        Info: 14: + IC(0.000 ns) + CELL(0.073 ns) = 9.031 ns; Loc. = LCCOMB_X17_Y23_N12; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~19'
        Info: 15: + IC(0.000 ns) + CELL(0.073 ns) = 9.104 ns; Loc. = LCCOMB_X17_Y23_N14; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~22'
        Info: 16: + IC(0.000 ns) + CELL(0.073 ns) = 9.177 ns; Loc. = LCCOMB_X17_Y23_N16; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~25'
        Info: 17: + IC(0.000 ns) + CELL(0.073 ns) = 9.250 ns; Loc. = LCCOMB_X17_Y23_N18; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~28'
        Info: 18: + IC(0.000 ns) + CELL(0.073 ns) = 9.323 ns; Loc. = LCCOMB_X17_Y23_N20; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~31'
        Info: 19: + IC(0.000 ns) + CELL(0.073 ns) = 9.396 ns; Loc. = LCCOMB_X17_Y23_N22; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~34'
        Info: 20: + IC(0.000 ns) + CELL(0.073 ns) = 9.469 ns; Loc. = LCCOMB_X17_Y23_N24; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~37'
        Info: 21: + IC(0.000 ns) + CELL(0.073 ns) = 9.542 ns; Loc. = LCCOMB_X17_Y23_N26; Fanout = 2; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~40'
        Info: 22: + IC(0.000 ns) + CELL(0.607 ns) = 10.149 ns; Loc. = LCCOMB_X17_Y23_N28; Fanout = 1; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~42'
        Info: 23: + IC(0.471 ns) + CELL(0.177 ns) = 10.797 ns; Loc. = LCCOMB_X18_Y23_N24; Fanout = 1; COMB Node = 'ASMI_interface:ASMI_int_inst|Add3~44'
        Info: 24: + IC(0.728 ns) + CELL(0.465 ns) = 11.990 ns; Loc. = FF_X18_Y23_N13; Fanout = 6; REG Node = 'ASMI_interface:ASMI_int_inst|address[22]'
        Info: Total cell delay = 4.744 ns ( 39.57 % )
        Info: Total interconnect delay = 7.246 ns ( 60.43 % )
Info: Slack time is -1.002 ns for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" between source register "EEPROM:EEPROM_inst|This_IP[6]" and destination register "Assigned_IP_valid"
    Info: + Largest register to register requirement is 2.581 ns
        Info: + Setup relationship between source and destination is 1.535 ns
            Info: + Latch edge is 1.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PHY_MDIO_clk" is 400.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 1.286 ns
            Info: + Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to destination register is 4.425 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G7; Fanout = 677; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.372 ns) + CELL(0.680 ns) = 4.425 ns; Loc. = FF_X33_Y17_N25; Fanout = 63; REG Node = 'Assigned_IP_valid'
                Info: Total cell delay = 0.680 ns ( 15.37 % )
                Info: Total interconnect delay = 3.745 ns ( 84.63 % )
            Info: - Longest clock path from clock "PHY_MDIO_clk" to source register is 3.139 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X37_Y3_N9; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
                Info: 2: + IC(1.122 ns) + CELL(0.000 ns) = 1.122 ns; Loc. = CLKCTRL_G18; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
                Info: 3: + IC(1.337 ns) + CELL(0.680 ns) = 3.139 ns; Loc. = FF_X32_Y20_N9; Fanout = 4; REG Node = 'EEPROM:EEPROM_inst|This_IP[6]'
                Info: Total cell delay = 0.680 ns ( 21.66 % )
                Info: Total interconnect delay = 2.459 ns ( 78.34 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 3.583 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X32_Y20_N9; Fanout = 4; REG Node = 'EEPROM:EEPROM_inst|This_IP[6]'
        Info: 2: + IC(0.630 ns) + CELL(0.486 ns) = 1.116 ns; Loc. = LCCOMB_X32_Y20_N4; Fanout = 1; COMB Node = 'Equal1~1'
        Info: 3: + IC(0.860 ns) + CELL(0.324 ns) = 2.300 ns; Loc. = LCCOMB_X33_Y17_N22; Fanout = 1; COMB Node = 'Equal1~4'
        Info: 4: + IC(0.313 ns) + CELL(0.421 ns) = 3.034 ns; Loc. = LCCOMB_X33_Y17_N6; Fanout = 1; COMB Node = 'Assigned_IP_valid~1'
        Info: 5: + IC(0.257 ns) + CELL(0.177 ns) = 3.468 ns; Loc. = LCCOMB_X33_Y17_N24; Fanout = 1; COMB Node = 'Assigned_IP_valid~2'
        Info: 6: + IC(0.000 ns) + CELL(0.115 ns) = 3.583 ns; Loc. = FF_X33_Y17_N25; Fanout = 63; REG Node = 'Assigned_IP_valid'
        Info: Total cell delay = 1.523 ns ( 42.51 % )
        Info: Total interconnect delay = 2.060 ns ( 57.49 % )
Warning: Can't achieve timing requirement Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]' along 31 path(s). See Report window for details.
Info: Slack time is -2.861 ns for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" between source register "IF_Line_in" and destination register "I2C_Master:I2C_Master_inst|state[2]"
    Info: + Largest register to register requirement is -0.251 ns
        Info: + Setup relationship between source and destination is 0.001 ns
            Info: + Latch edge is 0.001 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" is 1250.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" is 20.833 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.012 ns
            Info: + Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" to destination register is 4.404 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G9; Fanout = 20; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
                Info: 3: + IC(1.351 ns) + CELL(0.680 ns) = 4.404 ns; Loc. = FF_X38_Y17_N27; Fanout = 19; REG Node = 'I2C_Master:I2C_Master_inst|state[2]'
                Info: Total cell delay = 0.680 ns ( 15.44 % )
                Info: Total interconnect delay = 3.724 ns ( 84.56 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" to source register is 4.416 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 2604; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.363 ns) + CELL(0.680 ns) = 4.416 ns; Loc. = FF_X39_Y17_N11; Fanout = 4; REG Node = 'IF_Line_in'
                Info: Total cell delay = 0.680 ns ( 15.40 % )
                Info: Total interconnect delay = 3.736 ns ( 84.60 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 2.610 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X39_Y17_N11; Fanout = 4; REG Node = 'IF_Line_in'
        Info: 2: + IC(0.447 ns) + CELL(0.486 ns) = 0.933 ns; Loc. = LCCOMB_X39_Y17_N18; Fanout = 2; COMB Node = 'I2C_Master:I2C_Master_inst|setup[2]~0'
        Info: 3: + IC(0.493 ns) + CELL(0.177 ns) = 1.603 ns; Loc. = LCCOMB_X38_Y17_N6; Fanout = 3; COMB Node = 'I2C_Master:I2C_Master_inst|Selector1~0'
        Info: 4: + IC(0.282 ns) + CELL(0.177 ns) = 2.062 ns; Loc. = LCCOMB_X38_Y17_N16; Fanout = 1; COMB Node = 'I2C_Master:I2C_Master_inst|Selector1~2'
        Info: 5: + IC(0.256 ns) + CELL(0.177 ns) = 2.495 ns; Loc. = LCCOMB_X38_Y17_N26; Fanout = 1; COMB Node = 'I2C_Master:I2C_Master_inst|Selector1~3'
        Info: 6: + IC(0.000 ns) + CELL(0.115 ns) = 2.610 ns; Loc. = FF_X38_Y17_N27; Fanout = 19; REG Node = 'I2C_Master:I2C_Master_inst|state[2]'
        Info: Total cell delay = 1.132 ns ( 43.37 % )
        Info: Total interconnect delay = 1.478 ns ( 56.63 % )
Warning: Can't achieve timing requirement Clock Setup: 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]' along 19 path(s). See Report window for details.
Info: Slack time is -2.081 ns for clock "PHY_CLK125" between source register "IF_Q_PWM[12]" and destination register "NWire_xmit:P_IQPWM|DIFF_CLK.id0[12]"
    Info: + Largest register to register requirement is -1.265 ns
        Info: + Setup relationship between source and destination is 0.125 ns
            Info: + Latch edge is 0.166 ns
                Info: Clock period of Destination clock "PHY_CLK125" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.041 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" is 20.833 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.150 ns
            Info: + Shortest clock path from clock "PHY_CLK125" to destination register is 3.268 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'PHY_CLK125'
                Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'PHY_CLK125~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G5; Fanout = 1391; COMB Node = 'PHY_CLK125~inputclkctrl'
                Info: 4: + IC(1.373 ns) + CELL(0.680 ns) = 3.268 ns; Loc. = FF_X41_Y21_N23; Fanout = 1; REG Node = 'NWire_xmit:P_IQPWM|DIFF_CLK.id0[12]'
                Info: Total cell delay = 1.698 ns ( 51.96 % )
                Info: Total interconnect delay = 1.570 ns ( 48.04 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" to source register is 4.418 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 2604; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.365 ns) + CELL(0.680 ns) = 4.418 ns; Loc. = FF_X41_Y21_N27; Fanout = 1; REG Node = 'IF_Q_PWM[12]'
                Info: Total cell delay = 0.680 ns ( 15.39 % )
                Info: Total interconnect delay = 3.738 ns ( 84.61 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 0.816 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X41_Y21_N27; Fanout = 1; REG Node = 'IF_Q_PWM[12]'
        Info: 2: + IC(0.374 ns) + CELL(0.327 ns) = 0.701 ns; Loc. = LCCOMB_X41_Y21_N22; Fanout = 1; COMB Node = 'NWire_xmit:P_IQPWM|DIFF_CLK.id0[12]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.816 ns; Loc. = FF_X41_Y21_N23; Fanout = 1; REG Node = 'NWire_xmit:P_IQPWM|DIFF_CLK.id0[12]'
        Info: Total cell delay = 0.442 ns ( 54.17 % )
        Info: Total interconnect delay = 0.374 ns ( 45.83 % )
Warning: Can't achieve timing requirement Clock Setup: 'PHY_CLK125' along 121 path(s). See Report window for details.
Info: Slack time is 30.235 ns for clock "PHY_MDIO_clk" between source register "write_PHY" and destination register "MDIO:MDIO_inst|preamble[0]"
    Info: + Largest register to register requirement is 36.943 ns
        Info: + Setup relationship between source and destination is 38.465 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "PHY_MDIO_clk" is 400.000 ns with inverted offset of 200.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 1.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.282 ns
            Info: + Shortest clock path from clock "PHY_MDIO_clk" to destination register is 3.140 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X37_Y3_N9; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
                Info: 2: + IC(1.122 ns) + CELL(0.000 ns) = 1.122 ns; Loc. = CLKCTRL_G18; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
                Info: 3: + IC(1.338 ns) + CELL(0.680 ns) = 3.140 ns; Loc. = FF_X41_Y15_N1; Fanout = 3; REG Node = 'MDIO:MDIO_inst|preamble[0]'
                Info: Total cell delay = 0.680 ns ( 21.66 % )
                Info: Total interconnect delay = 2.460 ns ( 78.34 % )
            Info: - Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to source register is 4.422 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G7; Fanout = 677; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.369 ns) + CELL(0.680 ns) = 4.422 ns; Loc. = FF_X39_Y16_N21; Fanout = 3; REG Node = 'write_PHY'
                Info: Total cell delay = 0.680 ns ( 15.38 % )
                Info: Total interconnect delay = 3.742 ns ( 84.62 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 6.708 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X39_Y16_N21; Fanout = 3; REG Node = 'write_PHY'
        Info: 2: + IC(1.575 ns) + CELL(0.496 ns) = 2.071 ns; Loc. = LCCOMB_X41_Y15_N30; Fanout = 3; COMB Node = 'MDIO:MDIO_inst|loop_count[2]~5'
        Info: 3: + IC(0.742 ns) + CELL(0.177 ns) = 2.990 ns; Loc. = LCCOMB_X42_Y14_N30; Fanout = 1; COMB Node = 'MDIO:MDIO_inst|preamble[0]~7'
        Info: 4: + IC(0.767 ns) + CELL(0.177 ns) = 3.934 ns; Loc. = LCCOMB_X43_Y13_N28; Fanout = 2; COMB Node = 'MDIO:MDIO_inst|preamble[0]~8'
        Info: 5: + IC(1.255 ns) + CELL(0.472 ns) = 5.661 ns; Loc. = LCCOMB_X41_Y15_N28; Fanout = 7; COMB Node = 'MDIO:MDIO_inst|preamble[0]~11'
        Info: 6: + IC(0.252 ns) + CELL(0.795 ns) = 6.708 ns; Loc. = FF_X41_Y15_N1; Fanout = 3; REG Node = 'MDIO:MDIO_inst|preamble[0]'
        Info: Total cell delay = 2.117 ns ( 31.56 % )
        Info: Total interconnect delay = 4.591 ns ( 68.44 % )
Info: No valid register-to-register data paths exist for clock "CLK_25MHZ"
Info: Slack time is 12.657 ns for clock "PHY_RX_CLOCK" between source register "Rx_MAC:Rx_MAC_inst|Rx_enable" and destination register "PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[13]"
    Info: Fmax is 68.09 MHz (period= 14.686 ns)
    Info: + Largest register to register requirement is 19.736 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 20.000 ns
                Info: Clock period of Destination clock "PHY_RX_CLOCK" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PHY_RX_CLOCK" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.024 ns
            Info: + Shortest clock path from clock "PHY_RX_CLOCK" to destination register is 5.786 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
                Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X34_Y43_N8; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
                Info: 3: + IC(0.777 ns) + CELL(0.941 ns) = 2.692 ns; Loc. = FF_X34_Y42_N13; Fanout = 120; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state'
                Info: 4: + IC(1.075 ns) + CELL(0.000 ns) = 3.767 ns; Loc. = CLKCTRL_G14; Fanout = 1572; COMB Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state~clkctrl'
                Info: 5: + IC(1.339 ns) + CELL(0.680 ns) = 5.786 ns; Loc. = FF_X56_Y20_N1; Fanout = 3; REG Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[13]'
                Info: Total cell delay = 2.595 ns ( 44.85 % )
                Info: Total interconnect delay = 3.191 ns ( 55.15 % )
            Info: - Longest clock path from clock "PHY_RX_CLOCK" to source register is 5.810 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
                Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X34_Y43_N8; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
                Info: 3: + IC(0.777 ns) + CELL(0.941 ns) = 2.692 ns; Loc. = FF_X34_Y42_N13; Fanout = 120; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state'
                Info: 4: + IC(1.075 ns) + CELL(0.000 ns) = 3.767 ns; Loc. = CLKCTRL_G14; Fanout = 1572; COMB Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state~clkctrl'
                Info: 5: + IC(1.363 ns) + CELL(0.680 ns) = 5.810 ns; Loc. = FF_X38_Y20_N9; Fanout = 4; REG Node = 'Rx_MAC:Rx_MAC_inst|Rx_enable'
                Info: Total cell delay = 2.595 ns ( 44.66 % )
                Info: Total interconnect delay = 3.215 ns ( 55.34 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: - Micro setup delay of destination is -0.021 ns
    Info: - Longest register to register delay is 7.079 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X38_Y20_N9; Fanout = 4; REG Node = 'Rx_MAC:Rx_MAC_inst|Rx_enable'
        Info: 2: + IC(2.045 ns) + CELL(0.437 ns) = 2.482 ns; Loc. = LCCOMB_X56_Y20_N30; Fanout = 9; COMB Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|_~0'
        Info: 3: + IC(0.896 ns) + CELL(0.324 ns) = 3.702 ns; Loc. = LCCOMB_X57_Y21_N18; Fanout = 4; COMB Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|_~0'
        Info: 4: + IC(0.295 ns) + CELL(0.177 ns) = 4.174 ns; Loc. = LCCOMB_X57_Y21_N12; Fanout = 4; COMB Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|_~1'
        Info: 5: + IC(0.751 ns) + CELL(0.327 ns) = 5.252 ns; Loc. = LCCOMB_X55_Y21_N20; Fanout = 4; COMB Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|_~2'
        Info: 6: + IC(0.498 ns) + CELL(0.177 ns) = 5.927 ns; Loc. = LCCOMB_X56_Y21_N30; Fanout = 2; COMB Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|cntr_cout[11]~0'
        Info: 7: + IC(0.556 ns) + CELL(0.481 ns) = 6.964 ns; Loc. = LCCOMB_X56_Y20_N0; Fanout = 1; COMB Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[13]~1'
        Info: 8: + IC(0.000 ns) + CELL(0.115 ns) = 7.079 ns; Loc. = FF_X56_Y20_N1; Fanout = 3; REG Node = 'PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nhk1:auto_generated|a_graycounter_rjc:wrptr_g1p|counter10a[13]'
        Info: Total cell delay = 2.038 ns ( 28.79 % )
        Info: Total interconnect delay = 5.041 ns ( 71.21 % )
Info: Minimum slack time is 533 ps for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" between source register "NWire_rcv:SPD|DIFF_CLK.xd1[4]" and destination memory "SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4~porta_datain_reg0"
    Info: + Shortest register to memory delay is 0.963 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X23_Y33_N17; Fanout = 1; REG Node = 'NWire_rcv:SPD|DIFF_CLK.xd1[4]'
        Info: 2: + IC(0.876 ns) + CELL(0.087 ns) = 0.963 ns; Loc. = M9K_X24_Y33_N0; Fanout = 0; MEM Node = 'SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4~porta_datain_reg0'
        Info: Total cell delay = 0.087 ns ( 9.03 % )
        Info: Total interconnect delay = 0.876 ns ( 90.97 % )
    Info: - Smallest register to memory requirement is 0.430 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 1.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" is 20.833 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 1.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" is 20.833 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.437 ns
            Info: + Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" to destination memory is 4.806 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 2604; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.322 ns) + CELL(1.111 ns) = 4.806 ns; Loc. = M9K_X24_Y33_N0; Fanout = 0; MEM Node = 'SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_q9l1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a4~porta_datain_reg0'
                Info: Total cell delay = 1.111 ns ( 23.12 % )
                Info: Total interconnect delay = 3.695 ns ( 76.88 % )
            Info: - Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]" to source register is 4.369 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G8; Fanout = 2604; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(1.316 ns) + CELL(0.680 ns) = 4.369 ns; Loc. = FF_X23_Y33_N17; Fanout = 1; REG Node = 'NWire_rcv:SPD|DIFF_CLK.xd1[4]'
                Info: Total cell delay = 0.680 ns ( 15.56 % )
                Info: Total interconnect delay = 3.689 ns ( 84.44 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.254 ns
Info: Minimum slack time is 646 ps for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" between source register "ASMI_interface:ASMI_int_inst|NCONFIG" and destination register "ASMI_interface:ASMI_int_inst|NCONFIG"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X18_Y22_N17; Fanout = 3; REG Node = 'ASMI_interface:ASMI_int_inst|NCONFIG'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X18_Y22_N16; Fanout = 1; COMB Node = 'ASMI_interface:ASMI_int_inst|NCONFIG~1'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X18_Y22_N17; Fanout = 3; REG Node = 'ASMI_interface:ASMI_int_inst|NCONFIG'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 21.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 40.000 ns with inverted offset of 21.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 21.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" is 40.000 ns with inverted offset of 21.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to destination register is 4.421 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.368 ns) + CELL(0.680 ns) = 4.421 ns; Loc. = FF_X18_Y22_N17; Fanout = 3; REG Node = 'ASMI_interface:ASMI_int_inst|NCONFIG'
                Info: Total cell delay = 0.680 ns ( 15.38 % )
                Info: Total interconnect delay = 3.741 ns ( 84.62 % )
            Info: - Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]" to source register is 4.421 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(1.368 ns) + CELL(0.680 ns) = 4.421 ns; Loc. = FF_X18_Y22_N17; Fanout = 3; REG Node = 'ASMI_interface:ASMI_int_inst|NCONFIG'
                Info: Total cell delay = 0.680 ns ( 15.38 % )
                Info: Total interconnect delay = 3.741 ns ( 84.62 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is 646 ps for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" between source register "Tx_MAC:Tx_MAC_inst|end_point[1]" and destination register "Tx_MAC:Tx_MAC_inst|end_point[1]"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X23_Y21_N21; Fanout = 2; REG Node = 'Tx_MAC:Tx_MAC_inst|end_point[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X23_Y21_N20; Fanout = 1; COMB Node = 'Tx_MAC:Tx_MAC_inst|Selector165~0'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X23_Y21_N21; Fanout = 2; REG Node = 'Tx_MAC:Tx_MAC_inst|end_point[1]'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 41.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with inverted offset of 41.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 41.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" is 80.000 ns with inverted offset of 41.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to destination register is 4.420 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G7; Fanout = 677; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.367 ns) + CELL(0.680 ns) = 4.420 ns; Loc. = FF_X23_Y21_N21; Fanout = 2; REG Node = 'Tx_MAC:Tx_MAC_inst|end_point[1]'
                Info: Total cell delay = 0.680 ns ( 15.38 % )
                Info: Total interconnect delay = 3.740 ns ( 84.62 % )
            Info: - Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]" to source register is 4.420 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G7; Fanout = 677; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.367 ns) + CELL(0.680 ns) = 4.420 ns; Loc. = FF_X23_Y21_N21; Fanout = 2; REG Node = 'Tx_MAC:Tx_MAC_inst|end_point[1]'
                Info: Total cell delay = 0.680 ns ( 15.38 % )
                Info: Total interconnect delay = 3.740 ns ( 84.62 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is 646 ps for clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" between source register "I2C_Master:I2C_Master_inst|setup[2]" and destination register "I2C_Master:I2C_Master_inst|setup[2]"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X38_Y17_N19; Fanout = 4; REG Node = 'I2C_Master:I2C_Master_inst|setup[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X38_Y17_N18; Fanout = 1; COMB Node = 'I2C_Master:I2C_Master_inst|setup[2]~5'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X38_Y17_N19; Fanout = 4; REG Node = 'I2C_Master:I2C_Master_inst|setup[2]'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 1.535 ns
                Info: Clock period of Destination clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" is 1250.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 1.535 ns
                Info: Clock period of Source clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" is 1250.000 ns with  offset of 1.535 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" to destination register is 4.404 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G9; Fanout = 20; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
                Info: 3: + IC(1.351 ns) + CELL(0.680 ns) = 4.404 ns; Loc. = FF_X38_Y17_N19; Fanout = 4; REG Node = 'I2C_Master:I2C_Master_inst|setup[2]'
                Info: Total cell delay = 0.680 ns ( 15.44 % )
                Info: Total interconnect delay = 3.724 ns ( 84.56 % )
            Info: - Shortest clock path from clock "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]" to source register is 4.404 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]'
                Info: 2: + IC(2.373 ns) + CELL(0.000 ns) = 2.373 ns; Loc. = CLKCTRL_G9; Fanout = 20; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
                Info: 3: + IC(1.351 ns) + CELL(0.680 ns) = 4.404 ns; Loc. = FF_X38_Y17_N19; Fanout = 4; REG Node = 'I2C_Master:I2C_Master_inst|setup[2]'
                Info: Total cell delay = 0.680 ns ( 15.44 % )
                Info: Total interconnect delay = 3.724 ns ( 84.56 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is 646 ps for clock "PHY_CLK125" between source register "NWire_xmit:M_LRAudio|id[31]" and destination register "NWire_xmit:M_LRAudio|id[31]"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X42_Y26_N1; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X42_Y26_N0; Fanout = 1; COMB Node = 'NWire_xmit:M_LRAudio|id~32'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X42_Y26_N1; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PHY_CLK125" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PHY_CLK125" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PHY_CLK125" to destination register is 3.276 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'PHY_CLK125'
                Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'PHY_CLK125~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G5; Fanout = 1391; COMB Node = 'PHY_CLK125~inputclkctrl'
                Info: 4: + IC(1.381 ns) + CELL(0.680 ns) = 3.276 ns; Loc. = FF_X42_Y26_N1; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
                Info: Total cell delay = 1.698 ns ( 51.83 % )
                Info: Total interconnect delay = 1.578 ns ( 48.17 % )
            Info: - Shortest clock path from clock "PHY_CLK125" to source register is 3.276 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'PHY_CLK125'
                Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'PHY_CLK125~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G5; Fanout = 1391; COMB Node = 'PHY_CLK125~inputclkctrl'
                Info: 4: + IC(1.381 ns) + CELL(0.680 ns) = 3.276 ns; Loc. = FF_X42_Y26_N1; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
                Info: Total cell delay = 1.698 ns ( 51.83 % )
                Info: Total interconnect delay = 1.578 ns ( 48.17 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is 646 ps for clock "PHY_MDIO_clk" between source register "EEPROM:EEPROM_inst|CS" and destination register "EEPROM:EEPROM_inst|CS"
    Info: + Shortest register to register delay is 0.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X38_Y15_N9; Fanout = 5; REG Node = 'EEPROM:EEPROM_inst|CS'
        Info: 2: + IC(0.000 ns) + CELL(0.482 ns) = 0.482 ns; Loc. = LCCOMB_X38_Y15_N8; Fanout = 1; COMB Node = 'EEPROM:EEPROM_inst|CS~6'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.597 ns; Loc. = FF_X38_Y15_N9; Fanout = 5; REG Node = 'EEPROM:EEPROM_inst|CS'
        Info: Total cell delay = 0.597 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.049 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PHY_MDIO_clk" is 400.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PHY_MDIO_clk" is 400.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PHY_MDIO_clk" to destination register is 3.143 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X37_Y3_N9; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
                Info: 2: + IC(1.122 ns) + CELL(0.000 ns) = 1.122 ns; Loc. = CLKCTRL_G18; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
                Info: 3: + IC(1.341 ns) + CELL(0.680 ns) = 3.143 ns; Loc. = FF_X38_Y15_N9; Fanout = 5; REG Node = 'EEPROM:EEPROM_inst|CS'
                Info: Total cell delay = 0.680 ns ( 21.64 % )
                Info: Total interconnect delay = 2.463 ns ( 78.36 % )
            Info: - Shortest clock path from clock "PHY_MDIO_clk" to source register is 3.143 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X37_Y3_N9; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
                Info: 2: + IC(1.122 ns) + CELL(0.000 ns) = 1.122 ns; Loc. = CLKCTRL_G18; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
                Info: 3: + IC(1.341 ns) + CELL(0.680 ns) = 3.143 ns; Loc. = FF_X38_Y15_N9; Fanout = 5; REG Node = 'EEPROM:EEPROM_inst|CS'
                Info: Total cell delay = 0.680 ns ( 21.64 % )
                Info: Total interconnect delay = 2.463 ns ( 78.36 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Info: Minimum slack time is -1.869 ns for clock "PHY_RX_CLOCK" between source register "Rx_MAC:Rx_MAC_inst|PHY_output[94]" and destination register "Rx_MAC:Rx_MAC_inst|FromMAC[30]"
    Info: + Shortest register to register delay is 0.684 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X28_Y16_N29; Fanout = 5; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_output[94]'
        Info: 2: + IC(0.392 ns) + CELL(0.177 ns) = 0.569 ns; Loc. = LCCOMB_X28_Y16_N20; Fanout = 1; COMB Node = 'Rx_MAC:Rx_MAC_inst|FromMAC[30]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 0.684 ns; Loc. = FF_X28_Y16_N21; Fanout = 3; REG Node = 'Rx_MAC:Rx_MAC_inst|FromMAC[30]'
        Info: Total cell delay = 0.292 ns ( 42.69 % )
        Info: Total interconnect delay = 0.392 ns ( 57.31 % )
    Info: - Smallest register to register requirement is 2.553 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PHY_RX_CLOCK" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PHY_RX_CLOCK" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 2.602 ns
            Info: + Longest clock path from clock "PHY_RX_CLOCK" to destination register is 5.792 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
                Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X34_Y43_N8; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
                Info: 3: + IC(0.777 ns) + CELL(0.941 ns) = 2.692 ns; Loc. = FF_X34_Y42_N13; Fanout = 120; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state'
                Info: 4: + IC(1.075 ns) + CELL(0.000 ns) = 3.767 ns; Loc. = CLKCTRL_G14; Fanout = 1572; COMB Node = 'Rx_MAC:Rx_MAC_inst|PHY_100T_state~clkctrl'
                Info: 5: + IC(1.345 ns) + CELL(0.680 ns) = 5.792 ns; Loc. = FF_X28_Y16_N21; Fanout = 3; REG Node = 'Rx_MAC:Rx_MAC_inst|FromMAC[30]'
                Info: Total cell delay = 2.595 ns ( 44.80 % )
                Info: Total interconnect delay = 3.197 ns ( 55.20 % )
            Info: - Shortest clock path from clock "PHY_RX_CLOCK" to source register is 3.190 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
                Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X34_Y43_N8; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
                Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.171 ns; Loc. = CLKCTRL_G12; Fanout = 122; COMB Node = 'PHY_RX_CLOCK~inputclkctrl'
                Info: 4: + IC(1.339 ns) + CELL(0.680 ns) = 3.190 ns; Loc. = FF_X28_Y16_N29; Fanout = 5; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_output[94]'
                Info: Total cell delay = 1.654 ns ( 51.85 % )
                Info: Total interconnect delay = 1.536 ns ( 48.15 % )
        Info: - Micro clock to output delay of source is 0.261 ns
        Info: + Micro hold delay of destination is 0.212 ns
Warning: Can't achieve minimum setup and hold requirement PHY_RX_CLOCK along 337 path(s). See Report window for details.
Info: tsu for register "Rx_MAC:Rx_MAC_inst|PHY_byte[1]" (data pin = "PHY_DV", clock pin = "PHY_RX_CLOCK") is 5.566 ns
    Info: + Longest pin to register delay is 8.783 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_239; Fanout = 1; PIN Node = 'PHY_DV'
        Info: 2: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = IOIBUF_X1_Y43_N15; Fanout = 27; COMB Node = 'PHY_DV~input'
        Info: 3: + IC(4.713 ns) + CELL(0.177 ns) = 5.894 ns; Loc. = LCCOMB_X34_Y38_N12; Fanout = 4; COMB Node = 'Rx_MAC:Rx_MAC_inst|PHY_byte[3]~0'
        Info: 4: + IC(2.094 ns) + CELL(0.795 ns) = 8.783 ns; Loc. = FF_X35_Y19_N25; Fanout = 1; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_byte[1]'
        Info: Total cell delay = 1.976 ns ( 22.50 % )
        Info: Total interconnect delay = 6.807 ns ( 77.50 % )
    Info: + Micro setup delay of destination is -0.021 ns
    Info: - Shortest clock path from clock "PHY_RX_CLOCK" to destination register is 3.196 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_210; Fanout = 1; CLK Node = 'PHY_RX_CLOCK'
        Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X34_Y43_N8; Fanout = 2; COMB Node = 'PHY_RX_CLOCK~input'
        Info: 3: + IC(0.197 ns) + CELL(0.000 ns) = 1.171 ns; Loc. = CLKCTRL_G12; Fanout = 122; COMB Node = 'PHY_RX_CLOCK~inputclkctrl'
        Info: 4: + IC(1.345 ns) + CELL(0.680 ns) = 3.196 ns; Loc. = FF_X35_Y19_N25; Fanout = 1; REG Node = 'Rx_MAC:Rx_MAC_inst|PHY_byte[1]'
        Info: Total cell delay = 1.654 ns ( 51.75 % )
        Info: Total interconnect delay = 1.542 ns ( 48.25 % )
Info: tco from clock "PHY_CLK125" to destination pin "PHY_MDIO" through register "MDIO:MDIO_inst|write[3]" is 20.045 ns
    Info: + Longest clock path from clock "PHY_CLK125" to source register is 9.358 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'PHY_CLK125'
        Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'PHY_CLK125~input'
        Info: 3: + IC(2.363 ns) + CELL(-1.846 ns) = 1.535 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
        Info: 4: + IC(2.373 ns) + CELL(0.000 ns) = 3.908 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
        Info: 5: + IC(1.375 ns) + CELL(0.941 ns) = 6.224 ns; Loc. = FF_X37_Y3_N9; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
        Info: 6: + IC(1.122 ns) + CELL(0.000 ns) = 7.346 ns; Loc. = CLKCTRL_G18; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
        Info: 7: + IC(1.332 ns) + CELL(0.680 ns) = 9.358 ns; Loc. = FF_X42_Y13_N9; Fanout = 21; REG Node = 'MDIO:MDIO_inst|write[3]'
        Info: Total cell delay = 0.793 ns ( 8.47 % )
        Info: Total interconnect delay = 8.565 ns ( 91.53 % )
    Info: + Micro clock to output delay of source is 0.261 ns
    Info: + Longest register to pin delay is 10.426 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X42_Y13_N9; Fanout = 21; REG Node = 'MDIO:MDIO_inst|write[3]'
        Info: 2: + IC(1.390 ns) + CELL(0.471 ns) = 1.861 ns; Loc. = LCCOMB_X41_Y15_N26; Fanout = 3; COMB Node = 'MDIO:MDIO_inst|LessThan0~0'
        Info: 3: + IC(1.331 ns) + CELL(0.471 ns) = 3.663 ns; Loc. = LCCOMB_X39_Y19_N10; Fanout = 1; COMB Node = 'MDIO:MDIO_inst|MDIO_inout~3'
        Info: 4: + IC(4.120 ns) + CELL(2.643 ns) = 10.426 ns; Loc. = IOOBUF_X63_Y43_N30; Fanout = 1; COMB Node = 'PHY_MDIO~output'
        Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 10.426 ns; Loc. = PIN_183; Fanout = 0; PIN Node = 'PHY_MDIO'
        Info: Total cell delay = 3.585 ns ( 34.39 % )
        Info: Total interconnect delay = 6.841 ns ( 65.61 % )
Info: th for register "EEPROM:EEPROM_inst|This_IP[0]" (data pin = "CONFIG", clock pin = "PHY_CLK125") is 6.940 ns
    Info: + Longest clock path from clock "PHY_CLK125" to destination register is 9.372 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'PHY_CLK125'
        Info: 2: + IC(0.000 ns) + CELL(1.018 ns) = 1.018 ns; Loc. = IOIBUF_X67_Y22_N1; Fanout = 5; COMB Node = 'PHY_CLK125~input'
        Info: 3: + IC(2.363 ns) + CELL(-1.846 ns) = 1.535 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]'
        Info: 4: + IC(2.373 ns) + CELL(0.000 ns) = 3.908 ns; Loc. = CLKCTRL_G6; Fanout = 369; COMB Node = 'PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
        Info: 5: + IC(1.375 ns) + CELL(0.941 ns) = 6.224 ns; Loc. = FF_X37_Y3_N9; Fanout = 3; CLK Node = 'PHY_MDIO_clk'
        Info: 6: + IC(1.122 ns) + CELL(0.000 ns) = 7.346 ns; Loc. = CLKCTRL_G18; Fanout = 183; COMB Node = 'PHY_MDIO_clk~clkctrl'
        Info: 7: + IC(1.346 ns) + CELL(0.680 ns) = 9.372 ns; Loc. = FF_X36_Y17_N13; Fanout = 4; REG Node = 'EEPROM:EEPROM_inst|This_IP[0]'
        Info: Total cell delay = 0.793 ns ( 8.46 % )
        Info: Total interconnect delay = 8.579 ns ( 91.54 % )
    Info: + Micro hold delay of destination is 0.212 ns
    Info: - Shortest pin to register delay is 2.644 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_92; Fanout = 1; PIN Node = 'CONFIG'
        Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOIBUF_X36_Y0_N1; Fanout = 2; COMB Node = 'CONFIG~input'
        Info: 3: + IC(1.228 ns) + CELL(0.327 ns) = 2.529 ns; Loc. = LCCOMB_X36_Y17_N12; Fanout = 1; COMB Node = 'EEPROM:EEPROM_inst|Selector88~0'
        Info: 4: + IC(0.000 ns) + CELL(0.115 ns) = 2.644 ns; Loc. = FF_X36_Y17_N13; Fanout = 4; REG Node = 'EEPROM:EEPROM_inst|This_IP[0]'
        Info: Total cell delay = 1.416 ns ( 53.56 % )
        Info: Total interconnect delay = 1.228 ns ( 46.44 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 202 megabytes
    Info: Processing ended: Tue Sep 13 20:11:07 2011
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


