#--  Synopsys, Inc.
#--  Version M-2017.03L-SP1-1
#--  Project file C:\work\upwork\projects\USB_DEMO_XO2_BoB\implementation\usb_1p1_demo\run_options.txt
#--  Written on Fri Mar  9 09:49:53 2018


#project files
add_file -verilog "C:/lscc/diamond/3.10_x64/cae_library/synthesis/verilog/pmi_def.v"
add_file -verilog "C:/lscc/diamond/3.10_x64/module/reveal/src/ertl/ertl.v"
add_file -verilog "C:/lscc/diamond/3.10_x64/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v"
add_file -verilog "C:/lscc/diamond/3.10_x64/module/reveal/src/rvl_j2w_module/wb2sci.v"
add_file -verilog "C:/lscc/diamond/3.10_x64/module/reveal/src/ertl/JTAG_SOFT.v"
add_file -verilog "C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_workspace/tmpreveal/usb_2upper_la0_trig_gen.v"
add_file -verilog "C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_workspace/tmpreveal/usb_2upper_la0_gen.v"
add_file -vhdl -lib work "C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/reveal_workspace/tmpreveal/usb_2_spi_top_lat_bb_rvl_top.vhd"



#implementation: "usb_1p1_demo"
impl -add usb_1p1_demo -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -project_relative_includes 1
set_option -include_path {C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation}

#device options
set_option -technology MACHXO2
set_option -part LCMXO2_7000HE
set_option -package TG144C
set_option -speed_grade -4
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "usb_2_spi_top_lat_bb"

# hdl_compiler_options
set_option -distributed_compile 0

# mapper_without_write_options
set_option -frequency 1
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# Lattice XP
set_option -maxfan 1000
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -pipe 1
set_option -forcegsr false
set_option -fix_gated_and_generated_clocks 1
set_option -rw_check_on_ram 1
set_option -update_models_cp 0
set_option -syn_edif_array_rename 1
set_option -Write_declared_clocks_only 1

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

# Compiler Options
set_option -allow_duplicate_modules 1
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./usb_1p1_demo_usb_1p1_demo.edi"

#set log file 
set_option log_file "C:/work/upwork/projects/USB_DEMO_XO2_BoB/implementation/usb_1p1_demo/usb_1p1_demo_usb_1p1_demo.srf" 
impl -active "usb_1p1_demo"
