<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="351" />
   <irq preferredWidth="47" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="312" />
   <clocksource preferredWidth="312" />
   <frequency preferredWidth="292" />
  </columns>
 </clocktable>
 <window width="1676" height="1024" x="0" y="0" />
 <library expandedCategories="Project,Library,Library/Bridges" />
 <generation
   simulation="VERILOG"
   testbench_system="STANDARD"
   testbench_simulation="VERILOG"
   path="_PROJECT_NAME_"
   block_symbol_file="0" />
 <hdlexample language="VERILOG" />
</preferences>
