

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_36_3'
================================================================
* Date:           Sun Sep 15 03:26:59 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_activities
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.391 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      152|      152|  1.520 us|  1.520 us|  152|  152|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_3  |      150|      150|        31|         30|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 30, depth = 31


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 1
  Pipeline-0 : II = 30, D = 31, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.29>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 34 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln38_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln38_1"   --->   Operation 35 'read' 'sext_ln38_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln38_1_cast = sext i16 %sext_ln38_1_read"   --->   Operation 36 'sext' 'sext_ln38_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.61ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body24.i"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i_3 = load i3 %i" [nn.cpp:36->nn.cpp:82]   --->   Operation 39 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.68ns)   --->   "%icmp_ln36 = icmp_eq  i3 %i_3, i3 5" [nn.cpp:36->nn.cpp:82]   --->   Operation 40 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.68ns)   --->   "%add_ln36 = add i3 %i_3, i3 1" [nn.cpp:36->nn.cpp:82]   --->   Operation 41 'add' 'add_ln36' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.body24.i.split, void %_Z7softmaxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_i.exit.exitStub" [nn.cpp:36->nn.cpp:82]   --->   Operation 42 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.61ns)   --->   "%store_ln36 = store i3 %add_ln36, i3 %i" [nn.cpp:36->nn.cpp:82]   --->   Operation 43 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.61>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.body24.i" [nn.cpp:36->nn.cpp:82]   --->   Operation 44 'br' 'br_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 111 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.63>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%output_0_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %output_0" [nn.cpp:38->nn.cpp:82]   --->   Operation 45 'read' 'output_0_read' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%output_1_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %output_1" [nn.cpp:38->nn.cpp:82]   --->   Operation 46 'read' 'output_1_read' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%output_2_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %output_2" [nn.cpp:38->nn.cpp:82]   --->   Operation 47 'read' 'output_2_read' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%output_3_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %output_3" [nn.cpp:38->nn.cpp:82]   --->   Operation 48 'read' 'output_3_read' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%output_4_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %output_4" [nn.cpp:38->nn.cpp:82]   --->   Operation 49 'read' 'output_4_read' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.70ns)   --->   "%tmp_4 = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %output_0_read, i16 %output_1_read, i16 %output_2_read, i16 %output_3_read, i16 %output_4_read, i3 %i_3" [nn.cpp:38->nn.cpp:82]   --->   Operation 50 'mux' 'tmp_4' <Predicate = (!icmp_ln36)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_4, i8 0" [nn.cpp:38->nn.cpp:82]   --->   Operation 51 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i24 %shl_ln3" [nn.cpp:38->nn.cpp:82]   --->   Operation 52 'sext' 'sext_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 53 [29/29] (3.93ns)   --->   "%sdiv_ln38 = sdiv i25 %sext_ln38, i25 %sext_ln38_1_cast" [nn.cpp:38->nn.cpp:82]   --->   Operation 53 'sdiv' 'sdiv_ln38' <Predicate = (!icmp_ln36)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.93>
ST_3 : Operation 54 [28/29] (3.93ns)   --->   "%sdiv_ln38 = sdiv i25 %sext_ln38, i25 %sext_ln38_1_cast" [nn.cpp:38->nn.cpp:82]   --->   Operation 54 'sdiv' 'sdiv_ln38' <Predicate = (!icmp_ln36)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.93>
ST_4 : Operation 55 [27/29] (3.93ns)   --->   "%sdiv_ln38 = sdiv i25 %sext_ln38, i25 %sext_ln38_1_cast" [nn.cpp:38->nn.cpp:82]   --->   Operation 55 'sdiv' 'sdiv_ln38' <Predicate = (!icmp_ln36)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.93>
ST_5 : Operation 56 [26/29] (3.93ns)   --->   "%sdiv_ln38 = sdiv i25 %sext_ln38, i25 %sext_ln38_1_cast" [nn.cpp:38->nn.cpp:82]   --->   Operation 56 'sdiv' 'sdiv_ln38' <Predicate = (!icmp_ln36)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.93>
ST_6 : Operation 57 [25/29] (3.93ns)   --->   "%sdiv_ln38 = sdiv i25 %sext_ln38, i25 %sext_ln38_1_cast" [nn.cpp:38->nn.cpp:82]   --->   Operation 57 'sdiv' 'sdiv_ln38' <Predicate = (!icmp_ln36)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.93>
ST_7 : Operation 58 [24/29] (3.93ns)   --->   "%sdiv_ln38 = sdiv i25 %sext_ln38, i25 %sext_ln38_1_cast" [nn.cpp:38->nn.cpp:82]   --->   Operation 58 'sdiv' 'sdiv_ln38' <Predicate = (!icmp_ln36)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.93>
ST_8 : Operation 59 [23/29] (3.93ns)   --->   "%sdiv_ln38 = sdiv i25 %sext_ln38, i25 %sext_ln38_1_cast" [nn.cpp:38->nn.cpp:82]   --->   Operation 59 'sdiv' 'sdiv_ln38' <Predicate = (!icmp_ln36)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.93>
ST_9 : Operation 60 [22/29] (3.93ns)   --->   "%sdiv_ln38 = sdiv i25 %sext_ln38, i25 %sext_ln38_1_cast" [nn.cpp:38->nn.cpp:82]   --->   Operation 60 'sdiv' 'sdiv_ln38' <Predicate = (!icmp_ln36)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.93>
ST_10 : Operation 61 [21/29] (3.93ns)   --->   "%sdiv_ln38 = sdiv i25 %sext_ln38, i25 %sext_ln38_1_cast" [nn.cpp:38->nn.cpp:82]   --->   Operation 61 'sdiv' 'sdiv_ln38' <Predicate = (!icmp_ln36)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.93>
ST_11 : Operation 62 [20/29] (3.93ns)   --->   "%sdiv_ln38 = sdiv i25 %sext_ln38, i25 %sext_ln38_1_cast" [nn.cpp:38->nn.cpp:82]   --->   Operation 62 'sdiv' 'sdiv_ln38' <Predicate = (!icmp_ln36)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.93>
ST_12 : Operation 63 [19/29] (3.93ns)   --->   "%sdiv_ln38 = sdiv i25 %sext_ln38, i25 %sext_ln38_1_cast" [nn.cpp:38->nn.cpp:82]   --->   Operation 63 'sdiv' 'sdiv_ln38' <Predicate = (!icmp_ln36)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.93>
ST_13 : Operation 64 [18/29] (3.93ns)   --->   "%sdiv_ln38 = sdiv i25 %sext_ln38, i25 %sext_ln38_1_cast" [nn.cpp:38->nn.cpp:82]   --->   Operation 64 'sdiv' 'sdiv_ln38' <Predicate = (!icmp_ln36)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.93>
ST_14 : Operation 65 [17/29] (3.93ns)   --->   "%sdiv_ln38 = sdiv i25 %sext_ln38, i25 %sext_ln38_1_cast" [nn.cpp:38->nn.cpp:82]   --->   Operation 65 'sdiv' 'sdiv_ln38' <Predicate = (!icmp_ln36)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.93>
ST_15 : Operation 66 [16/29] (3.93ns)   --->   "%sdiv_ln38 = sdiv i25 %sext_ln38, i25 %sext_ln38_1_cast" [nn.cpp:38->nn.cpp:82]   --->   Operation 66 'sdiv' 'sdiv_ln38' <Predicate = (!icmp_ln36)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.93>
ST_16 : Operation 67 [15/29] (3.93ns)   --->   "%sdiv_ln38 = sdiv i25 %sext_ln38, i25 %sext_ln38_1_cast" [nn.cpp:38->nn.cpp:82]   --->   Operation 67 'sdiv' 'sdiv_ln38' <Predicate = (!icmp_ln36)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.93>
ST_17 : Operation 68 [14/29] (3.93ns)   --->   "%sdiv_ln38 = sdiv i25 %sext_ln38, i25 %sext_ln38_1_cast" [nn.cpp:38->nn.cpp:82]   --->   Operation 68 'sdiv' 'sdiv_ln38' <Predicate = (!icmp_ln36)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.93>
ST_18 : Operation 69 [13/29] (3.93ns)   --->   "%sdiv_ln38 = sdiv i25 %sext_ln38, i25 %sext_ln38_1_cast" [nn.cpp:38->nn.cpp:82]   --->   Operation 69 'sdiv' 'sdiv_ln38' <Predicate = (!icmp_ln36)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.93>
ST_19 : Operation 70 [12/29] (3.93ns)   --->   "%sdiv_ln38 = sdiv i25 %sext_ln38, i25 %sext_ln38_1_cast" [nn.cpp:38->nn.cpp:82]   --->   Operation 70 'sdiv' 'sdiv_ln38' <Predicate = (!icmp_ln36)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.93>
ST_20 : Operation 71 [11/29] (3.93ns)   --->   "%sdiv_ln38 = sdiv i25 %sext_ln38, i25 %sext_ln38_1_cast" [nn.cpp:38->nn.cpp:82]   --->   Operation 71 'sdiv' 'sdiv_ln38' <Predicate = (!icmp_ln36)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.93>
ST_21 : Operation 72 [10/29] (3.93ns)   --->   "%sdiv_ln38 = sdiv i25 %sext_ln38, i25 %sext_ln38_1_cast" [nn.cpp:38->nn.cpp:82]   --->   Operation 72 'sdiv' 'sdiv_ln38' <Predicate = (!icmp_ln36)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.93>
ST_22 : Operation 73 [9/29] (3.93ns)   --->   "%sdiv_ln38 = sdiv i25 %sext_ln38, i25 %sext_ln38_1_cast" [nn.cpp:38->nn.cpp:82]   --->   Operation 73 'sdiv' 'sdiv_ln38' <Predicate = (!icmp_ln36)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.93>
ST_23 : Operation 74 [8/29] (3.93ns)   --->   "%sdiv_ln38 = sdiv i25 %sext_ln38, i25 %sext_ln38_1_cast" [nn.cpp:38->nn.cpp:82]   --->   Operation 74 'sdiv' 'sdiv_ln38' <Predicate = (!icmp_ln36)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.93>
ST_24 : Operation 75 [7/29] (3.93ns)   --->   "%sdiv_ln38 = sdiv i25 %sext_ln38, i25 %sext_ln38_1_cast" [nn.cpp:38->nn.cpp:82]   --->   Operation 75 'sdiv' 'sdiv_ln38' <Predicate = (!icmp_ln36)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.93>
ST_25 : Operation 76 [6/29] (3.93ns)   --->   "%sdiv_ln38 = sdiv i25 %sext_ln38, i25 %sext_ln38_1_cast" [nn.cpp:38->nn.cpp:82]   --->   Operation 76 'sdiv' 'sdiv_ln38' <Predicate = (!icmp_ln36)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.93>
ST_26 : Operation 77 [5/29] (3.93ns)   --->   "%sdiv_ln38 = sdiv i25 %sext_ln38, i25 %sext_ln38_1_cast" [nn.cpp:38->nn.cpp:82]   --->   Operation 77 'sdiv' 'sdiv_ln38' <Predicate = (!icmp_ln36)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.93>
ST_27 : Operation 78 [4/29] (3.93ns)   --->   "%sdiv_ln38 = sdiv i25 %sext_ln38, i25 %sext_ln38_1_cast" [nn.cpp:38->nn.cpp:82]   --->   Operation 78 'sdiv' 'sdiv_ln38' <Predicate = (!icmp_ln36)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.93>
ST_28 : Operation 79 [3/29] (3.93ns)   --->   "%sdiv_ln38 = sdiv i25 %sext_ln38, i25 %sext_ln38_1_cast" [nn.cpp:38->nn.cpp:82]   --->   Operation 79 'sdiv' 'sdiv_ln38' <Predicate = (!icmp_ln36)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.93>
ST_29 : Operation 80 [2/29] (3.93ns)   --->   "%sdiv_ln38 = sdiv i25 %sext_ln38, i25 %sext_ln38_1_cast" [nn.cpp:38->nn.cpp:82]   --->   Operation 80 'sdiv' 'sdiv_ln38' <Predicate = (!icmp_ln36)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.39>
ST_30 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [nn.cpp:37->nn.cpp:82]   --->   Operation 81 'specpipeline' 'specpipeline_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 82 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [nn.cpp:36->nn.cpp:82]   --->   Operation 82 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [nn.cpp:36->nn.cpp:82]   --->   Operation 83 'specloopname' 'specloopname_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 84 [1/29] (3.93ns)   --->   "%sdiv_ln38 = sdiv i25 %sext_ln38, i25 %sext_ln38_1_cast" [nn.cpp:38->nn.cpp:82]   --->   Operation 84 'sdiv' 'sdiv_ln38' <Predicate = (!icmp_ln36)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 85 [1/1] (2.45ns)   --->   "%icmp_ln38 = icmp_eq  i25 %sdiv_ln38, i25 0" [nn.cpp:38->nn.cpp:82]   --->   Operation 85 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln36)> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %if.end.i.i.i, void %if.then.i.i.i" [nn.cpp:38->nn.cpp:82]   --->   Operation 86 'br' 'br_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 87 [1/1] (1.85ns)   --->   "%switch_ln38 = switch i3 %i_3, void %V42.i.i.i.i71.i26.case.411, i3 0, void %V42.i.i.i.i71.i26.case.07, i3 1, void %V42.i.i.i.i71.i26.case.18, i3 2, void %V42.i.i.i.i71.i26.case.29, i3 3, void %V42.i.i.i.i71.i26.case.310" [nn.cpp:38->nn.cpp:82]   --->   Operation 87 'switch' 'switch_ln38' <Predicate = (!icmp_ln36 & icmp_ln38)> <Delay = 1.85>
ST_30 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_3, i16 0" [nn.cpp:38->nn.cpp:82]   --->   Operation 88 'write' 'write_ln38' <Predicate = (!icmp_ln36 & icmp_ln38 & i_3 == 3)> <Delay = 0.00>
ST_30 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln38 = br void %V42.i.i.i.i71.i26.exit6" [nn.cpp:38->nn.cpp:82]   --->   Operation 89 'br' 'br_ln38' <Predicate = (!icmp_ln36 & icmp_ln38 & i_3 == 3)> <Delay = 0.00>
ST_30 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_2, i16 0" [nn.cpp:38->nn.cpp:82]   --->   Operation 90 'write' 'write_ln38' <Predicate = (!icmp_ln36 & icmp_ln38 & i_3 == 2)> <Delay = 0.00>
ST_30 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln38 = br void %V42.i.i.i.i71.i26.exit6" [nn.cpp:38->nn.cpp:82]   --->   Operation 91 'br' 'br_ln38' <Predicate = (!icmp_ln36 & icmp_ln38 & i_3 == 2)> <Delay = 0.00>
ST_30 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_1, i16 0" [nn.cpp:38->nn.cpp:82]   --->   Operation 92 'write' 'write_ln38' <Predicate = (!icmp_ln36 & icmp_ln38 & i_3 == 1)> <Delay = 0.00>
ST_30 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln38 = br void %V42.i.i.i.i71.i26.exit6" [nn.cpp:38->nn.cpp:82]   --->   Operation 93 'br' 'br_ln38' <Predicate = (!icmp_ln36 & icmp_ln38 & i_3 == 1)> <Delay = 0.00>
ST_30 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_0, i16 0" [nn.cpp:38->nn.cpp:82]   --->   Operation 94 'write' 'write_ln38' <Predicate = (!icmp_ln36 & icmp_ln38 & i_3 == 0)> <Delay = 0.00>
ST_30 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln38 = br void %V42.i.i.i.i71.i26.exit6" [nn.cpp:38->nn.cpp:82]   --->   Operation 95 'br' 'br_ln38' <Predicate = (!icmp_ln36 & icmp_ln38 & i_3 == 0)> <Delay = 0.00>
ST_30 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_4, i16 0" [nn.cpp:38->nn.cpp:82]   --->   Operation 96 'write' 'write_ln38' <Predicate = (!icmp_ln36 & icmp_ln38 & i_3 != 0 & i_3 != 1 & i_3 != 2 & i_3 != 3)> <Delay = 0.00>
ST_30 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln38 = br void %V42.i.i.i.i71.i26.exit6" [nn.cpp:38->nn.cpp:82]   --->   Operation 97 'br' 'br_ln38' <Predicate = (!icmp_ln36 & icmp_ln38 & i_3 != 0 & i_3 != 1 & i_3 != 2 & i_3 != 3)> <Delay = 0.00>
ST_30 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln38 = br void %if.end.i.i.i" [nn.cpp:38->nn.cpp:82]   --->   Operation 98 'br' 'br_ln38' <Predicate = (!icmp_ln36 & icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i25 %sdiv_ln38" [nn.cpp:38->nn.cpp:82]   --->   Operation 99 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 100 [1/1] (1.85ns)   --->   "%switch_ln38 = switch i3 %i_3, void %V42.i.i.i.i71.i26.case.4, i3 0, void %V42.i.i.i.i71.i26.case.0, i3 1, void %V42.i.i.i.i71.i26.case.1, i3 2, void %V42.i.i.i.i71.i26.case.2, i3 3, void %V42.i.i.i.i71.i26.case.3" [nn.cpp:38->nn.cpp:82]   --->   Operation 100 'switch' 'switch_ln38' <Predicate = (!icmp_ln36)> <Delay = 1.85>

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_3, i16 %trunc_ln38" [nn.cpp:38->nn.cpp:82]   --->   Operation 101 'write' 'write_ln38' <Predicate = (i_3 == 3)> <Delay = 0.00>
ST_31 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln38 = br void %V42.i.i.i.i71.i26.exit" [nn.cpp:38->nn.cpp:82]   --->   Operation 102 'br' 'br_ln38' <Predicate = (i_3 == 3)> <Delay = 0.00>
ST_31 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_2, i16 %trunc_ln38" [nn.cpp:38->nn.cpp:82]   --->   Operation 103 'write' 'write_ln38' <Predicate = (i_3 == 2)> <Delay = 0.00>
ST_31 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln38 = br void %V42.i.i.i.i71.i26.exit" [nn.cpp:38->nn.cpp:82]   --->   Operation 104 'br' 'br_ln38' <Predicate = (i_3 == 2)> <Delay = 0.00>
ST_31 : Operation 105 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_1, i16 %trunc_ln38" [nn.cpp:38->nn.cpp:82]   --->   Operation 105 'write' 'write_ln38' <Predicate = (i_3 == 1)> <Delay = 0.00>
ST_31 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln38 = br void %V42.i.i.i.i71.i26.exit" [nn.cpp:38->nn.cpp:82]   --->   Operation 106 'br' 'br_ln38' <Predicate = (i_3 == 1)> <Delay = 0.00>
ST_31 : Operation 107 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_0, i16 %trunc_ln38" [nn.cpp:38->nn.cpp:82]   --->   Operation 107 'write' 'write_ln38' <Predicate = (i_3 == 0)> <Delay = 0.00>
ST_31 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln38 = br void %V42.i.i.i.i71.i26.exit" [nn.cpp:38->nn.cpp:82]   --->   Operation 108 'br' 'br_ln38' <Predicate = (i_3 == 0)> <Delay = 0.00>
ST_31 : Operation 109 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_4, i16 %trunc_ln38" [nn.cpp:38->nn.cpp:82]   --->   Operation 109 'write' 'write_ln38' <Predicate = (i_3 != 0 & i_3 != 1 & i_3 != 2 & i_3 != 3)> <Delay = 0.00>
ST_31 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln38 = br void %V42.i.i.i.i71.i26.exit" [nn.cpp:38->nn.cpp:82]   --->   Operation 110 'br' 'br_ln38' <Predicate = (i_3 != 0 & i_3 != 1 & i_3 != 2 & i_3 != 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.290ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0.000 ns)
	'load' operation ('i', nn.cpp:36->nn.cpp:82) on local variable 'i' [13]  (0.000 ns)
	'add' operation ('add_ln36', nn.cpp:36->nn.cpp:82) [15]  (1.680 ns)
	'store' operation ('store_ln36', nn.cpp:36->nn.cpp:82) of variable 'add_ln36', nn.cpp:36->nn.cpp:82 on local variable 'i' [70]  (1.610 ns)

 <State 2>: 5.639ns
The critical path consists of the following:
	wire read operation ('output_0_read', nn.cpp:38->nn.cpp:82) on port 'output_0' (nn.cpp:38->nn.cpp:82) [21]  (0.000 ns)
	'mux' operation ('tmp_4', nn.cpp:38->nn.cpp:82) [26]  (1.707 ns)
	'sdiv' operation ('sdiv_ln38', nn.cpp:38->nn.cpp:82) [29]  (3.932 ns)

 <State 3>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln38', nn.cpp:38->nn.cpp:82) [29]  (3.932 ns)

 <State 4>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln38', nn.cpp:38->nn.cpp:82) [29]  (3.932 ns)

 <State 5>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln38', nn.cpp:38->nn.cpp:82) [29]  (3.932 ns)

 <State 6>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln38', nn.cpp:38->nn.cpp:82) [29]  (3.932 ns)

 <State 7>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln38', nn.cpp:38->nn.cpp:82) [29]  (3.932 ns)

 <State 8>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln38', nn.cpp:38->nn.cpp:82) [29]  (3.932 ns)

 <State 9>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln38', nn.cpp:38->nn.cpp:82) [29]  (3.932 ns)

 <State 10>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln38', nn.cpp:38->nn.cpp:82) [29]  (3.932 ns)

 <State 11>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln38', nn.cpp:38->nn.cpp:82) [29]  (3.932 ns)

 <State 12>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln38', nn.cpp:38->nn.cpp:82) [29]  (3.932 ns)

 <State 13>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln38', nn.cpp:38->nn.cpp:82) [29]  (3.932 ns)

 <State 14>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln38', nn.cpp:38->nn.cpp:82) [29]  (3.932 ns)

 <State 15>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln38', nn.cpp:38->nn.cpp:82) [29]  (3.932 ns)

 <State 16>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln38', nn.cpp:38->nn.cpp:82) [29]  (3.932 ns)

 <State 17>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln38', nn.cpp:38->nn.cpp:82) [29]  (3.932 ns)

 <State 18>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln38', nn.cpp:38->nn.cpp:82) [29]  (3.932 ns)

 <State 19>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln38', nn.cpp:38->nn.cpp:82) [29]  (3.932 ns)

 <State 20>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln38', nn.cpp:38->nn.cpp:82) [29]  (3.932 ns)

 <State 21>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln38', nn.cpp:38->nn.cpp:82) [29]  (3.932 ns)

 <State 22>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln38', nn.cpp:38->nn.cpp:82) [29]  (3.932 ns)

 <State 23>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln38', nn.cpp:38->nn.cpp:82) [29]  (3.932 ns)

 <State 24>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln38', nn.cpp:38->nn.cpp:82) [29]  (3.932 ns)

 <State 25>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln38', nn.cpp:38->nn.cpp:82) [29]  (3.932 ns)

 <State 26>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln38', nn.cpp:38->nn.cpp:82) [29]  (3.932 ns)

 <State 27>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln38', nn.cpp:38->nn.cpp:82) [29]  (3.932 ns)

 <State 28>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln38', nn.cpp:38->nn.cpp:82) [29]  (3.932 ns)

 <State 29>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln38', nn.cpp:38->nn.cpp:82) [29]  (3.932 ns)

 <State 30>: 6.391ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln38', nn.cpp:38->nn.cpp:82) [29]  (3.932 ns)
	'icmp' operation ('icmp_ln38', nn.cpp:38->nn.cpp:82) [30]  (2.459 ns)

 <State 31>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
