TimeQuest Timing Analyzer report for dds_test
Wed Jun 12 20:58:35 2019
Quartus II Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'inst4|altpll_component|pll|clk[0]'
 12. Slow Model Setup: 'clk'
 13. Slow Model Setup: 'uart_rx:inst|rx_data[0]'
 14. Slow Model Setup: 'usart_receive:inst1|state.SET'
 15. Slow Model Setup: 'usart_receive:inst1|freq_out[0]'
 16. Slow Model Hold: 'usart_receive:inst1|freq_out[0]'
 17. Slow Model Hold: 'clk'
 18. Slow Model Hold: 'uart_rx:inst|rx_data[0]'
 19. Slow Model Hold: 'inst4|altpll_component|pll|clk[0]'
 20. Slow Model Hold: 'usart_receive:inst1|state.SET'
 21. Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[0]'
 22. Slow Model Minimum Pulse Width: 'uart_rx:inst|rx_data[0]'
 23. Slow Model Minimum Pulse Width: 'usart_receive:inst1|freq_out[0]'
 24. Slow Model Minimum Pulse Width: 'usart_receive:inst1|state.SET'
 25. Slow Model Minimum Pulse Width: 'clk'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Fast Model Setup Summary
 31. Fast Model Hold Summary
 32. Fast Model Recovery Summary
 33. Fast Model Removal Summary
 34. Fast Model Minimum Pulse Width Summary
 35. Fast Model Setup: 'inst4|altpll_component|pll|clk[0]'
 36. Fast Model Setup: 'uart_rx:inst|rx_data[0]'
 37. Fast Model Setup: 'clk'
 38. Fast Model Setup: 'usart_receive:inst1|state.SET'
 39. Fast Model Setup: 'usart_receive:inst1|freq_out[0]'
 40. Fast Model Hold: 'clk'
 41. Fast Model Hold: 'usart_receive:inst1|freq_out[0]'
 42. Fast Model Hold: 'uart_rx:inst|rx_data[0]'
 43. Fast Model Hold: 'inst4|altpll_component|pll|clk[0]'
 44. Fast Model Hold: 'usart_receive:inst1|state.SET'
 45. Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[0]'
 46. Fast Model Minimum Pulse Width: 'uart_rx:inst|rx_data[0]'
 47. Fast Model Minimum Pulse Width: 'usart_receive:inst1|freq_out[0]'
 48. Fast Model Minimum Pulse Width: 'usart_receive:inst1|state.SET'
 49. Fast Model Minimum Pulse Width: 'clk'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Multicorner Timing Analysis Summary
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Setup Transfers
 60. Hold Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name      ; dds_test                                          ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C5T144C8                                       ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                  ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; Clock Name                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                              ; Targets                               ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; clk                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { clk }                               ;
; inst4|altpll_component|pll|clk[0] ; Generated ; 2.500  ; 400.0 MHz  ; 0.000 ; 1.250  ; 50.00      ; 1         ; 8           ;       ;        ;           ;            ; false    ; clk    ; inst4|altpll_component|pll|inclk[0] ; { inst4|altpll_component|pll|clk[0] } ;
; uart_rx:inst|rx_data[0]           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { uart_rx:inst|rx_data[0] }           ;
; usart_receive:inst1|freq_out[0]   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { usart_receive:inst1|freq_out[0] }   ;
; usart_receive:inst1|state.SET     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { usart_receive:inst1|state.SET }     ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+


+-------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                 ;
+------------+-----------------+-----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note ;
+------------+-----------------+-----------------------------------+------+
; 101.15 MHz ; 101.15 MHz      ; inst4|altpll_component|pll|clk[0] ;      ;
; 107.03 MHz ; 107.03 MHz      ; clk                               ;      ;
; 782.47 MHz ; 782.47 MHz      ; uart_rx:inst|rx_data[0]           ;      ;
+------------+-----------------+-----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------+
; Slow Model Setup Summary                                    ;
+-----------------------------------+---------+---------------+
; Clock                             ; Slack   ; End Point TNS ;
+-----------------------------------+---------+---------------+
; inst4|altpll_component|pll|clk[0] ; -12.423 ; -455.532      ;
; clk                               ; -4.862  ; -109.876      ;
; uart_rx:inst|rx_data[0]           ; -4.581  ; -4.581        ;
; usart_receive:inst1|state.SET     ; -1.870  ; -21.926       ;
; usart_receive:inst1|freq_out[0]   ; 1.506   ; 0.000         ;
+-----------------------------------+---------+---------------+


+------------------------------------------------------------+
; Slow Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; usart_receive:inst1|freq_out[0]   ; -3.221 ; -35.652       ;
; clk                               ; -1.882 ; -13.481       ;
; uart_rx:inst|rx_data[0]           ; -0.514 ; -0.514        ;
; inst4|altpll_component|pll|clk[0] ; 0.499  ; 0.000         ;
; usart_receive:inst1|state.SET     ; 0.757  ; 0.000         ;
+-----------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; inst4|altpll_component|pll|clk[0] ; -1.527 ; -235.158      ;
; uart_rx:inst|rx_data[0]           ; 0.500  ; 0.000         ;
; usart_receive:inst1|freq_out[0]   ; 0.500  ; 0.000         ;
; usart_receive:inst1|state.SET     ; 0.500  ; 0.000         ;
; clk                               ; 8.758  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst4|altpll_component|pll|clk[0]'                                                                                                                               ;
+---------+----------------------------------+---------------------------+-------------------------------+-----------------------------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                   ; Launch Clock                  ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+---------------------------+-------------------------------+-----------------------------------+--------------+------------+------------+
; -12.423 ; usart_receive:inst1|freq_out[5]  ; dds_out:inst5|counter[0]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.713     ; 9.250      ;
; -12.423 ; usart_receive:inst1|freq_out[5]  ; dds_out:inst5|counter[11] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.713     ; 9.250      ;
; -12.423 ; usart_receive:inst1|freq_out[5]  ; dds_out:inst5|counter[10] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.713     ; 9.250      ;
; -12.423 ; usart_receive:inst1|freq_out[5]  ; dds_out:inst5|counter[9]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.713     ; 9.250      ;
; -12.423 ; usart_receive:inst1|freq_out[5]  ; dds_out:inst5|counter[8]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.713     ; 9.250      ;
; -12.423 ; usart_receive:inst1|freq_out[5]  ; dds_out:inst5|counter[7]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.713     ; 9.250      ;
; -12.423 ; usart_receive:inst1|freq_out[5]  ; dds_out:inst5|counter[6]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.713     ; 9.250      ;
; -12.423 ; usart_receive:inst1|freq_out[5]  ; dds_out:inst5|counter[5]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.713     ; 9.250      ;
; -12.423 ; usart_receive:inst1|freq_out[5]  ; dds_out:inst5|counter[4]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.713     ; 9.250      ;
; -12.423 ; usart_receive:inst1|freq_out[5]  ; dds_out:inst5|counter[3]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.713     ; 9.250      ;
; -12.423 ; usart_receive:inst1|freq_out[5]  ; dds_out:inst5|counter[2]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.713     ; 9.250      ;
; -12.423 ; usart_receive:inst1|freq_out[5]  ; dds_out:inst5|counter[1]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.713     ; 9.250      ;
; -12.256 ; usart_receive:inst1|freq_out[12] ; dds_out:inst5|counter[0]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.752     ; 9.044      ;
; -12.256 ; usart_receive:inst1|freq_out[12] ; dds_out:inst5|counter[11] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.752     ; 9.044      ;
; -12.256 ; usart_receive:inst1|freq_out[12] ; dds_out:inst5|counter[10] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.752     ; 9.044      ;
; -12.256 ; usart_receive:inst1|freq_out[12] ; dds_out:inst5|counter[9]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.752     ; 9.044      ;
; -12.256 ; usart_receive:inst1|freq_out[12] ; dds_out:inst5|counter[8]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.752     ; 9.044      ;
; -12.256 ; usart_receive:inst1|freq_out[12] ; dds_out:inst5|counter[7]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.752     ; 9.044      ;
; -12.256 ; usart_receive:inst1|freq_out[12] ; dds_out:inst5|counter[6]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.752     ; 9.044      ;
; -12.256 ; usart_receive:inst1|freq_out[12] ; dds_out:inst5|counter[5]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.752     ; 9.044      ;
; -12.256 ; usart_receive:inst1|freq_out[12] ; dds_out:inst5|counter[4]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.752     ; 9.044      ;
; -12.256 ; usart_receive:inst1|freq_out[12] ; dds_out:inst5|counter[3]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.752     ; 9.044      ;
; -12.256 ; usart_receive:inst1|freq_out[12] ; dds_out:inst5|counter[2]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.752     ; 9.044      ;
; -12.256 ; usart_receive:inst1|freq_out[12] ; dds_out:inst5|counter[1]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.752     ; 9.044      ;
; -12.192 ; usart_receive:inst1|freq_out[6]  ; dds_out:inst5|counter[0]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.755     ; 8.977      ;
; -12.192 ; usart_receive:inst1|freq_out[6]  ; dds_out:inst5|counter[11] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.755     ; 8.977      ;
; -12.192 ; usart_receive:inst1|freq_out[6]  ; dds_out:inst5|counter[10] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.755     ; 8.977      ;
; -12.192 ; usart_receive:inst1|freq_out[6]  ; dds_out:inst5|counter[9]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.755     ; 8.977      ;
; -12.192 ; usart_receive:inst1|freq_out[6]  ; dds_out:inst5|counter[8]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.755     ; 8.977      ;
; -12.192 ; usart_receive:inst1|freq_out[6]  ; dds_out:inst5|counter[7]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.755     ; 8.977      ;
; -12.192 ; usart_receive:inst1|freq_out[6]  ; dds_out:inst5|counter[6]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.755     ; 8.977      ;
; -12.192 ; usart_receive:inst1|freq_out[6]  ; dds_out:inst5|counter[5]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.755     ; 8.977      ;
; -12.192 ; usart_receive:inst1|freq_out[6]  ; dds_out:inst5|counter[4]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.755     ; 8.977      ;
; -12.192 ; usart_receive:inst1|freq_out[6]  ; dds_out:inst5|counter[3]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.755     ; 8.977      ;
; -12.192 ; usart_receive:inst1|freq_out[6]  ; dds_out:inst5|counter[2]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.755     ; 8.977      ;
; -12.192 ; usart_receive:inst1|freq_out[6]  ; dds_out:inst5|counter[1]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.755     ; 8.977      ;
; -12.074 ; usart_receive:inst1|freq_out[2]  ; dds_out:inst5|counter[0]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.747     ; 8.867      ;
; -12.074 ; usart_receive:inst1|freq_out[2]  ; dds_out:inst5|counter[11] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.747     ; 8.867      ;
; -12.074 ; usart_receive:inst1|freq_out[2]  ; dds_out:inst5|counter[10] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.747     ; 8.867      ;
; -12.074 ; usart_receive:inst1|freq_out[2]  ; dds_out:inst5|counter[9]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.747     ; 8.867      ;
; -12.074 ; usart_receive:inst1|freq_out[2]  ; dds_out:inst5|counter[8]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.747     ; 8.867      ;
; -12.074 ; usart_receive:inst1|freq_out[2]  ; dds_out:inst5|counter[7]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.747     ; 8.867      ;
; -12.074 ; usart_receive:inst1|freq_out[2]  ; dds_out:inst5|counter[6]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.747     ; 8.867      ;
; -12.074 ; usart_receive:inst1|freq_out[2]  ; dds_out:inst5|counter[5]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.747     ; 8.867      ;
; -12.074 ; usart_receive:inst1|freq_out[2]  ; dds_out:inst5|counter[4]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.747     ; 8.867      ;
; -12.074 ; usart_receive:inst1|freq_out[2]  ; dds_out:inst5|counter[3]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.747     ; 8.867      ;
; -12.074 ; usart_receive:inst1|freq_out[2]  ; dds_out:inst5|counter[2]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.747     ; 8.867      ;
; -12.074 ; usart_receive:inst1|freq_out[2]  ; dds_out:inst5|counter[1]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.747     ; 8.867      ;
; -11.973 ; usart_receive:inst1|freq_out[4]  ; dds_out:inst5|counter[0]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.756     ; 8.757      ;
; -11.973 ; usart_receive:inst1|freq_out[4]  ; dds_out:inst5|counter[11] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.756     ; 8.757      ;
; -11.973 ; usart_receive:inst1|freq_out[4]  ; dds_out:inst5|counter[10] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.756     ; 8.757      ;
; -11.973 ; usart_receive:inst1|freq_out[4]  ; dds_out:inst5|counter[9]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.756     ; 8.757      ;
; -11.973 ; usart_receive:inst1|freq_out[4]  ; dds_out:inst5|counter[8]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.756     ; 8.757      ;
; -11.973 ; usart_receive:inst1|freq_out[4]  ; dds_out:inst5|counter[7]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.756     ; 8.757      ;
; -11.973 ; usart_receive:inst1|freq_out[4]  ; dds_out:inst5|counter[6]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.756     ; 8.757      ;
; -11.973 ; usart_receive:inst1|freq_out[4]  ; dds_out:inst5|counter[5]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.756     ; 8.757      ;
; -11.973 ; usart_receive:inst1|freq_out[4]  ; dds_out:inst5|counter[4]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.756     ; 8.757      ;
; -11.973 ; usart_receive:inst1|freq_out[4]  ; dds_out:inst5|counter[3]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.756     ; 8.757      ;
; -11.973 ; usart_receive:inst1|freq_out[4]  ; dds_out:inst5|counter[2]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.756     ; 8.757      ;
; -11.973 ; usart_receive:inst1|freq_out[4]  ; dds_out:inst5|counter[1]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.756     ; 8.757      ;
; -11.959 ; usart_receive:inst1|freq_out[7]  ; dds_out:inst5|counter[0]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.756     ; 8.743      ;
; -11.959 ; usart_receive:inst1|freq_out[7]  ; dds_out:inst5|counter[11] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.756     ; 8.743      ;
; -11.959 ; usart_receive:inst1|freq_out[7]  ; dds_out:inst5|counter[10] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.756     ; 8.743      ;
; -11.959 ; usart_receive:inst1|freq_out[7]  ; dds_out:inst5|counter[9]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.756     ; 8.743      ;
; -11.959 ; usart_receive:inst1|freq_out[7]  ; dds_out:inst5|counter[8]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.756     ; 8.743      ;
; -11.959 ; usart_receive:inst1|freq_out[7]  ; dds_out:inst5|counter[7]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.756     ; 8.743      ;
; -11.959 ; usart_receive:inst1|freq_out[7]  ; dds_out:inst5|counter[6]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.756     ; 8.743      ;
; -11.959 ; usart_receive:inst1|freq_out[7]  ; dds_out:inst5|counter[5]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.756     ; 8.743      ;
; -11.959 ; usart_receive:inst1|freq_out[7]  ; dds_out:inst5|counter[4]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.756     ; 8.743      ;
; -11.959 ; usart_receive:inst1|freq_out[7]  ; dds_out:inst5|counter[3]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.756     ; 8.743      ;
; -11.959 ; usart_receive:inst1|freq_out[7]  ; dds_out:inst5|counter[2]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.756     ; 8.743      ;
; -11.959 ; usart_receive:inst1|freq_out[7]  ; dds_out:inst5|counter[1]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.756     ; 8.743      ;
; -11.791 ; usart_receive:inst1|freq_out[8]  ; dds_out:inst5|counter[0]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.759     ; 8.572      ;
; -11.791 ; usart_receive:inst1|freq_out[8]  ; dds_out:inst5|counter[11] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.759     ; 8.572      ;
; -11.791 ; usart_receive:inst1|freq_out[8]  ; dds_out:inst5|counter[10] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.759     ; 8.572      ;
; -11.791 ; usart_receive:inst1|freq_out[8]  ; dds_out:inst5|counter[9]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.759     ; 8.572      ;
; -11.791 ; usart_receive:inst1|freq_out[8]  ; dds_out:inst5|counter[8]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.759     ; 8.572      ;
; -11.791 ; usart_receive:inst1|freq_out[8]  ; dds_out:inst5|counter[7]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.759     ; 8.572      ;
; -11.791 ; usart_receive:inst1|freq_out[8]  ; dds_out:inst5|counter[6]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.759     ; 8.572      ;
; -11.791 ; usart_receive:inst1|freq_out[8]  ; dds_out:inst5|counter[5]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.759     ; 8.572      ;
; -11.791 ; usart_receive:inst1|freq_out[8]  ; dds_out:inst5|counter[4]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.759     ; 8.572      ;
; -11.791 ; usart_receive:inst1|freq_out[8]  ; dds_out:inst5|counter[3]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.759     ; 8.572      ;
; -11.791 ; usart_receive:inst1|freq_out[8]  ; dds_out:inst5|counter[2]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.759     ; 8.572      ;
; -11.791 ; usart_receive:inst1|freq_out[8]  ; dds_out:inst5|counter[1]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.759     ; 8.572      ;
; -11.765 ; usart_receive:inst1|freq_out[3]  ; dds_out:inst5|counter[0]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.550     ; 8.755      ;
; -11.765 ; usart_receive:inst1|freq_out[3]  ; dds_out:inst5|counter[11] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.550     ; 8.755      ;
; -11.765 ; usart_receive:inst1|freq_out[3]  ; dds_out:inst5|counter[10] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.550     ; 8.755      ;
; -11.765 ; usart_receive:inst1|freq_out[3]  ; dds_out:inst5|counter[9]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.550     ; 8.755      ;
; -11.765 ; usart_receive:inst1|freq_out[3]  ; dds_out:inst5|counter[8]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.550     ; 8.755      ;
; -11.765 ; usart_receive:inst1|freq_out[3]  ; dds_out:inst5|counter[7]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.550     ; 8.755      ;
; -11.765 ; usart_receive:inst1|freq_out[3]  ; dds_out:inst5|counter[6]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.550     ; 8.755      ;
; -11.765 ; usart_receive:inst1|freq_out[3]  ; dds_out:inst5|counter[5]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.550     ; 8.755      ;
; -11.765 ; usart_receive:inst1|freq_out[3]  ; dds_out:inst5|counter[4]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.550     ; 8.755      ;
; -11.765 ; usart_receive:inst1|freq_out[3]  ; dds_out:inst5|counter[3]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.550     ; 8.755      ;
; -11.765 ; usart_receive:inst1|freq_out[3]  ; dds_out:inst5|counter[2]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.550     ; 8.755      ;
; -11.765 ; usart_receive:inst1|freq_out[3]  ; dds_out:inst5|counter[1]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.550     ; 8.755      ;
; -11.683 ; usart_receive:inst1|freq_out[5]  ; dds_out:inst5|counter[23] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.718     ; 8.505      ;
; -11.683 ; usart_receive:inst1|freq_out[5]  ; dds_out:inst5|counter[22] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.718     ; 8.505      ;
; -11.683 ; usart_receive:inst1|freq_out[5]  ; dds_out:inst5|counter[21] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.718     ; 8.505      ;
; -11.683 ; usart_receive:inst1|freq_out[5]  ; dds_out:inst5|counter[20] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -3.718     ; 8.505      ;
+---------+----------------------------------+---------------------------+-------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                               ;
+--------+--------------------------------+--------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                              ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -4.862 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[17] ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.558     ; 4.844      ;
; -4.862 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[16] ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.558     ; 4.844      ;
; -4.862 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[9]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.558     ; 4.844      ;
; -4.862 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[8]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.558     ; 4.844      ;
; -4.862 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[1]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.558     ; 4.844      ;
; -4.862 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[0]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.558     ; 4.844      ;
; -4.859 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[23] ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.565     ; 4.834      ;
; -4.853 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[19] ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.563     ; 4.830      ;
; -4.853 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[18] ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.563     ; 4.830      ;
; -4.853 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[11] ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.563     ; 4.830      ;
; -4.853 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[10] ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.563     ; 4.830      ;
; -4.853 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[3]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.563     ; 4.830      ;
; -4.853 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[2]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.563     ; 4.830      ;
; -4.558 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[17] ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.754     ; 4.844      ;
; -4.558 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[16] ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.754     ; 4.844      ;
; -4.558 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[9]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.754     ; 4.844      ;
; -4.558 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[8]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.754     ; 4.844      ;
; -4.558 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[1]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.754     ; 4.844      ;
; -4.558 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[0]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.754     ; 4.844      ;
; -4.555 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[23] ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.761     ; 4.834      ;
; -4.549 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[19] ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.759     ; 4.830      ;
; -4.549 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[18] ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.759     ; 4.830      ;
; -4.549 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[11] ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.759     ; 4.830      ;
; -4.549 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[10] ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.759     ; 4.830      ;
; -4.549 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[3]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.759     ; 4.830      ;
; -4.549 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[2]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.759     ; 4.830      ;
; -4.475 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[15] ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.563     ; 4.452      ;
; -4.475 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[20] ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.563     ; 4.452      ;
; -4.475 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[12] ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.563     ; 4.452      ;
; -4.471 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[22] ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.563     ; 4.448      ;
; -4.471 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[14] ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.563     ; 4.448      ;
; -4.171 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[15] ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.759     ; 4.452      ;
; -4.171 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[20] ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.759     ; 4.452      ;
; -4.171 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[12] ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.759     ; 4.452      ;
; -4.167 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[22] ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.759     ; 4.448      ;
; -4.167 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[14] ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.759     ; 4.448      ;
; -4.060 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[21] ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.566     ; 4.034      ;
; -4.060 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[7]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.566     ; 4.034      ;
; -4.060 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[13] ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.566     ; 4.034      ;
; -4.060 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[6]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.566     ; 4.034      ;
; -4.060 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[5]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.566     ; 4.034      ;
; -4.060 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[4]  ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; -0.566     ; 4.034      ;
; -3.756 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[21] ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.762     ; 4.034      ;
; -3.756 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[7]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.762     ; 4.034      ;
; -3.756 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[13] ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.762     ; 4.034      ;
; -3.756 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[6]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.762     ; 4.034      ;
; -3.756 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[5]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.762     ; 4.034      ;
; -3.756 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[4]  ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; -0.762     ; 4.034      ;
; -0.981 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[17] ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.748      ; 4.573      ;
; -0.981 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[16] ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.748      ; 4.573      ;
; -0.981 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[9]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.748      ; 4.573      ;
; -0.981 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[8]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.748      ; 4.573      ;
; -0.981 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[1]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.748      ; 4.573      ;
; -0.981 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[0]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.748      ; 4.573      ;
; -0.978 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[23] ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.741      ; 4.563      ;
; -0.972 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[19] ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.743      ; 4.559      ;
; -0.972 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[18] ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.743      ; 4.559      ;
; -0.972 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[11] ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.743      ; 4.559      ;
; -0.972 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[10] ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.743      ; 4.559      ;
; -0.972 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[3]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.743      ; 4.559      ;
; -0.972 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[2]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.743      ; 4.559      ;
; -0.594 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[15] ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.743      ; 4.181      ;
; -0.594 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[20] ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.743      ; 4.181      ;
; -0.594 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[12] ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.743      ; 4.181      ;
; -0.590 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[22] ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.743      ; 4.177      ;
; -0.590 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[14] ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.743      ; 4.177      ;
; -0.481 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[17] ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 2.748      ; 4.573      ;
; -0.481 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[16] ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 2.748      ; 4.573      ;
; -0.481 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[9]  ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 2.748      ; 4.573      ;
; -0.481 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[8]  ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 2.748      ; 4.573      ;
; -0.481 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[1]  ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 2.748      ; 4.573      ;
; -0.481 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[0]  ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 2.748      ; 4.573      ;
; -0.478 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[23] ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 2.741      ; 4.563      ;
; -0.472 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[19] ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 2.743      ; 4.559      ;
; -0.472 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[18] ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 2.743      ; 4.559      ;
; -0.472 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[11] ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 2.743      ; 4.559      ;
; -0.472 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[10] ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 2.743      ; 4.559      ;
; -0.472 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[3]  ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 2.743      ; 4.559      ;
; -0.472 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[2]  ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 2.743      ; 4.559      ;
; -0.179 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[21] ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.740      ; 3.763      ;
; -0.179 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[7]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.740      ; 3.763      ;
; -0.179 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[13] ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.740      ; 3.763      ;
; -0.179 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[6]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.740      ; 3.763      ;
; -0.179 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[5]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.740      ; 3.763      ;
; -0.179 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[4]  ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 2.740      ; 3.763      ;
; -0.094 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[15] ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 2.743      ; 4.181      ;
; -0.094 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[20] ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 2.743      ; 4.181      ;
; -0.094 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[12] ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 2.743      ; 4.181      ;
; -0.090 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[22] ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 2.743      ; 4.177      ;
; -0.090 ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[14] ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 2.743      ; 4.177      ;
; 0.145  ; uart_rx:inst|rx_data[0]        ; usart_receive:inst1|state.WAIT       ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 2.734      ; 3.433      ;
; 0.146  ; uart_rx:inst|rx_data[0]        ; usart_receive:inst1|state.GET_NUM    ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 2.734      ; 3.432      ;
; 0.321  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[21] ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 2.740      ; 3.763      ;
; 0.321  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[7]  ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 2.740      ; 3.763      ;
; 0.321  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[13] ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 2.740      ; 3.763      ;
; 0.321  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[6]  ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 2.740      ; 3.763      ;
; 0.321  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[5]  ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 2.740      ; 3.763      ;
; 0.321  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[4]  ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 2.740      ; 3.763      ;
; 0.645  ; uart_rx:inst|rx_data[0]        ; usart_receive:inst1|state.WAIT       ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 2.734      ; 3.433      ;
; 0.646  ; uart_rx:inst|rx_data[0]        ; usart_receive:inst1|state.GET_NUM    ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 2.734      ; 3.432      ;
+--------+--------------------------------+--------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'uart_rx:inst|rx_data[0]'                                                                                                                    ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                        ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -4.581 ; uart_rx:inst|rx_data[7] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.500        ; 0.566      ; 4.690      ;
; -4.547 ; uart_rx:inst|rx_data[5] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.500        ; 0.566      ; 4.656      ;
; -4.237 ; uart_rx:inst|rx_data[4] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.500        ; 0.566      ; 4.346      ;
; -3.962 ; uart_rx:inst|rx_data[6] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.500        ; 0.566      ; 4.071      ;
; -3.885 ; uart_rx:inst|rx_data[7] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 1.000        ; 0.762      ; 4.690      ;
; -3.881 ; uart_rx:inst|rx_data[2] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.500        ; 0.567      ; 3.991      ;
; -3.851 ; uart_rx:inst|rx_data[5] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 1.000        ; 0.762      ; 4.656      ;
; -3.541 ; uart_rx:inst|rx_data[4] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 1.000        ; 0.762      ; 4.346      ;
; -3.432 ; uart_rx:inst|rx_data[1] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.500        ; 0.567      ; 3.542      ;
; -3.266 ; uart_rx:inst|rx_data[6] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 1.000        ; 0.762      ; 4.071      ;
; -3.185 ; uart_rx:inst|rx_data[2] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 1.000        ; 0.763      ; 3.991      ;
; -2.846 ; uart_rx:inst|rx_data[3] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.500        ; 0.566      ; 2.955      ;
; -2.736 ; uart_rx:inst|rx_data[1] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 1.000        ; 0.763      ; 3.542      ;
; -2.150 ; uart_rx:inst|rx_data[3] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 1.000        ; 0.762      ; 2.955      ;
; -0.139 ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; 0.500        ; 3.306      ; 3.292      ;
; 0.057  ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; 0.500        ; 3.502      ; 3.292      ;
; 0.361  ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; 1.000        ; 3.306      ; 3.292      ;
; 0.557  ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; 1.000        ; 3.502      ; 3.292      ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'usart_receive:inst1|state.SET'                                                                                                                        ;
+--------+--------------------------------------+----------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                          ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------+--------------+-------------------------------+--------------+------------+------------+
; -1.870 ; usart_receive:inst1|freq_out_reg[7]  ; usart_receive:inst1|freq_out[7]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.120      ; 2.060      ;
; -1.398 ; usart_receive:inst1|freq_out_reg[4]  ; usart_receive:inst1|freq_out[4]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.120      ; 2.068      ;
; -1.387 ; usart_receive:inst1|freq_out_reg[6]  ; usart_receive:inst1|freq_out[6]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.119      ; 2.056      ;
; -1.152 ; usart_receive:inst1|freq_out_reg[15] ; usart_receive:inst1|freq_out[15] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.074      ; 1.765      ;
; -0.973 ; usart_receive:inst1|freq_out_reg[14] ; usart_receive:inst1|freq_out[14] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.911      ; 1.431      ;
; -0.951 ; usart_receive:inst1|freq_out_reg[3]  ; usart_receive:inst1|freq_out[3]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.911      ; 1.401      ;
; -0.945 ; usart_receive:inst1|freq_out_reg[18] ; usart_receive:inst1|freq_out[18] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.107      ; 1.379      ;
; -0.930 ; usart_receive:inst1|freq_out_reg[11] ; usart_receive:inst1|freq_out[11] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.910      ; 1.383      ;
; -0.911 ; usart_receive:inst1|freq_out_reg[9]  ; usart_receive:inst1|freq_out[9]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.929      ; 1.383      ;
; -0.909 ; usart_receive:inst1|freq_out_reg[1]  ; usart_receive:inst1|freq_out[1]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.931      ; 1.372      ;
; -0.806 ; usart_receive:inst1|freq_out_reg[22] ; usart_receive:inst1|freq_out[22] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.077      ; 1.422      ;
; -0.795 ; usart_receive:inst1|freq_out_reg[2]  ; usart_receive:inst1|freq_out[2]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.108      ; 1.439      ;
; -0.781 ; usart_receive:inst1|freq_out_reg[5]  ; usart_receive:inst1|freq_out[5]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.077      ; 1.424      ;
; -0.775 ; usart_receive:inst1|freq_out_reg[23] ; usart_receive:inst1|freq_out[23] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.075      ; 1.384      ;
; -0.774 ; usart_receive:inst1|freq_out_reg[12] ; usart_receive:inst1|freq_out[12] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.113      ; 1.432      ;
; -0.754 ; usart_receive:inst1|freq_out_reg[13] ; usart_receive:inst1|freq_out[13] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.075      ; 1.377      ;
; -0.745 ; usart_receive:inst1|freq_out_reg[21] ; usart_receive:inst1|freq_out[21] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.076      ; 1.370      ;
; -0.733 ; usart_receive:inst1|freq_out_reg[8]  ; usart_receive:inst1|freq_out[8]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.115      ; 1.384      ;
; -0.726 ; usart_receive:inst1|freq_out_reg[19] ; usart_receive:inst1|freq_out[19] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.107      ; 1.368      ;
; -0.726 ; usart_receive:inst1|freq_out_reg[10] ; usart_receive:inst1|freq_out[10] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.108      ; 1.384      ;
; -0.725 ; usart_receive:inst1|freq_out_reg[0]  ; usart_receive:inst1|freq_out[0]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.116      ; 1.377      ;
; -0.724 ; usart_receive:inst1|freq_out_reg[17] ; usart_receive:inst1|freq_out[17] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.114      ; 1.373      ;
; -0.719 ; usart_receive:inst1|freq_out_reg[16] ; usart_receive:inst1|freq_out[16] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.114      ; 1.378      ;
; -0.717 ; usart_receive:inst1|freq_out_reg[20] ; usart_receive:inst1|freq_out[20] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 1.114      ; 1.371      ;
+--------+--------------------------------------+----------------------------------+--------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'usart_receive:inst1|freq_out[0]'                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                        ; Launch Clock                      ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------+---------------------------------+--------------+------------+------------+
; 1.506 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg0   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.524      ; 6.584      ;
; 1.506 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg1   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.524      ; 6.584      ;
; 1.506 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg2   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.524      ; 6.584      ;
; 1.506 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg3   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.524      ; 6.584      ;
; 1.506 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg4   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.524      ; 6.584      ;
; 1.506 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg5   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.524      ; 6.584      ;
; 1.506 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg6   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.524      ; 6.584      ;
; 1.506 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg7   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.524      ; 6.584      ;
; 1.506 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg8   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.524      ; 6.584      ;
; 1.506 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg9   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.524      ; 6.584      ;
; 1.506 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg10  ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.524      ; 6.584      ;
; 1.551 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg0  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.527      ; 6.542      ;
; 1.551 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg1  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.527      ; 6.542      ;
; 1.551 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg2  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.527      ; 6.542      ;
; 1.551 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg3  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.527      ; 6.542      ;
; 1.551 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg4  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.527      ; 6.542      ;
; 1.551 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg5  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.527      ; 6.542      ;
; 1.551 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg6  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.527      ; 6.542      ;
; 1.551 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg7  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.527      ; 6.542      ;
; 1.551 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg8  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.527      ; 6.542      ;
; 1.551 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg9  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.527      ; 6.542      ;
; 1.551 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg10 ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.527      ; 6.542      ;
; 1.608 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg0  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.522      ; 6.480      ;
; 1.608 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg1  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.522      ; 6.480      ;
; 1.608 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg2  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.522      ; 6.480      ;
; 1.608 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg3  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.522      ; 6.480      ;
; 1.608 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg4  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.522      ; 6.480      ;
; 1.608 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg5  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.522      ; 6.480      ;
; 1.608 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg6  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.522      ; 6.480      ;
; 1.608 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg7  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.522      ; 6.480      ;
; 1.608 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg8  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.522      ; 6.480      ;
; 1.608 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg9  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.522      ; 6.480      ;
; 1.608 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg10 ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.522      ; 6.480      ;
; 1.704 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg0   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.537      ; 6.399      ;
; 1.704 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg1   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.537      ; 6.399      ;
; 1.704 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg2   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.537      ; 6.399      ;
; 1.704 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg3   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.537      ; 6.399      ;
; 1.704 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg4   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.537      ; 6.399      ;
; 1.704 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg5   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.537      ; 6.399      ;
; 1.704 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg6   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.537      ; 6.399      ;
; 1.704 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg7   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.537      ; 6.399      ;
; 1.704 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg8   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.537      ; 6.399      ;
; 1.704 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg9   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.537      ; 6.399      ;
; 1.704 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg10  ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.537      ; 6.399      ;
; 2.001 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg0   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.495      ; 6.060      ;
; 2.001 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg1   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.495      ; 6.060      ;
; 2.001 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg2   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.495      ; 6.060      ;
; 2.001 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg3   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.495      ; 6.060      ;
; 2.001 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg4   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.495      ; 6.060      ;
; 2.001 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg5   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.495      ; 6.060      ;
; 2.001 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg6   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.495      ; 6.060      ;
; 2.001 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg7   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.495      ; 6.060      ;
; 2.001 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg8   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.495      ; 6.060      ;
; 2.001 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg9   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.495      ; 6.060      ;
; 2.001 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg10  ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.495      ; 6.060      ;
; 2.014 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg0   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.536      ; 6.088      ;
; 2.014 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg1   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.536      ; 6.088      ;
; 2.014 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg2   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.536      ; 6.088      ;
; 2.014 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg3   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.536      ; 6.088      ;
; 2.014 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg4   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.536      ; 6.088      ;
; 2.014 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg5   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.536      ; 6.088      ;
; 2.014 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg6   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.536      ; 6.088      ;
; 2.014 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg7   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.536      ; 6.088      ;
; 2.014 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg8   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.536      ; 6.088      ;
; 2.014 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg9   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.536      ; 6.088      ;
; 2.014 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg10  ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.536      ; 6.088      ;
; 2.039 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg0   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.498      ; 6.025      ;
; 2.039 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg1   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.498      ; 6.025      ;
; 2.039 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg2   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.498      ; 6.025      ;
; 2.039 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg3   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.498      ; 6.025      ;
; 2.039 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg4   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.498      ; 6.025      ;
; 2.039 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg5   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.498      ; 6.025      ;
; 2.039 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg6   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.498      ; 6.025      ;
; 2.039 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg7   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.498      ; 6.025      ;
; 2.039 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg8   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.498      ; 6.025      ;
; 2.039 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg9   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.498      ; 6.025      ;
; 2.039 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg10  ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.498      ; 6.025      ;
; 2.078 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg0   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.501      ; 5.989      ;
; 2.078 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg1   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.501      ; 5.989      ;
; 2.078 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg2   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.501      ; 5.989      ;
; 2.078 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg3   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.501      ; 5.989      ;
; 2.078 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg4   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.501      ; 5.989      ;
; 2.078 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg5   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.501      ; 5.989      ;
; 2.078 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg6   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.501      ; 5.989      ;
; 2.078 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg7   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.501      ; 5.989      ;
; 2.078 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg8   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.501      ; 5.989      ;
; 2.078 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg9   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.501      ; 5.989      ;
; 2.078 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg10  ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.501      ; 5.989      ;
; 2.351 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg0   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.496      ; 5.703      ;
; 2.351 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg1   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.496      ; 5.703      ;
; 2.351 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg2   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.496      ; 5.703      ;
; 2.351 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg3   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.496      ; 5.703      ;
; 2.351 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg4   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.496      ; 5.703      ;
; 2.351 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg5   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.496      ; 5.703      ;
; 2.351 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg6   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.496      ; 5.703      ;
; 2.351 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg7   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.496      ; 5.703      ;
; 2.351 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg8   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.496      ; 5.703      ;
; 2.351 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg9   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.496      ; 5.703      ;
; 2.351 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg10  ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.496      ; 5.703      ;
; 2.394 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg0  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 8.513      ; 5.685      ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'usart_receive:inst1|freq_out[0]'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                        ; Launch Clock                      ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------+---------------------------------+--------------+------------+------------+
; -3.221 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg0   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.504      ; 5.283      ;
; -3.221 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg1   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.504      ; 5.283      ;
; -3.221 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg2   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.504      ; 5.283      ;
; -3.221 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg3   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.504      ; 5.283      ;
; -3.221 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg4   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.504      ; 5.283      ;
; -3.221 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg5   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.504      ; 5.283      ;
; -3.221 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg6   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.504      ; 5.283      ;
; -3.221 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg7   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.504      ; 5.283      ;
; -3.221 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg8   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.504      ; 5.283      ;
; -3.221 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg9   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.504      ; 5.283      ;
; -3.221 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg10  ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.504      ; 5.283      ;
; -3.173 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg0  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.506      ; 5.333      ;
; -3.173 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg1  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.506      ; 5.333      ;
; -3.173 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg2  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.506      ; 5.333      ;
; -3.173 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg3  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.506      ; 5.333      ;
; -3.173 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg4  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.506      ; 5.333      ;
; -3.173 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg5  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.506      ; 5.333      ;
; -3.173 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg6  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.506      ; 5.333      ;
; -3.173 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg7  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.506      ; 5.333      ;
; -3.173 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg8  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.506      ; 5.333      ;
; -3.173 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg9  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.506      ; 5.333      ;
; -3.173 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg10 ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.506      ; 5.333      ;
; -2.833 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg0   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.503      ; 5.670      ;
; -2.833 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg1   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.503      ; 5.670      ;
; -2.833 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg2   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.503      ; 5.670      ;
; -2.833 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg3   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.503      ; 5.670      ;
; -2.833 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg4   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.503      ; 5.670      ;
; -2.833 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg5   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.503      ; 5.670      ;
; -2.833 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg6   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.503      ; 5.670      ;
; -2.833 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg7   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.503      ; 5.670      ;
; -2.833 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg8   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.503      ; 5.670      ;
; -2.833 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg9   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.503      ; 5.670      ;
; -2.833 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg10  ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.503      ; 5.670      ;
; -2.831 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg0   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.511      ; 5.680      ;
; -2.831 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg1   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.511      ; 5.680      ;
; -2.831 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg2   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.511      ; 5.680      ;
; -2.831 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg3   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.511      ; 5.680      ;
; -2.831 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg4   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.511      ; 5.680      ;
; -2.831 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg5   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.511      ; 5.680      ;
; -2.831 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg6   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.511      ; 5.680      ;
; -2.831 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg7   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.511      ; 5.680      ;
; -2.831 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg8   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.511      ; 5.680      ;
; -2.831 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg9   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.511      ; 5.680      ;
; -2.831 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg10  ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.511      ; 5.680      ;
; -2.828 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg0  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.513      ; 5.685      ;
; -2.828 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg1  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.513      ; 5.685      ;
; -2.828 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg2  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.513      ; 5.685      ;
; -2.828 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg3  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.513      ; 5.685      ;
; -2.828 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg4  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.513      ; 5.685      ;
; -2.828 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg5  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.513      ; 5.685      ;
; -2.828 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg6  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.513      ; 5.685      ;
; -2.828 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg7  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.513      ; 5.685      ;
; -2.828 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg8  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.513      ; 5.685      ;
; -2.828 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg9  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.513      ; 5.685      ;
; -2.828 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg10 ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.513      ; 5.685      ;
; -2.793 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg0   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.496      ; 5.703      ;
; -2.793 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg1   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.496      ; 5.703      ;
; -2.793 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg2   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.496      ; 5.703      ;
; -2.793 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg3   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.496      ; 5.703      ;
; -2.793 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg4   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.496      ; 5.703      ;
; -2.793 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg5   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.496      ; 5.703      ;
; -2.793 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg6   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.496      ; 5.703      ;
; -2.793 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg7   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.496      ; 5.703      ;
; -2.793 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg8   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.496      ; 5.703      ;
; -2.793 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg9   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.496      ; 5.703      ;
; -2.793 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg10  ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.496      ; 5.703      ;
; -2.512 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg0   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.501      ; 5.989      ;
; -2.512 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg1   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.501      ; 5.989      ;
; -2.512 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg2   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.501      ; 5.989      ;
; -2.512 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg3   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.501      ; 5.989      ;
; -2.512 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg4   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.501      ; 5.989      ;
; -2.512 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg5   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.501      ; 5.989      ;
; -2.512 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg6   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.501      ; 5.989      ;
; -2.512 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg7   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.501      ; 5.989      ;
; -2.512 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg8   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.501      ; 5.989      ;
; -2.512 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg9   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.501      ; 5.989      ;
; -2.512 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg10  ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.501      ; 5.989      ;
; -2.473 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg0   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.498      ; 6.025      ;
; -2.473 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg1   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.498      ; 6.025      ;
; -2.473 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg2   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.498      ; 6.025      ;
; -2.473 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg3   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.498      ; 6.025      ;
; -2.473 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg4   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.498      ; 6.025      ;
; -2.473 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg5   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.498      ; 6.025      ;
; -2.473 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg6   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.498      ; 6.025      ;
; -2.473 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg7   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.498      ; 6.025      ;
; -2.473 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg8   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.498      ; 6.025      ;
; -2.473 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg9   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.498      ; 6.025      ;
; -2.473 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg10  ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.498      ; 6.025      ;
; -2.448 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg0   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.536      ; 6.088      ;
; -2.448 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg1   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.536      ; 6.088      ;
; -2.448 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg2   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.536      ; 6.088      ;
; -2.448 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg3   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.536      ; 6.088      ;
; -2.448 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg4   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.536      ; 6.088      ;
; -2.448 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg5   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.536      ; 6.088      ;
; -2.448 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg6   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.536      ; 6.088      ;
; -2.448 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg7   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.536      ; 6.088      ;
; -2.448 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg8   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.536      ; 6.088      ;
; -2.448 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg9   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.536      ; 6.088      ;
; -2.448 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg10  ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.536      ; 6.088      ;
; -2.435 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg0   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 8.495      ; 6.060      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                              ;
+--------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.882 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|state.WAIT           ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.734      ; 1.462      ;
; -1.382 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|state.WAIT           ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.734      ; 1.462      ;
; -1.302 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[0] ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.733      ; 2.041      ;
; -1.298 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[4]   ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.733      ; 2.045      ;
; -1.296 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[2]   ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.733      ; 2.047      ;
; -1.296 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[3]   ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.733      ; 2.047      ;
; -1.162 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[4] ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.734      ; 2.182      ;
; -1.160 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[2] ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.734      ; 2.184      ;
; -1.157 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[1] ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.734      ; 2.187      ;
; -1.096 ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|number_to_receive[0] ; uart_rx:inst|rx_data[0]       ; clk         ; 0.000        ; 2.733      ; 2.247      ;
; -0.820 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[0]   ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.733      ; 2.523      ;
; -0.819 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[1]   ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.733      ; 2.524      ;
; -0.802 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[0] ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.733      ; 2.041      ;
; -0.798 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[4]   ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.733      ; 2.045      ;
; -0.796 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[2]   ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.733      ; 2.047      ;
; -0.796 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[3]   ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.733      ; 2.047      ;
; -0.676 ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|freq_out_reg[0]      ; uart_rx:inst|rx_data[0]       ; clk         ; 0.000        ; 2.748      ; 2.682      ;
; -0.662 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[4] ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.734      ; 2.182      ;
; -0.660 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[2] ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.734      ; 2.184      ;
; -0.657 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[1] ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.734      ; 2.187      ;
; -0.596 ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|number_to_receive[0] ; uart_rx:inst|rx_data[0]       ; clk         ; -0.500       ; 2.733      ; 2.247      ;
; -0.503 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[3] ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.734      ; 2.841      ;
; -0.320 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[0]   ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.733      ; 2.523      ;
; -0.319 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[1]   ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.733      ; 2.524      ;
; -0.176 ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|freq_out_reg[0]      ; uart_rx:inst|rx_data[0]       ; clk         ; -0.500       ; 2.748      ; 2.682      ;
; -0.110 ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|state.GET_NUM        ; uart_rx:inst|rx_data[0]       ; clk         ; 0.000        ; 2.734      ; 3.234      ;
; -0.109 ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|state.WAIT           ; uart_rx:inst|rx_data[0]       ; clk         ; 0.000        ; 2.734      ; 3.235      ;
; -0.003 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[3] ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.734      ; 2.841      ;
; 0.390  ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|state.GET_NUM        ; uart_rx:inst|rx_data[0]       ; clk         ; -0.500       ; 2.734      ; 3.234      ;
; 0.391  ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|state.WAIT           ; uart_rx:inst|rx_data[0]       ; clk         ; -0.500       ; 2.734      ; 3.235      ;
; 0.413  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[21]     ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.740      ; 3.763      ;
; 0.413  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[7]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.740      ; 3.763      ;
; 0.413  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[13]     ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.740      ; 3.763      ;
; 0.413  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[6]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.740      ; 3.763      ;
; 0.413  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[5]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.740      ; 3.763      ;
; 0.413  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[4]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.740      ; 3.763      ;
; 0.499  ; usart_receive:inst1|state.RECEIVE        ; usart_receive:inst1|state.RECEIVE        ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; usart_receive:inst1|state.WAIT           ; usart_receive:inst1|state.WAIT           ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; uart_rx:inst|rx_data_valid               ; uart_rx:inst|rx_data_valid               ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; usart_receive:inst1|number_received[2]   ; usart_receive:inst1|number_received[2]   ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; usart_receive:inst1|number_to_receive[2] ; usart_receive:inst1|number_to_receive[2] ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; usart_receive:inst1|number_received[4]   ; usart_receive:inst1|number_received[4]   ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; usart_receive:inst1|number_received[3]   ; usart_receive:inst1|number_received[3]   ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; usart_receive:inst1|number_to_receive[3] ; usart_receive:inst1|number_to_receive[3] ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; usart_receive:inst1|number_to_receive[4] ; usart_receive:inst1|number_to_receive[4] ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; usart_receive:inst1|number_received[1]   ; usart_receive:inst1|number_received[1]   ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; usart_receive:inst1|number_to_receive[0] ; usart_receive:inst1|number_to_receive[0] ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; usart_receive:inst1|number_received[0]   ; usart_receive:inst1|number_received[0]   ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; usart_receive:inst1|number_to_receive[1] ; usart_receive:inst1|number_to_receive[1] ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; uart_rx:inst|rx_bits[3]                  ; uart_rx:inst|rx_bits[3]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; uart_rx:inst|rx_bits[6]                  ; uart_rx:inst|rx_bits[6]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; uart_rx:inst|rx_bits[0]                  ; uart_rx:inst|rx_bits[0]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; uart_rx:inst|rx_bits[1]                  ; uart_rx:inst|rx_bits[1]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; uart_rx:inst|rx_bits[7]                  ; uart_rx:inst|rx_bits[7]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; uart_rx:inst|rx_bits[5]                  ; uart_rx:inst|rx_bits[5]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; uart_rx:inst|rx_bits[4]                  ; uart_rx:inst|rx_bits[4]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; uart_rx:inst|rx_bits[2]                  ; uart_rx:inst|rx_bits[2]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; uart_rx:inst|state.S_REC_BYTE            ; uart_rx:inst|state.S_REC_BYTE            ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; uart_rx:inst|bit_cnt[2]                  ; uart_rx:inst|bit_cnt[2]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; uart_rx:inst|bit_cnt[1]                  ; uart_rx:inst|bit_cnt[1]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; uart_rx:inst|bit_cnt[0]                  ; uart_rx:inst|bit_cnt[0]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; uart_rx:inst|state.S_IDLE                ; uart_rx:inst|state.S_IDLE                ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.745  ; uart_rx:inst|rx_bits[2]                  ; uart_rx:inst|rx_data[2]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.051      ;
; 0.750  ; uart_rx:inst|rx_data[5]                  ; usart_receive:inst1|freq_out_reg[5]      ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.056      ;
; 0.753  ; uart_rx:inst|cycle_cnt[15]               ; uart_rx:inst|cycle_cnt[15]               ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753  ; usart_receive:inst1|freq_out_reg[1]      ; usart_receive:inst1|freq_out_reg[9]      ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.059      ;
; 0.757  ; usart_receive:inst1|freq_out_reg[0]      ; usart_receive:inst1|freq_out_reg[8]      ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.063      ;
; 0.759  ; usart_receive:inst1|freq_out_reg[8]      ; usart_receive:inst1|freq_out_reg[16]     ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.065      ;
; 0.760  ; usart_receive:inst1|freq_out_reg[10]     ; usart_receive:inst1|freq_out_reg[18]     ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.066      ;
; 0.761  ; usart_receive:inst1|freq_out_reg[11]     ; usart_receive:inst1|freq_out_reg[19]     ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.067      ;
; 0.761  ; uart_rx:inst|state.S_STOP                ; uart_rx:inst|state.S_DATA                ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.067      ;
; 0.761  ; usart_receive:inst1|freq_out_reg[9]      ; usart_receive:inst1|freq_out_reg[17]     ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.067      ;
; 0.765  ; usart_receive:inst1|freq_out_reg[2]      ; usart_receive:inst1|freq_out_reg[10]     ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.071      ;
; 0.770  ; uart_rx:inst|rx_d1                       ; uart_rx:inst|state.S_START               ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.076      ;
; 0.771  ; uart_rx:inst|rx_data[4]                  ; usart_receive:inst1|freq_out_reg[4]      ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.077      ;
; 0.772  ; uart_rx:inst|rx_d1                       ; uart_rx:inst|state.S_IDLE                ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.078      ;
; 0.783  ; usart_receive:inst1|freq_out_reg[3]      ; usart_receive:inst1|freq_out_reg[11]     ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.089      ;
; 0.814  ; usart_receive:inst1|state.GET_NUM        ; usart_receive:inst1|number_to_receive[1] ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.120      ;
; 0.821  ; usart_receive:inst1|state.GET_NUM        ; usart_receive:inst1|number_to_receive[2] ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.127      ;
; 0.823  ; usart_receive:inst1|state.GET_NUM        ; usart_receive:inst1|number_to_receive[4] ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.129      ;
; 0.824  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[22]     ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.743      ; 4.177      ;
; 0.824  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[14]     ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.743      ; 4.177      ;
; 0.828  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[15]     ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.743      ; 4.181      ;
; 0.828  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[20]     ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.743      ; 4.181      ;
; 0.828  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[12]     ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 2.743      ; 4.181      ;
; 0.902  ; uart_rx:inst|rx_bits[0]                  ; uart_rx:inst|rx_data[0]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.208      ;
; 0.913  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[21]     ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.740      ; 3.763      ;
; 0.913  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[7]      ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.740      ; 3.763      ;
; 0.913  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[13]     ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.740      ; 3.763      ;
; 0.913  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[6]      ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.740      ; 3.763      ;
; 0.913  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[5]      ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.740      ; 3.763      ;
; 0.913  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[4]      ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 2.740      ; 3.763      ;
; 0.920  ; uart_rx:inst|rx_data[6]                  ; usart_receive:inst1|freq_out_reg[6]      ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.226      ;
; 0.926  ; usart_receive:inst1|freq_out_reg[5]      ; usart_receive:inst1|freq_out_reg[13]     ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.232      ;
; 0.927  ; uart_rx:inst|rx_d0                       ; uart_rx:inst|rx_d1                       ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.233      ;
; 0.930  ; usart_receive:inst1|freq_out_reg[13]     ; usart_receive:inst1|freq_out_reg[21]     ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.236      ;
; 0.930  ; usart_receive:inst1|freq_out_reg[12]     ; usart_receive:inst1|freq_out_reg[20]     ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.236      ;
; 0.943  ; uart_rx:inst|rx_d0                       ; uart_rx:inst|state.S_START               ; clk                           ; clk         ; 0.000        ; 0.000      ; 1.249      ;
; 0.957  ; uart_rx:inst|rx_bits[7]                  ; uart_rx:inst|rx_data[7]                  ; clk                           ; clk         ; 0.000        ; 0.001      ; 1.264      ;
; 1.052  ; uart_rx:inst|rx_bits[5]                  ; uart_rx:inst|rx_data[5]                  ; clk                           ; clk         ; 0.000        ; 0.001      ; 1.359      ;
+--------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'uart_rx:inst|rx_data[0]'                                                                                                                     ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                        ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.514 ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; 0.000        ; 3.502      ; 3.292      ;
; -0.318 ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; 0.000        ; 3.306      ; 3.292      ;
; -0.014 ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; -0.500       ; 3.502      ; 3.292      ;
; 0.182  ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; -0.500       ; 3.306      ; 3.292      ;
; 2.193  ; uart_rx:inst|rx_data[3] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.000        ; 0.762      ; 2.955      ;
; 2.779  ; uart_rx:inst|rx_data[1] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.000        ; 0.763      ; 3.542      ;
; 2.889  ; uart_rx:inst|rx_data[3] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; -0.500       ; 0.566      ; 2.955      ;
; 3.228  ; uart_rx:inst|rx_data[2] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.000        ; 0.763      ; 3.991      ;
; 3.309  ; uart_rx:inst|rx_data[6] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.000        ; 0.762      ; 4.071      ;
; 3.475  ; uart_rx:inst|rx_data[1] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; -0.500       ; 0.567      ; 3.542      ;
; 3.584  ; uart_rx:inst|rx_data[4] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.000        ; 0.762      ; 4.346      ;
; 3.894  ; uart_rx:inst|rx_data[5] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.000        ; 0.762      ; 4.656      ;
; 3.924  ; uart_rx:inst|rx_data[2] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; -0.500       ; 0.567      ; 3.991      ;
; 3.928  ; uart_rx:inst|rx_data[7] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.000        ; 0.762      ; 4.690      ;
; 4.005  ; uart_rx:inst|rx_data[6] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; -0.500       ; 0.566      ; 4.071      ;
; 4.280  ; uart_rx:inst|rx_data[4] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; -0.500       ; 0.566      ; 4.346      ;
; 4.590  ; uart_rx:inst|rx_data[5] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; -0.500       ; 0.566      ; 4.656      ;
; 4.624  ; uart_rx:inst|rx_data[7] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; -0.500       ; 0.566      ; 4.690      ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst4|altpll_component|pll|clk[0]'                                                                                                                                                                                                                 ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                     ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.499 ; dds_out:inst5|adc_clock_reg   ; dds_out:inst5|adc_clock_reg                                                                                 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.753 ; dds_out:inst5|counter[23]     ; dds_out:inst5|counter[23]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.059      ;
; 1.015 ; dds_out:inst5|address_reg[10] ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 1.380      ;
; 1.036 ; dds_out:inst5|address_reg[6]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg6  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 1.401      ;
; 1.044 ; dds_out:inst5|address_reg[4]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg4  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 1.409      ;
; 1.051 ; dds_out:inst5|address_reg[5]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg5  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 1.416      ;
; 1.052 ; dds_out:inst5|address_reg[7]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg7  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 1.417      ;
; 1.053 ; dds_out:inst5|address_reg[9]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 1.418      ;
; 1.056 ; dds_out:inst5|address_reg[8]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg8  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 1.421      ;
; 1.166 ; dds_out:inst5|counter[12]     ; dds_out:inst5|counter[12]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.472      ;
; 1.172 ; dds_out:inst5|counter[7]      ; dds_out:inst5|counter[7]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; dds_out:inst5|counter[5]      ; dds_out:inst5|counter[5]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; dds_out:inst5|counter[3]      ; dds_out:inst5|counter[3]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.478      ;
; 1.173 ; dds_out:inst5|counter[0]      ; dds_out:inst5|counter[0]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.479      ;
; 1.175 ; dds_out:inst5|counter[13]     ; dds_out:inst5|counter[13]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; dds_out:inst5|address_reg[0]  ; dds_out:inst5|address_reg[0]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.481      ;
; 1.176 ; dds_out:inst5|counter[21]     ; dds_out:inst5|counter[21]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; dds_out:inst5|counter[14]     ; dds_out:inst5|counter[14]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; dds_out:inst5|address_reg[9]  ; dds_out:inst5|address_reg[9]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; dds_out:inst5|counter[19]     ; dds_out:inst5|counter[19]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; dds_out:inst5|counter[16]     ; dds_out:inst5|counter[16]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; dds_out:inst5|counter[11]     ; dds_out:inst5|counter[11]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; dds_out:inst5|counter[10]     ; dds_out:inst5|counter[10]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; dds_out:inst5|counter[9]      ; dds_out:inst5|counter[9]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.179 ; dds_out:inst5|address_reg[1]  ; dds_out:inst5|address_reg[1]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.485      ;
; 1.181 ; dds_out:inst5|address_reg[7]  ; dds_out:inst5|address_reg[7]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.487      ;
; 1.181 ; dds_out:inst5|address_reg[4]  ; dds_out:inst5|address_reg[4]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.487      ;
; 1.185 ; dds_out:inst5|address_reg[2]  ; dds_out:inst5|address_reg[2]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.491      ;
; 1.220 ; dds_out:inst5|counter[20]     ; dds_out:inst5|counter[20]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.526      ;
; 1.220 ; dds_out:inst5|address_reg[8]  ; dds_out:inst5|address_reg[8]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.526      ;
; 1.221 ; dds_out:inst5|counter[22]     ; dds_out:inst5|counter[22]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; dds_out:inst5|counter[2]      ; dds_out:inst5|counter[2]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; dds_out:inst5|counter[1]      ; dds_out:inst5|counter[1]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.527      ;
; 1.225 ; dds_out:inst5|counter[15]     ; dds_out:inst5|counter[15]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; dds_out:inst5|counter[6]      ; dds_out:inst5|counter[6]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; dds_out:inst5|counter[4]      ; dds_out:inst5|counter[4]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; dds_out:inst5|address_reg[10] ; dds_out:inst5|address_reg[10]                                                                               ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.226 ; dds_out:inst5|counter[18]     ; dds_out:inst5|counter[18]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; dds_out:inst5|counter[17]     ; dds_out:inst5|counter[17]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; dds_out:inst5|counter[8]      ; dds_out:inst5|counter[8]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.230 ; dds_out:inst5|address_reg[6]  ; dds_out:inst5|address_reg[6]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.536      ;
; 1.230 ; dds_out:inst5|address_reg[5]  ; dds_out:inst5|address_reg[5]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.536      ;
; 1.232 ; dds_out:inst5|address_reg[3]  ; dds_out:inst5|address_reg[3]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.538      ;
; 1.417 ; dds_out:inst5|address_reg[1]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg1  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 1.782      ;
; 1.420 ; dds_out:inst5|address_reg[3]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg3  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 1.785      ;
; 1.424 ; dds_out:inst5|address_reg[2]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg2  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 1.789      ;
; 1.438 ; dds_out:inst5|address_reg[0]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg0  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 1.803      ;
; 1.439 ; dds_out:inst5|address_reg[9]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg9   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.102      ; 1.808      ;
; 1.446 ; dds_out:inst5|address_reg[5]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg5   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.102      ; 1.815      ;
; 1.450 ; dds_out:inst5|address_reg[10] ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg10  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.102      ; 1.819      ;
; 1.458 ; dds_out:inst5|address_reg[7]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg7   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.102      ; 1.827      ;
; 1.480 ; dds_out:inst5|address_reg[8]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg8   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.102      ; 1.849      ;
; 1.645 ; dds_out:inst5|counter[12]     ; dds_out:inst5|counter[13]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.951      ;
; 1.651 ; dds_out:inst5|counter[0]      ; dds_out:inst5|counter[1]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.957      ;
; 1.651 ; dds_out:inst5|counter[5]      ; dds_out:inst5|counter[6]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.957      ;
; 1.651 ; dds_out:inst5|counter[7]      ; dds_out:inst5|counter[8]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.957      ;
; 1.653 ; dds_out:inst5|address_reg[0]  ; dds_out:inst5|address_reg[1]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.959      ;
; 1.654 ; dds_out:inst5|counter[13]     ; dds_out:inst5|counter[14]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.960      ;
; 1.655 ; dds_out:inst5|counter[21]     ; dds_out:inst5|counter[22]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655 ; dds_out:inst5|counter[14]     ; dds_out:inst5|counter[15]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655 ; dds_out:inst5|address_reg[9]  ; dds_out:inst5|address_reg[10]                                                                               ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.656 ; dds_out:inst5|counter[10]     ; dds_out:inst5|counter[11]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; dds_out:inst5|counter[9]      ; dds_out:inst5|counter[10]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; dds_out:inst5|counter[16]     ; dds_out:inst5|counter[17]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.658 ; dds_out:inst5|address_reg[1]  ; dds_out:inst5|address_reg[2]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.964      ;
; 1.660 ; dds_out:inst5|address_reg[4]  ; dds_out:inst5|address_reg[5]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.966      ;
; 1.664 ; dds_out:inst5|address_reg[2]  ; dds_out:inst5|address_reg[3]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.970      ;
; 1.700 ; dds_out:inst5|counter[20]     ; dds_out:inst5|counter[21]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.006      ;
; 1.700 ; dds_out:inst5|address_reg[8]  ; dds_out:inst5|address_reg[9]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.006      ;
; 1.701 ; dds_out:inst5|counter[22]     ; dds_out:inst5|counter[23]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.007      ;
; 1.701 ; dds_out:inst5|counter[2]      ; dds_out:inst5|counter[3]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.007      ;
; 1.701 ; dds_out:inst5|counter[1]      ; dds_out:inst5|counter[2]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.007      ;
; 1.705 ; dds_out:inst5|counter[6]      ; dds_out:inst5|counter[7]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.705 ; dds_out:inst5|counter[4]      ; dds_out:inst5|counter[5]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.705 ; dds_out:inst5|counter[15]     ; dds_out:inst5|counter[16]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.706 ; dds_out:inst5|counter[18]     ; dds_out:inst5|counter[19]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.012      ;
; 1.706 ; dds_out:inst5|counter[8]      ; dds_out:inst5|counter[9]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.012      ;
; 1.706 ; dds_out:inst5|counter[17]     ; dds_out:inst5|counter[18]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.012      ;
; 1.710 ; dds_out:inst5|address_reg[6]  ; dds_out:inst5|address_reg[7]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.016      ;
; 1.710 ; dds_out:inst5|address_reg[5]  ; dds_out:inst5|address_reg[6]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.016      ;
; 1.712 ; dds_out:inst5|address_reg[3]  ; dds_out:inst5|address_reg[4]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.018      ;
; 1.731 ; dds_out:inst5|counter[12]     ; dds_out:inst5|counter[14]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.037      ;
; 1.737 ; dds_out:inst5|counter[0]      ; dds_out:inst5|counter[2]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.043      ;
; 1.737 ; dds_out:inst5|counter[5]      ; dds_out:inst5|counter[7]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.043      ;
; 1.737 ; dds_out:inst5|counter[7]      ; dds_out:inst5|counter[9]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.043      ;
; 1.739 ; dds_out:inst5|address_reg[0]  ; dds_out:inst5|address_reg[2]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.045      ;
; 1.740 ; dds_out:inst5|counter[13]     ; dds_out:inst5|counter[15]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.046      ;
; 1.741 ; dds_out:inst5|counter[21]     ; dds_out:inst5|counter[23]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.047      ;
; 1.741 ; dds_out:inst5|counter[14]     ; dds_out:inst5|counter[16]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.047      ;
; 1.742 ; dds_out:inst5|counter[9]      ; dds_out:inst5|counter[11]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.048      ;
; 1.742 ; dds_out:inst5|counter[16]     ; dds_out:inst5|counter[18]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.048      ;
; 1.744 ; dds_out:inst5|address_reg[1]  ; dds_out:inst5|address_reg[3]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.050      ;
; 1.746 ; dds_out:inst5|address_reg[4]  ; dds_out:inst5|address_reg[6]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.052      ;
; 1.750 ; dds_out:inst5|address_reg[2]  ; dds_out:inst5|address_reg[4]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.056      ;
; 1.761 ; dds_out:inst5|counter[3]      ; dds_out:inst5|counter[4]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.067      ;
; 1.766 ; dds_out:inst5|counter[19]     ; dds_out:inst5|counter[20]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.072      ;
; 1.770 ; dds_out:inst5|counter[11]     ; dds_out:inst5|counter[12]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.071      ;
; 1.770 ; dds_out:inst5|address_reg[7]  ; dds_out:inst5|address_reg[8]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.076      ;
; 1.786 ; dds_out:inst5|counter[20]     ; dds_out:inst5|counter[22]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.092      ;
; 1.786 ; dds_out:inst5|address_reg[8]  ; dds_out:inst5|address_reg[10]                                                                               ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.092      ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'usart_receive:inst1|state.SET'                                                                                                                        ;
+-------+--------------------------------------+----------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                          ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------+--------------+-------------------------------+--------------+------------+------------+
; 0.757 ; usart_receive:inst1|freq_out_reg[20] ; usart_receive:inst1|freq_out[20] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.114      ; 1.371      ;
; 0.759 ; usart_receive:inst1|freq_out_reg[17] ; usart_receive:inst1|freq_out[17] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.114      ; 1.373      ;
; 0.761 ; usart_receive:inst1|freq_out_reg[19] ; usart_receive:inst1|freq_out[19] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.107      ; 1.368      ;
; 0.761 ; usart_receive:inst1|freq_out_reg[0]  ; usart_receive:inst1|freq_out[0]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.116      ; 1.377      ;
; 0.764 ; usart_receive:inst1|freq_out_reg[16] ; usart_receive:inst1|freq_out[16] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.114      ; 1.378      ;
; 0.769 ; usart_receive:inst1|freq_out_reg[8]  ; usart_receive:inst1|freq_out[8]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.115      ; 1.384      ;
; 0.772 ; usart_receive:inst1|freq_out_reg[18] ; usart_receive:inst1|freq_out[18] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.107      ; 1.379      ;
; 0.776 ; usart_receive:inst1|freq_out_reg[10] ; usart_receive:inst1|freq_out[10] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.108      ; 1.384      ;
; 0.794 ; usart_receive:inst1|freq_out_reg[21] ; usart_receive:inst1|freq_out[21] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.076      ; 1.370      ;
; 0.802 ; usart_receive:inst1|freq_out_reg[13] ; usart_receive:inst1|freq_out[13] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.075      ; 1.377      ;
; 0.809 ; usart_receive:inst1|freq_out_reg[23] ; usart_receive:inst1|freq_out[23] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.075      ; 1.384      ;
; 0.819 ; usart_receive:inst1|freq_out_reg[12] ; usart_receive:inst1|freq_out[12] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.113      ; 1.432      ;
; 0.831 ; usart_receive:inst1|freq_out_reg[2]  ; usart_receive:inst1|freq_out[2]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.108      ; 1.439      ;
; 0.845 ; usart_receive:inst1|freq_out_reg[22] ; usart_receive:inst1|freq_out[22] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.077      ; 1.422      ;
; 0.847 ; usart_receive:inst1|freq_out_reg[5]  ; usart_receive:inst1|freq_out[5]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.077      ; 1.424      ;
; 0.941 ; usart_receive:inst1|freq_out_reg[1]  ; usart_receive:inst1|freq_out[1]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.931      ; 1.372      ;
; 0.954 ; usart_receive:inst1|freq_out_reg[9]  ; usart_receive:inst1|freq_out[9]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.929      ; 1.383      ;
; 0.973 ; usart_receive:inst1|freq_out_reg[11] ; usart_receive:inst1|freq_out[11] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.910      ; 1.383      ;
; 0.990 ; usart_receive:inst1|freq_out_reg[3]  ; usart_receive:inst1|freq_out[3]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.911      ; 1.401      ;
; 1.020 ; usart_receive:inst1|freq_out_reg[14] ; usart_receive:inst1|freq_out[14] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.911      ; 1.431      ;
; 1.191 ; usart_receive:inst1|freq_out_reg[15] ; usart_receive:inst1|freq_out[15] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.074      ; 1.765      ;
; 1.437 ; usart_receive:inst1|freq_out_reg[6]  ; usart_receive:inst1|freq_out[6]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.119      ; 2.056      ;
; 1.440 ; usart_receive:inst1|freq_out_reg[7]  ; usart_receive:inst1|freq_out[7]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.120      ; 2.060      ;
; 1.448 ; usart_receive:inst1|freq_out_reg[4]  ; usart_receive:inst1|freq_out[4]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 1.120      ; 2.068      ;
+-------+--------------------------------------+----------------------------------+--------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[0]'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg0  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg0  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg1  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg1  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg10 ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg10 ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg2  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg2  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg3  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg3  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg4  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg4  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg5  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg5  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg6  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg6  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg7  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg7  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg8  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg8  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg9  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg9  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg0   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg0   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg1   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg1   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg10  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg10  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg2   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg2   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg3   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg3   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg4   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg4   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg5   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg5   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg6   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg6   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg7   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg7   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg8   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg8   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg9   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg9   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg0   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg0   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg1   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg1   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg10  ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg10  ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg2   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg2   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg3   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg3   ;
; -1.527 ; 1.250        ; 2.777          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg4   ;
; -1.527 ; 1.250        ; 2.777          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg4   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'uart_rx:inst|rx_data[0]'                                                                        ;
+-------+--------------+----------------+------------------+-------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+-------------------------+------------+--------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|Equal0~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|Equal0~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|Equal0~1|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|Equal0~1|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|Equal1~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|Equal1~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|Equal1~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|Equal1~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~0|combout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~0|combout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~0|combout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~0|combout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~0|datab       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~0|datab       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~0|datad       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~0|datad       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~1|combout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~1|combout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~1|combout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~1|combout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~1|datac       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~1|datac       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~1|datac       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~1|datac       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst|rx_data[0]|regout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst|rx_data[0]|regout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; usart_receive:inst1|set_select ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Fall       ; usart_receive:inst1|set_select ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; usart_receive:inst1|set_select ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Fall       ; usart_receive:inst1|set_select ;
+-------+--------------+----------------+------------------+-------------------------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'usart_receive:inst1|freq_out[0]'                                                                         ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[0]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[0]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[10]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[10]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[11]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[11]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[12]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[12]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[13]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[13]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[1]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[1]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[2]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[2]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[3]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[3]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[4]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[4]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[5]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[5]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[6]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[6]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[7]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[7]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[8]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[8]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[9]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[9]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst1|freq_out[0]|combout       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst1|freq_out[0]|combout       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~0|combout          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~0|combout          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~0|dataa            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~0|dataa            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~15clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~15clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~15clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~15clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~15|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~15|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~15|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~15|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~4|combout          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~4|combout          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~4|datab            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~4|datab            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[0]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[0]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[10]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[10]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[11]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[11]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[12]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[12]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[13]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[13]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[1]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[1]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[2]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[2]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[3]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[3]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[4]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[4]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[5]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[5]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[6]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[6]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[7]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[7]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[8]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[8]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[9]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[9]|datac     ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'usart_receive:inst1|state.SET'                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                           ;
+-------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[0]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[0]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[10]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[10]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[11]|datad         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[11]|datad         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[12]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[12]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[13]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[13]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[14]|datad         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[14]|datad         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[15]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[15]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[16]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[16]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[17]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[17]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[18]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[18]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[19]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[19]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[1]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[1]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[20]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[20]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[21]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[21]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[22]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[22]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[23]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[23]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[3]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[3]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[4]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[4]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[5]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[5]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[6]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[6]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[7]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[7]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[8]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[8]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[9]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[9]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|state.SET|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|state.SET|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|state.SET~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|state.SET~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|state.SET~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|state.SET~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[10] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[10] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[11] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[11] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[12] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[12] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[13] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[13] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[14] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[14] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[15] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[15] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[16] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[16] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[17] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[17] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[18] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[18] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[19] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[19] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[1]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[1]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[20] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[20] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[21] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[21] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[22] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[22] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[23] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[23] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[2]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[3]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[3]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[4]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[4]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[5]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[6]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[6]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[7]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[7]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[8]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[8]  ;
+-------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                               ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|bit_cnt[0]              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|bit_cnt[0]              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|bit_cnt[1]              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|bit_cnt[1]              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|bit_cnt[2]              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|bit_cnt[2]              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[0]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[0]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[10]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[10]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[11]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[11]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[12]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[12]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[13]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[13]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[14]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[14]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[15]           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[15]           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[1]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[1]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[2]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[2]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[3]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[3]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[4]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[4]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[5]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[5]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[6]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[6]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[7]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[7]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[8]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[8]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[9]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[9]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[0]              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[0]              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[1]              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[1]              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[2]              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[2]              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[3]              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[3]              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[4]              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[4]              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[5]              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[5]              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[6]              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[6]              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[7]              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[7]              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_d0                   ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_d0                   ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_d1                   ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_d1                   ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[0]              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[0]              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[1]              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[1]              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[2]              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[2]              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[3]              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[3]              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[4]              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[4]              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[5]              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[5]              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[6]              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[6]              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[7]              ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[7]              ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data_valid           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data_valid           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|state.S_DATA            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|state.S_DATA            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|state.S_IDLE            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|state.S_IDLE            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|state.S_REC_BYTE        ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|state.S_REC_BYTE        ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|state.S_START           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|state.S_START           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|state.S_STOP            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|state.S_STOP            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; usart_receive:inst1|freq_out_reg[0]  ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; usart_receive:inst1|freq_out_reg[0]  ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; usart_receive:inst1|freq_out_reg[10] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; usart_receive:inst1|freq_out_reg[10] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; usart_receive:inst1|freq_out_reg[11] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; usart_receive:inst1|freq_out_reg[11] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; usart_receive:inst1|freq_out_reg[12] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; usart_receive:inst1|freq_out_reg[12] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; usart_receive:inst1|freq_out_reg[13] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; usart_receive:inst1|freq_out_reg[13] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; usart_receive:inst1|freq_out_reg[14] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; usart_receive:inst1|freq_out_reg[14] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk   ; Rise       ; usart_receive:inst1|freq_out_reg[15] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk   ; Rise       ; usart_receive:inst1|freq_out_reg[15] ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; rst_n     ; clk        ; 8.099  ; 8.099  ; Rise       ; clk                               ;
; rx_pin    ; clk        ; 0.865  ; 0.865  ; Rise       ; clk                               ;
; rst_n     ; clk        ; 11.503 ; 11.503 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------+
; Hold Times                                                                                ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; rst_n     ; clk        ; -5.136 ; -5.136 ; Rise       ; clk                               ;
; rx_pin    ; clk        ; -0.288 ; -0.288 ; Rise       ; clk                               ;
; rst_n     ; clk        ; -8.682 ; -8.682 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+---------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+---------------------------------+--------+--------+------------+-----------------------------------+
; adc_clock ; clk                             ; 5.734  ; 5.734  ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; q[*]      ; usart_receive:inst1|freq_out[0] ; 13.714 ; 13.714 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[0]     ; usart_receive:inst1|freq_out[0] ; 12.897 ; 12.897 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[1]     ; usart_receive:inst1|freq_out[0] ; 12.898 ; 12.898 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[2]     ; usart_receive:inst1|freq_out[0] ; 12.793 ; 12.793 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[3]     ; usart_receive:inst1|freq_out[0] ; 12.801 ; 12.801 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[4]     ; usart_receive:inst1|freq_out[0] ; 13.688 ; 13.688 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[5]     ; usart_receive:inst1|freq_out[0] ; 12.802 ; 12.802 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[6]     ; usart_receive:inst1|freq_out[0] ; 12.800 ; 12.800 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[7]     ; usart_receive:inst1|freq_out[0] ; 13.176 ; 13.176 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[8]     ; usart_receive:inst1|freq_out[0] ; 13.714 ; 13.714 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[9]     ; usart_receive:inst1|freq_out[0] ; 13.690 ; 13.690 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[10]    ; usart_receive:inst1|freq_out[0] ; 12.805 ; 12.805 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[11]    ; usart_receive:inst1|freq_out[0] ; 12.811 ; 12.811 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[12]    ; usart_receive:inst1|freq_out[0] ; 12.805 ; 12.805 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[13]    ; usart_receive:inst1|freq_out[0] ; 13.176 ; 13.176 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
+-----------+---------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+---------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+---------------------------------+--------+--------+------------+-----------------------------------+
; adc_clock ; clk                             ; 5.734  ; 5.734  ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; q[*]      ; usart_receive:inst1|freq_out[0] ; 12.793 ; 12.793 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[0]     ; usart_receive:inst1|freq_out[0] ; 12.897 ; 12.897 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[1]     ; usart_receive:inst1|freq_out[0] ; 12.898 ; 12.898 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[2]     ; usart_receive:inst1|freq_out[0] ; 12.793 ; 12.793 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[3]     ; usart_receive:inst1|freq_out[0] ; 12.801 ; 12.801 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[4]     ; usart_receive:inst1|freq_out[0] ; 13.688 ; 13.688 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[5]     ; usart_receive:inst1|freq_out[0] ; 12.802 ; 12.802 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[6]     ; usart_receive:inst1|freq_out[0] ; 12.800 ; 12.800 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[7]     ; usart_receive:inst1|freq_out[0] ; 13.176 ; 13.176 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[8]     ; usart_receive:inst1|freq_out[0] ; 13.714 ; 13.714 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[9]     ; usart_receive:inst1|freq_out[0] ; 13.690 ; 13.690 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[10]    ; usart_receive:inst1|freq_out[0] ; 12.805 ; 12.805 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[11]    ; usart_receive:inst1|freq_out[0] ; 12.811 ; 12.811 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[12]    ; usart_receive:inst1|freq_out[0] ; 12.805 ; 12.805 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[13]    ; usart_receive:inst1|freq_out[0] ; 13.176 ; 13.176 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
+-----------+---------------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; inst4|altpll_component|pll|clk[0] ; -4.180 ; -137.369      ;
; uart_rx:inst|rx_data[0]           ; -1.709 ; -1.709        ;
; clk                               ; -0.626 ; -12.706       ;
; usart_receive:inst1|state.SET     ; -0.476 ; -5.060        ;
; usart_receive:inst1|freq_out[0]   ; 0.448  ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk                               ; -1.171 ; -17.234       ;
; usart_receive:inst1|freq_out[0]   ; -0.637 ; -6.007        ;
; uart_rx:inst|rx_data[0]           ; -0.147 ; -0.147        ;
; inst4|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; usart_receive:inst1|state.SET     ; 0.869  ; 0.000         ;
+-----------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; inst4|altpll_component|pll|clk[0] ; -0.673 ; -103.642      ;
; uart_rx:inst|rx_data[0]           ; 0.500  ; 0.000         ;
; usart_receive:inst1|freq_out[0]   ; 0.500  ; 0.000         ;
; usart_receive:inst1|state.SET     ; 0.500  ; 0.000         ;
; clk                               ; 9.000  ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst4|altpll_component|pll|clk[0]'                                                                                                                              ;
+--------+----------------------------------+---------------------------+-------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                   ; Launch Clock                  ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------+-------------------------------+-----------------------------------+--------------+------------+------------+
; -4.180 ; usart_receive:inst1|freq_out[6]  ; dds_out:inst5|counter[0]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.656     ; 3.056      ;
; -4.180 ; usart_receive:inst1|freq_out[6]  ; dds_out:inst5|counter[11] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.656     ; 3.056      ;
; -4.180 ; usart_receive:inst1|freq_out[6]  ; dds_out:inst5|counter[10] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.656     ; 3.056      ;
; -4.180 ; usart_receive:inst1|freq_out[6]  ; dds_out:inst5|counter[9]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.656     ; 3.056      ;
; -4.180 ; usart_receive:inst1|freq_out[6]  ; dds_out:inst5|counter[8]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.656     ; 3.056      ;
; -4.180 ; usart_receive:inst1|freq_out[6]  ; dds_out:inst5|counter[7]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.656     ; 3.056      ;
; -4.180 ; usart_receive:inst1|freq_out[6]  ; dds_out:inst5|counter[6]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.656     ; 3.056      ;
; -4.180 ; usart_receive:inst1|freq_out[6]  ; dds_out:inst5|counter[5]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.656     ; 3.056      ;
; -4.180 ; usart_receive:inst1|freq_out[6]  ; dds_out:inst5|counter[4]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.656     ; 3.056      ;
; -4.180 ; usart_receive:inst1|freq_out[6]  ; dds_out:inst5|counter[3]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.656     ; 3.056      ;
; -4.180 ; usart_receive:inst1|freq_out[6]  ; dds_out:inst5|counter[2]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.656     ; 3.056      ;
; -4.180 ; usart_receive:inst1|freq_out[6]  ; dds_out:inst5|counter[1]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.656     ; 3.056      ;
; -4.178 ; usart_receive:inst1|freq_out[5]  ; dds_out:inst5|counter[0]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.631     ; 3.079      ;
; -4.178 ; usart_receive:inst1|freq_out[5]  ; dds_out:inst5|counter[11] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.631     ; 3.079      ;
; -4.178 ; usart_receive:inst1|freq_out[5]  ; dds_out:inst5|counter[10] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.631     ; 3.079      ;
; -4.178 ; usart_receive:inst1|freq_out[5]  ; dds_out:inst5|counter[9]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.631     ; 3.079      ;
; -4.178 ; usart_receive:inst1|freq_out[5]  ; dds_out:inst5|counter[8]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.631     ; 3.079      ;
; -4.178 ; usart_receive:inst1|freq_out[5]  ; dds_out:inst5|counter[7]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.631     ; 3.079      ;
; -4.178 ; usart_receive:inst1|freq_out[5]  ; dds_out:inst5|counter[6]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.631     ; 3.079      ;
; -4.178 ; usart_receive:inst1|freq_out[5]  ; dds_out:inst5|counter[5]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.631     ; 3.079      ;
; -4.178 ; usart_receive:inst1|freq_out[5]  ; dds_out:inst5|counter[4]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.631     ; 3.079      ;
; -4.178 ; usart_receive:inst1|freq_out[5]  ; dds_out:inst5|counter[3]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.631     ; 3.079      ;
; -4.178 ; usart_receive:inst1|freq_out[5]  ; dds_out:inst5|counter[2]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.631     ; 3.079      ;
; -4.178 ; usart_receive:inst1|freq_out[5]  ; dds_out:inst5|counter[1]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.631     ; 3.079      ;
; -4.158 ; usart_receive:inst1|freq_out[12] ; dds_out:inst5|counter[0]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.653     ; 3.037      ;
; -4.158 ; usart_receive:inst1|freq_out[12] ; dds_out:inst5|counter[11] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.653     ; 3.037      ;
; -4.158 ; usart_receive:inst1|freq_out[12] ; dds_out:inst5|counter[10] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.653     ; 3.037      ;
; -4.158 ; usart_receive:inst1|freq_out[12] ; dds_out:inst5|counter[9]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.653     ; 3.037      ;
; -4.158 ; usart_receive:inst1|freq_out[12] ; dds_out:inst5|counter[8]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.653     ; 3.037      ;
; -4.158 ; usart_receive:inst1|freq_out[12] ; dds_out:inst5|counter[7]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.653     ; 3.037      ;
; -4.158 ; usart_receive:inst1|freq_out[12] ; dds_out:inst5|counter[6]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.653     ; 3.037      ;
; -4.158 ; usart_receive:inst1|freq_out[12] ; dds_out:inst5|counter[5]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.653     ; 3.037      ;
; -4.158 ; usart_receive:inst1|freq_out[12] ; dds_out:inst5|counter[4]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.653     ; 3.037      ;
; -4.158 ; usart_receive:inst1|freq_out[12] ; dds_out:inst5|counter[3]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.653     ; 3.037      ;
; -4.158 ; usart_receive:inst1|freq_out[12] ; dds_out:inst5|counter[2]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.653     ; 3.037      ;
; -4.158 ; usart_receive:inst1|freq_out[12] ; dds_out:inst5|counter[1]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.653     ; 3.037      ;
; -4.112 ; usart_receive:inst1|freq_out[2]  ; dds_out:inst5|counter[0]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.646     ; 2.998      ;
; -4.112 ; usart_receive:inst1|freq_out[2]  ; dds_out:inst5|counter[11] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.646     ; 2.998      ;
; -4.112 ; usart_receive:inst1|freq_out[2]  ; dds_out:inst5|counter[10] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.646     ; 2.998      ;
; -4.112 ; usart_receive:inst1|freq_out[2]  ; dds_out:inst5|counter[9]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.646     ; 2.998      ;
; -4.112 ; usart_receive:inst1|freq_out[2]  ; dds_out:inst5|counter[8]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.646     ; 2.998      ;
; -4.112 ; usart_receive:inst1|freq_out[2]  ; dds_out:inst5|counter[7]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.646     ; 2.998      ;
; -4.112 ; usart_receive:inst1|freq_out[2]  ; dds_out:inst5|counter[6]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.646     ; 2.998      ;
; -4.112 ; usart_receive:inst1|freq_out[2]  ; dds_out:inst5|counter[5]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.646     ; 2.998      ;
; -4.112 ; usart_receive:inst1|freq_out[2]  ; dds_out:inst5|counter[4]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.646     ; 2.998      ;
; -4.112 ; usart_receive:inst1|freq_out[2]  ; dds_out:inst5|counter[3]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.646     ; 2.998      ;
; -4.112 ; usart_receive:inst1|freq_out[2]  ; dds_out:inst5|counter[2]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.646     ; 2.998      ;
; -4.112 ; usart_receive:inst1|freq_out[2]  ; dds_out:inst5|counter[1]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.646     ; 2.998      ;
; -4.110 ; usart_receive:inst1|freq_out[4]  ; dds_out:inst5|counter[0]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.657     ; 2.985      ;
; -4.110 ; usart_receive:inst1|freq_out[4]  ; dds_out:inst5|counter[11] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.657     ; 2.985      ;
; -4.110 ; usart_receive:inst1|freq_out[4]  ; dds_out:inst5|counter[10] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.657     ; 2.985      ;
; -4.110 ; usart_receive:inst1|freq_out[4]  ; dds_out:inst5|counter[9]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.657     ; 2.985      ;
; -4.110 ; usart_receive:inst1|freq_out[4]  ; dds_out:inst5|counter[8]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.657     ; 2.985      ;
; -4.110 ; usart_receive:inst1|freq_out[4]  ; dds_out:inst5|counter[7]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.657     ; 2.985      ;
; -4.110 ; usart_receive:inst1|freq_out[4]  ; dds_out:inst5|counter[6]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.657     ; 2.985      ;
; -4.110 ; usart_receive:inst1|freq_out[4]  ; dds_out:inst5|counter[5]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.657     ; 2.985      ;
; -4.110 ; usart_receive:inst1|freq_out[4]  ; dds_out:inst5|counter[4]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.657     ; 2.985      ;
; -4.110 ; usart_receive:inst1|freq_out[4]  ; dds_out:inst5|counter[3]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.657     ; 2.985      ;
; -4.110 ; usart_receive:inst1|freq_out[4]  ; dds_out:inst5|counter[2]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.657     ; 2.985      ;
; -4.110 ; usart_receive:inst1|freq_out[4]  ; dds_out:inst5|counter[1]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.657     ; 2.985      ;
; -4.026 ; usart_receive:inst1|freq_out[7]  ; dds_out:inst5|counter[0]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.657     ; 2.901      ;
; -4.026 ; usart_receive:inst1|freq_out[7]  ; dds_out:inst5|counter[11] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.657     ; 2.901      ;
; -4.026 ; usart_receive:inst1|freq_out[7]  ; dds_out:inst5|counter[10] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.657     ; 2.901      ;
; -4.026 ; usart_receive:inst1|freq_out[7]  ; dds_out:inst5|counter[9]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.657     ; 2.901      ;
; -4.026 ; usart_receive:inst1|freq_out[7]  ; dds_out:inst5|counter[8]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.657     ; 2.901      ;
; -4.026 ; usart_receive:inst1|freq_out[7]  ; dds_out:inst5|counter[7]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.657     ; 2.901      ;
; -4.026 ; usart_receive:inst1|freq_out[7]  ; dds_out:inst5|counter[6]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.657     ; 2.901      ;
; -4.026 ; usart_receive:inst1|freq_out[7]  ; dds_out:inst5|counter[5]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.657     ; 2.901      ;
; -4.026 ; usart_receive:inst1|freq_out[7]  ; dds_out:inst5|counter[4]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.657     ; 2.901      ;
; -4.026 ; usart_receive:inst1|freq_out[7]  ; dds_out:inst5|counter[3]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.657     ; 2.901      ;
; -4.026 ; usart_receive:inst1|freq_out[7]  ; dds_out:inst5|counter[2]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.657     ; 2.901      ;
; -4.026 ; usart_receive:inst1|freq_out[7]  ; dds_out:inst5|counter[1]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.657     ; 2.901      ;
; -4.004 ; usart_receive:inst1|freq_out[3]  ; dds_out:inst5|counter[0]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.580     ; 2.956      ;
; -4.004 ; usart_receive:inst1|freq_out[3]  ; dds_out:inst5|counter[11] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.580     ; 2.956      ;
; -4.004 ; usart_receive:inst1|freq_out[3]  ; dds_out:inst5|counter[10] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.580     ; 2.956      ;
; -4.004 ; usart_receive:inst1|freq_out[3]  ; dds_out:inst5|counter[9]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.580     ; 2.956      ;
; -4.004 ; usart_receive:inst1|freq_out[3]  ; dds_out:inst5|counter[8]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.580     ; 2.956      ;
; -4.004 ; usart_receive:inst1|freq_out[3]  ; dds_out:inst5|counter[7]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.580     ; 2.956      ;
; -4.004 ; usart_receive:inst1|freq_out[3]  ; dds_out:inst5|counter[6]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.580     ; 2.956      ;
; -4.004 ; usart_receive:inst1|freq_out[3]  ; dds_out:inst5|counter[5]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.580     ; 2.956      ;
; -4.004 ; usart_receive:inst1|freq_out[3]  ; dds_out:inst5|counter[4]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.580     ; 2.956      ;
; -4.004 ; usart_receive:inst1|freq_out[3]  ; dds_out:inst5|counter[3]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.580     ; 2.956      ;
; -4.004 ; usart_receive:inst1|freq_out[3]  ; dds_out:inst5|counter[2]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.580     ; 2.956      ;
; -4.004 ; usart_receive:inst1|freq_out[3]  ; dds_out:inst5|counter[1]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.580     ; 2.956      ;
; -3.983 ; usart_receive:inst1|freq_out[1]  ; dds_out:inst5|counter[0]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.601     ; 2.914      ;
; -3.983 ; usart_receive:inst1|freq_out[1]  ; dds_out:inst5|counter[11] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.601     ; 2.914      ;
; -3.983 ; usart_receive:inst1|freq_out[1]  ; dds_out:inst5|counter[10] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.601     ; 2.914      ;
; -3.983 ; usart_receive:inst1|freq_out[1]  ; dds_out:inst5|counter[9]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.601     ; 2.914      ;
; -3.983 ; usart_receive:inst1|freq_out[1]  ; dds_out:inst5|counter[8]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.601     ; 2.914      ;
; -3.983 ; usart_receive:inst1|freq_out[1]  ; dds_out:inst5|counter[7]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.601     ; 2.914      ;
; -3.983 ; usart_receive:inst1|freq_out[1]  ; dds_out:inst5|counter[6]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.601     ; 2.914      ;
; -3.983 ; usart_receive:inst1|freq_out[1]  ; dds_out:inst5|counter[5]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.601     ; 2.914      ;
; -3.983 ; usart_receive:inst1|freq_out[1]  ; dds_out:inst5|counter[4]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.601     ; 2.914      ;
; -3.983 ; usart_receive:inst1|freq_out[1]  ; dds_out:inst5|counter[3]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.601     ; 2.914      ;
; -3.983 ; usart_receive:inst1|freq_out[1]  ; dds_out:inst5|counter[2]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.601     ; 2.914      ;
; -3.983 ; usart_receive:inst1|freq_out[1]  ; dds_out:inst5|counter[1]  ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.601     ; 2.914      ;
; -3.962 ; usart_receive:inst1|freq_out[6]  ; dds_out:inst5|counter[23] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.660     ; 2.834      ;
; -3.962 ; usart_receive:inst1|freq_out[6]  ; dds_out:inst5|counter[22] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.660     ; 2.834      ;
; -3.962 ; usart_receive:inst1|freq_out[6]  ; dds_out:inst5|counter[21] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.660     ; 2.834      ;
; -3.962 ; usart_receive:inst1|freq_out[6]  ; dds_out:inst5|counter[20] ; usart_receive:inst1|state.SET ; inst4|altpll_component|pll|clk[0] ; 0.500        ; -1.660     ; 2.834      ;
+--------+----------------------------------+---------------------------+-------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'uart_rx:inst|rx_data[0]'                                                                                                                    ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                        ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -1.709 ; uart_rx:inst|rx_data[7] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.500        ; -0.433     ; 1.497      ;
; -1.692 ; uart_rx:inst|rx_data[5] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.500        ; -0.433     ; 1.480      ;
; -1.582 ; uart_rx:inst|rx_data[4] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.500        ; -0.433     ; 1.370      ;
; -1.540 ; uart_rx:inst|rx_data[6] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.500        ; -0.433     ; 1.328      ;
; -1.478 ; uart_rx:inst|rx_data[2] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.500        ; -0.432     ; 1.267      ;
; -1.334 ; uart_rx:inst|rx_data[1] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.500        ; -0.432     ; 1.123      ;
; -1.199 ; uart_rx:inst|rx_data[3] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.500        ; -0.433     ; 0.987      ;
; -1.102 ; uart_rx:inst|rx_data[7] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 1.000        ; -0.326     ; 1.497      ;
; -1.085 ; uart_rx:inst|rx_data[5] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 1.000        ; -0.326     ; 1.480      ;
; -0.975 ; uart_rx:inst|rx_data[4] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 1.000        ; -0.326     ; 1.370      ;
; -0.933 ; uart_rx:inst|rx_data[6] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 1.000        ; -0.326     ; 1.328      ;
; -0.871 ; uart_rx:inst|rx_data[2] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 1.000        ; -0.325     ; 1.267      ;
; -0.727 ; uart_rx:inst|rx_data[1] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 1.000        ; -0.325     ; 1.123      ;
; -0.592 ; uart_rx:inst|rx_data[3] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 1.000        ; -0.326     ; 0.987      ;
; 0.261  ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; 0.500        ; 0.996      ; 1.097      ;
; 0.368  ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; 0.500        ; 1.103      ; 1.097      ;
; 0.761  ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; 1.000        ; 0.996      ; 1.097      ;
; 0.868  ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; 1.000        ; 1.103      ; 1.097      ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                   ;
+--------+--------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                  ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -0.626 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[23]     ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.428      ; 1.586      ;
; -0.624 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[19]     ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.430      ; 1.586      ;
; -0.624 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[18]     ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.430      ; 1.586      ;
; -0.624 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[11]     ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.430      ; 1.586      ;
; -0.624 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[10]     ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.430      ; 1.586      ;
; -0.624 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[3]      ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.430      ; 1.586      ;
; -0.624 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[2]      ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.430      ; 1.586      ;
; -0.616 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[17]     ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.440      ; 1.588      ;
; -0.616 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[16]     ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.440      ; 1.588      ;
; -0.616 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[9]      ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.440      ; 1.588      ;
; -0.616 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[8]      ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.440      ; 1.588      ;
; -0.616 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[1]      ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.440      ; 1.588      ;
; -0.616 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[0]      ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.440      ; 1.588      ;
; -0.498 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[15]     ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.436      ; 1.466      ;
; -0.498 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[20]     ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.436      ; 1.466      ;
; -0.498 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[12]     ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.436      ; 1.466      ;
; -0.496 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[22]     ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.435      ; 1.463      ;
; -0.496 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[14]     ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.435      ; 1.463      ;
; -0.359 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[21]     ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.433      ; 1.324      ;
; -0.359 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[7]      ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.433      ; 1.324      ;
; -0.359 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[13]     ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.433      ; 1.324      ;
; -0.359 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[6]      ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.433      ; 1.324      ;
; -0.359 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[5]      ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.433      ; 1.324      ;
; -0.359 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[4]      ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 0.433      ; 1.324      ;
; -0.233 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[23]     ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.321      ; 1.586      ;
; -0.231 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[19]     ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.323      ; 1.586      ;
; -0.231 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[18]     ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.323      ; 1.586      ;
; -0.231 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[11]     ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.323      ; 1.586      ;
; -0.231 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[10]     ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.323      ; 1.586      ;
; -0.231 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[3]      ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.323      ; 1.586      ;
; -0.231 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[2]      ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.323      ; 1.586      ;
; -0.223 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[17]     ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.333      ; 1.588      ;
; -0.223 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[16]     ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.333      ; 1.588      ;
; -0.223 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[9]      ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.333      ; 1.588      ;
; -0.223 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[8]      ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.333      ; 1.588      ;
; -0.223 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[1]      ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.333      ; 1.588      ;
; -0.223 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[0]      ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.333      ; 1.588      ;
; -0.105 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[15]     ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.329      ; 1.466      ;
; -0.105 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[20]     ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.329      ; 1.466      ;
; -0.105 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[12]     ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.329      ; 1.466      ;
; -0.103 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[22]     ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.328      ; 1.463      ;
; -0.103 ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[14]     ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.328      ; 1.463      ;
; 0.034  ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[21]     ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.326      ; 1.324      ;
; 0.034  ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[7]      ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.326      ; 1.324      ;
; 0.034  ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[13]     ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.326      ; 1.324      ;
; 0.034  ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[6]      ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.326      ; 1.324      ;
; 0.034  ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[5]      ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.326      ; 1.324      ;
; 0.034  ; usart_receive:inst1|set_select ; usart_receive:inst1|freq_out_reg[4]      ; uart_rx:inst|rx_data[0]       ; clk         ; 1.000        ; 0.326      ; 1.324      ;
; 0.499  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[23]     ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.424      ; 1.598      ;
; 0.501  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[19]     ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.426      ; 1.598      ;
; 0.501  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[18]     ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.426      ; 1.598      ;
; 0.501  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[11]     ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.426      ; 1.598      ;
; 0.501  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[10]     ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.426      ; 1.598      ;
; 0.501  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[3]      ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.426      ; 1.598      ;
; 0.501  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[2]      ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.426      ; 1.598      ;
; 0.509  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[17]     ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.436      ; 1.600      ;
; 0.509  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[16]     ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.436      ; 1.600      ;
; 0.509  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[9]      ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.436      ; 1.600      ;
; 0.509  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[8]      ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.436      ; 1.600      ;
; 0.509  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[1]      ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.436      ; 1.600      ;
; 0.509  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[0]      ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.436      ; 1.600      ;
; 0.627  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[15]     ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.432      ; 1.478      ;
; 0.627  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[20]     ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.432      ; 1.478      ;
; 0.627  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[12]     ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.432      ; 1.478      ;
; 0.629  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[22]     ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.431      ; 1.475      ;
; 0.629  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[14]     ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.431      ; 1.475      ;
; 0.766  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[21]     ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.429      ; 1.336      ;
; 0.766  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[7]      ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.429      ; 1.336      ;
; 0.766  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[13]     ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.429      ; 1.336      ;
; 0.766  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[6]      ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.429      ; 1.336      ;
; 0.766  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[5]      ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.429      ; 1.336      ;
; 0.766  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[4]      ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.429      ; 1.336      ;
; 0.961  ; uart_rx:inst|rx_data[0]        ; usart_receive:inst1|state.WAIT           ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 1.423      ; 1.135      ;
; 0.963  ; uart_rx:inst|rx_data[0]        ; usart_receive:inst1|state.GET_NUM        ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 1.423      ; 1.133      ;
; 0.999  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[23]     ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 1.424      ; 1.598      ;
; 1.001  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[19]     ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 1.426      ; 1.598      ;
; 1.001  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[18]     ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 1.426      ; 1.598      ;
; 1.001  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[11]     ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 1.426      ; 1.598      ;
; 1.001  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[10]     ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 1.426      ; 1.598      ;
; 1.001  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[3]      ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 1.426      ; 1.598      ;
; 1.001  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[2]      ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 1.426      ; 1.598      ;
; 1.009  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[17]     ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 1.436      ; 1.600      ;
; 1.009  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[16]     ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 1.436      ; 1.600      ;
; 1.009  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[9]      ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 1.436      ; 1.600      ;
; 1.009  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[8]      ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 1.436      ; 1.600      ;
; 1.009  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[1]      ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 1.436      ; 1.600      ;
; 1.009  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[0]      ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 1.436      ; 1.600      ;
; 1.127  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[15]     ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 1.432      ; 1.478      ;
; 1.127  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[20]     ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 1.432      ; 1.478      ;
; 1.127  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[12]     ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 1.432      ; 1.478      ;
; 1.129  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[22]     ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 1.431      ; 1.475      ;
; 1.129  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[14]     ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 1.431      ; 1.475      ;
; 1.181  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|number_to_receive[3] ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.423      ; 0.915      ;
; 1.204  ; uart_rx:inst|rx_data[0]        ; usart_receive:inst1|freq_out_reg[0]      ; uart_rx:inst|rx_data[0]       ; clk         ; 0.500        ; 1.436      ; 0.905      ;
; 1.259  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|number_received[1]   ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.422      ; 0.836      ;
; 1.261  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|number_received[0]   ; usart_receive:inst1|state.SET ; clk         ; 0.500        ; 1.422      ; 0.834      ;
; 1.266  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[21]     ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 1.429      ; 1.336      ;
; 1.266  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[7]      ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 1.429      ; 1.336      ;
; 1.266  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[13]     ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 1.429      ; 1.336      ;
; 1.266  ; usart_receive:inst1|state.SET  ; usart_receive:inst1|freq_out_reg[6]      ; usart_receive:inst1|state.SET ; clk         ; 1.000        ; 1.429      ; 1.336      ;
+--------+--------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'usart_receive:inst1|state.SET'                                                                                                                        ;
+--------+--------------------------------------+----------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                          ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------+--------------+-------------------------------+--------------+------------+------------+
; -0.476 ; usart_receive:inst1|freq_out_reg[7]  ; usart_receive:inst1|freq_out[7]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.108      ; 0.677      ;
; -0.348 ; usart_receive:inst1|freq_out_reg[4]  ; usart_receive:inst1|freq_out[4]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.108      ; 0.681      ;
; -0.344 ; usart_receive:inst1|freq_out_reg[6]  ; usart_receive:inst1|freq_out[6]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.107      ; 0.676      ;
; -0.296 ; usart_receive:inst1|freq_out_reg[15] ; usart_receive:inst1|freq_out[15] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.073      ; 0.587      ;
; -0.232 ; usart_receive:inst1|freq_out_reg[14] ; usart_receive:inst1|freq_out[14] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.035      ; 0.494      ;
; -0.232 ; usart_receive:inst1|freq_out_reg[3]  ; usart_receive:inst1|freq_out[3]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.034      ; 0.489      ;
; -0.226 ; usart_receive:inst1|freq_out_reg[18] ; usart_receive:inst1|freq_out[18] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.099      ; 0.475      ;
; -0.222 ; usart_receive:inst1|freq_out_reg[11] ; usart_receive:inst1|freq_out[11] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.034      ; 0.481      ;
; -0.213 ; usart_receive:inst1|freq_out_reg[9]  ; usart_receive:inst1|freq_out[9]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.044      ; 0.481      ;
; -0.211 ; usart_receive:inst1|freq_out_reg[1]  ; usart_receive:inst1|freq_out[1]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.045      ; 0.475      ;
; -0.181 ; usart_receive:inst1|freq_out_reg[22] ; usart_receive:inst1|freq_out[22] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.081      ; 0.481      ;
; -0.180 ; usart_receive:inst1|freq_out_reg[23] ; usart_receive:inst1|freq_out[23] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.080      ; 0.477      ;
; -0.171 ; usart_receive:inst1|freq_out_reg[13] ; usart_receive:inst1|freq_out[13] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.079      ; 0.474      ;
; -0.170 ; usart_receive:inst1|freq_out_reg[2]  ; usart_receive:inst1|freq_out[2]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.100      ; 0.488      ;
; -0.169 ; usart_receive:inst1|freq_out_reg[5]  ; usart_receive:inst1|freq_out[5]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.082      ; 0.482      ;
; -0.166 ; usart_receive:inst1|freq_out_reg[12] ; usart_receive:inst1|freq_out[12] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.101      ; 0.489      ;
; -0.165 ; usart_receive:inst1|freq_out_reg[21] ; usart_receive:inst1|freq_out[21] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.081      ; 0.471      ;
; -0.155 ; usart_receive:inst1|freq_out_reg[8]  ; usart_receive:inst1|freq_out[8]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.104      ; 0.477      ;
; -0.153 ; usart_receive:inst1|freq_out_reg[10] ; usart_receive:inst1|freq_out[10] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.099      ; 0.477      ;
; -0.152 ; usart_receive:inst1|freq_out_reg[19] ; usart_receive:inst1|freq_out[19] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.099      ; 0.469      ;
; -0.152 ; usart_receive:inst1|freq_out_reg[17] ; usart_receive:inst1|freq_out[17] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.103      ; 0.472      ;
; -0.151 ; usart_receive:inst1|freq_out_reg[0]  ; usart_receive:inst1|freq_out[0]  ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.104      ; 0.473      ;
; -0.148 ; usart_receive:inst1|freq_out_reg[16] ; usart_receive:inst1|freq_out[16] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.103      ; 0.474      ;
; -0.147 ; usart_receive:inst1|freq_out_reg[20] ; usart_receive:inst1|freq_out[20] ; clk          ; usart_receive:inst1|state.SET ; 0.500        ; 0.102      ; 0.471      ;
+--------+--------------------------------------+----------------------------------+--------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'usart_receive:inst1|freq_out[0]'                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                        ; Launch Clock                      ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------+---------------------------------+--------------+------------+------------+
; 0.448 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg0   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.057      ; 2.841      ;
; 0.448 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg1   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.057      ; 2.841      ;
; 0.448 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg2   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.057      ; 2.841      ;
; 0.448 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg3   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.057      ; 2.841      ;
; 0.448 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg4   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.057      ; 2.841      ;
; 0.448 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg5   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.057      ; 2.841      ;
; 0.448 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg6   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.057      ; 2.841      ;
; 0.448 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg7   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.057      ; 2.841      ;
; 0.448 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg8   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.057      ; 2.841      ;
; 0.448 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg9   ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.057      ; 2.841      ;
; 0.448 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg10  ; dds_out:inst5|dac_data_out[5]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.057      ; 2.841      ;
; 0.477 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg0  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.060      ; 2.815      ;
; 0.477 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg1  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.060      ; 2.815      ;
; 0.477 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg2  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.060      ; 2.815      ;
; 0.477 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg3  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.060      ; 2.815      ;
; 0.477 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg4  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.060      ; 2.815      ;
; 0.477 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg5  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.060      ; 2.815      ;
; 0.477 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg6  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.060      ; 2.815      ;
; 0.477 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg7  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.060      ; 2.815      ;
; 0.477 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg8  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.060      ; 2.815      ;
; 0.477 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg9  ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.060      ; 2.815      ;
; 0.477 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg10 ; dds_out:inst5|dac_data_out[12] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.060      ; 2.815      ;
; 0.495 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg0  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.056      ; 2.793      ;
; 0.495 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg1  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.056      ; 2.793      ;
; 0.495 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg2  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.056      ; 2.793      ;
; 0.495 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg3  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.056      ; 2.793      ;
; 0.495 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg4  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.056      ; 2.793      ;
; 0.495 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg5  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.056      ; 2.793      ;
; 0.495 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg6  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.056      ; 2.793      ;
; 0.495 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg7  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.056      ; 2.793      ;
; 0.495 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg8  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.056      ; 2.793      ;
; 0.495 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg9  ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.056      ; 2.793      ;
; 0.495 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg10 ; dds_out:inst5|dac_data_out[13] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.056      ; 2.793      ;
; 0.547 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg0   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.068      ; 2.753      ;
; 0.547 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg1   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.068      ; 2.753      ;
; 0.547 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg2   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.068      ; 2.753      ;
; 0.547 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg3   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.068      ; 2.753      ;
; 0.547 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg4   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.068      ; 2.753      ;
; 0.547 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg5   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.068      ; 2.753      ;
; 0.547 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg6   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.068      ; 2.753      ;
; 0.547 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg7   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.068      ; 2.753      ;
; 0.547 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg8   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.068      ; 2.753      ;
; 0.547 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg9   ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.068      ; 2.753      ;
; 0.547 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg10  ; dds_out:inst5|dac_data_out[0]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.068      ; 2.753      ;
; 0.621 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg0   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.030      ; 2.641      ;
; 0.621 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg1   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.030      ; 2.641      ;
; 0.621 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg2   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.030      ; 2.641      ;
; 0.621 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg3   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.030      ; 2.641      ;
; 0.621 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg4   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.030      ; 2.641      ;
; 0.621 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg5   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.030      ; 2.641      ;
; 0.621 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg6   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.030      ; 2.641      ;
; 0.621 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg7   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.030      ; 2.641      ;
; 0.621 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg8   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.030      ; 2.641      ;
; 0.621 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg9   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.030      ; 2.641      ;
; 0.621 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg10  ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.030      ; 2.641      ;
; 0.628 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg0   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.068      ; 2.672      ;
; 0.628 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg1   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.068      ; 2.672      ;
; 0.628 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg2   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.068      ; 2.672      ;
; 0.628 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg3   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.068      ; 2.672      ;
; 0.628 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg4   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.068      ; 2.672      ;
; 0.628 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg5   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.068      ; 2.672      ;
; 0.628 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg6   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.068      ; 2.672      ;
; 0.628 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg7   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.068      ; 2.672      ;
; 0.628 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg8   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.068      ; 2.672      ;
; 0.628 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg9   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.068      ; 2.672      ;
; 0.628 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg10  ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.068      ; 2.672      ;
; 0.657 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg0   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.036      ; 2.611      ;
; 0.657 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg1   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.036      ; 2.611      ;
; 0.657 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg2   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.036      ; 2.611      ;
; 0.657 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg3   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.036      ; 2.611      ;
; 0.657 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg4   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.036      ; 2.611      ;
; 0.657 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg5   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.036      ; 2.611      ;
; 0.657 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg6   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.036      ; 2.611      ;
; 0.657 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg7   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.036      ; 2.611      ;
; 0.657 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg8   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.036      ; 2.611      ;
; 0.657 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg9   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.036      ; 2.611      ;
; 0.657 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg10  ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.036      ; 2.611      ;
; 0.661 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg0   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.038      ; 2.609      ;
; 0.661 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg1   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.038      ; 2.609      ;
; 0.661 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg2   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.038      ; 2.609      ;
; 0.661 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg3   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.038      ; 2.609      ;
; 0.661 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg4   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.038      ; 2.609      ;
; 0.661 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg5   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.038      ; 2.609      ;
; 0.661 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg6   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.038      ; 2.609      ;
; 0.661 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg7   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.038      ; 2.609      ;
; 0.661 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg8   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.038      ; 2.609      ;
; 0.661 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg9   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.038      ; 2.609      ;
; 0.661 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg10  ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.038      ; 2.609      ;
; 0.715 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg0   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.031      ; 2.545      ;
; 0.715 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg1   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.031      ; 2.545      ;
; 0.715 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg2   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.031      ; 2.545      ;
; 0.715 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg3   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.031      ; 2.545      ;
; 0.715 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg4   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.031      ; 2.545      ;
; 0.715 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg5   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.031      ; 2.545      ;
; 0.715 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg6   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.031      ; 2.545      ;
; 0.715 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg7   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.031      ; 2.545      ;
; 0.715 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg8   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.031      ; 2.545      ;
; 0.715 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg9   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.031      ; 2.545      ;
; 0.715 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg10  ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.031      ; 2.545      ;
; 0.745 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg0   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.500        ; 3.044      ; 2.531      ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                              ;
+--------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.171 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|state.WAIT           ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.423      ; 0.545      ;
; -1.015 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[0] ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.422      ; 0.700      ;
; -1.012 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[4]   ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.422      ; 0.703      ;
; -1.010 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[3]   ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.422      ; 0.705      ;
; -1.008 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[2]   ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.422      ; 0.707      ;
; -0.981 ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|number_to_receive[0] ; uart_rx:inst|rx_data[0]       ; clk         ; 0.000        ; 1.422      ; 0.734      ;
; -0.968 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[4] ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.423      ; 0.748      ;
; -0.966 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[2] ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.423      ; 0.750      ;
; -0.963 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[1] ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.423      ; 0.753      ;
; -0.881 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[0]   ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.422      ; 0.834      ;
; -0.879 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[1]   ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.422      ; 0.836      ;
; -0.824 ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|freq_out_reg[0]      ; uart_rx:inst|rx_data[0]       ; clk         ; 0.000        ; 1.436      ; 0.905      ;
; -0.801 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[3] ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.423      ; 0.915      ;
; -0.691 ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|state.GET_NUM        ; uart_rx:inst|rx_data[0]       ; clk         ; 0.000        ; 1.423      ; 1.025      ;
; -0.689 ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|state.WAIT           ; uart_rx:inst|rx_data[0]       ; clk         ; 0.000        ; 1.423      ; 1.027      ;
; -0.671 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|state.WAIT           ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.423      ; 0.545      ;
; -0.515 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[0] ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.422      ; 0.700      ;
; -0.512 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[4]   ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.422      ; 0.703      ;
; -0.510 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[3]   ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.422      ; 0.705      ;
; -0.508 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[2]   ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.422      ; 0.707      ;
; -0.481 ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|number_to_receive[0] ; uart_rx:inst|rx_data[0]       ; clk         ; -0.500       ; 1.422      ; 0.734      ;
; -0.468 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[4] ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.423      ; 0.748      ;
; -0.466 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[2] ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.423      ; 0.750      ;
; -0.463 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[1] ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.423      ; 0.753      ;
; -0.386 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[21]     ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.429      ; 1.336      ;
; -0.386 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[7]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.429      ; 1.336      ;
; -0.386 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[13]     ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.429      ; 1.336      ;
; -0.386 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[6]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.429      ; 1.336      ;
; -0.386 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[5]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.429      ; 1.336      ;
; -0.386 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[4]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.429      ; 1.336      ;
; -0.381 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[0]   ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.422      ; 0.834      ;
; -0.379 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_received[1]   ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.422      ; 0.836      ;
; -0.324 ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|freq_out_reg[0]      ; uart_rx:inst|rx_data[0]       ; clk         ; -0.500       ; 1.436      ; 0.905      ;
; -0.301 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|number_to_receive[3] ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.423      ; 0.915      ;
; -0.249 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[22]     ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.431      ; 1.475      ;
; -0.249 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[14]     ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.431      ; 1.475      ;
; -0.247 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[15]     ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.432      ; 1.478      ;
; -0.247 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[20]     ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.432      ; 1.478      ;
; -0.247 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[12]     ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.432      ; 1.478      ;
; -0.191 ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|state.GET_NUM        ; uart_rx:inst|rx_data[0]       ; clk         ; -0.500       ; 1.423      ; 1.025      ;
; -0.189 ; uart_rx:inst|rx_data[0]                  ; usart_receive:inst1|state.WAIT           ; uart_rx:inst|rx_data[0]       ; clk         ; -0.500       ; 1.423      ; 1.027      ;
; -0.129 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[17]     ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.436      ; 1.600      ;
; -0.129 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[16]     ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.436      ; 1.600      ;
; -0.129 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[9]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.436      ; 1.600      ;
; -0.129 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[8]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.436      ; 1.600      ;
; -0.129 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[1]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.436      ; 1.600      ;
; -0.129 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[0]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.436      ; 1.600      ;
; -0.121 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[19]     ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.426      ; 1.598      ;
; -0.121 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[18]     ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.426      ; 1.598      ;
; -0.121 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[11]     ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.426      ; 1.598      ;
; -0.121 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[10]     ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.426      ; 1.598      ;
; -0.121 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[3]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.426      ; 1.598      ;
; -0.121 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[2]      ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.426      ; 1.598      ;
; -0.119 ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[23]     ; usart_receive:inst1|state.SET ; clk         ; 0.000        ; 1.424      ; 1.598      ;
; 0.114  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[21]     ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.429      ; 1.336      ;
; 0.114  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[7]      ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.429      ; 1.336      ;
; 0.114  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[13]     ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.429      ; 1.336      ;
; 0.114  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[6]      ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.429      ; 1.336      ;
; 0.114  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[5]      ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.429      ; 1.336      ;
; 0.114  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[4]      ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.429      ; 1.336      ;
; 0.215  ; usart_receive:inst1|state.RECEIVE        ; usart_receive:inst1|state.RECEIVE        ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; usart_receive:inst1|state.WAIT           ; usart_receive:inst1|state.WAIT           ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_rx:inst|rx_data_valid               ; uart_rx:inst|rx_data_valid               ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; usart_receive:inst1|number_received[2]   ; usart_receive:inst1|number_received[2]   ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; usart_receive:inst1|number_to_receive[2] ; usart_receive:inst1|number_to_receive[2] ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; usart_receive:inst1|number_received[4]   ; usart_receive:inst1|number_received[4]   ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; usart_receive:inst1|number_received[3]   ; usart_receive:inst1|number_received[3]   ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; usart_receive:inst1|number_to_receive[3] ; usart_receive:inst1|number_to_receive[3] ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; usart_receive:inst1|number_to_receive[4] ; usart_receive:inst1|number_to_receive[4] ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; usart_receive:inst1|number_received[1]   ; usart_receive:inst1|number_received[1]   ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; usart_receive:inst1|number_to_receive[0] ; usart_receive:inst1|number_to_receive[0] ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; usart_receive:inst1|number_received[0]   ; usart_receive:inst1|number_received[0]   ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; usart_receive:inst1|number_to_receive[1] ; usart_receive:inst1|number_to_receive[1] ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_rx:inst|rx_bits[3]                  ; uart_rx:inst|rx_bits[3]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_rx:inst|rx_bits[6]                  ; uart_rx:inst|rx_bits[6]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_rx:inst|rx_bits[0]                  ; uart_rx:inst|rx_bits[0]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_rx:inst|rx_bits[1]                  ; uart_rx:inst|rx_bits[1]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_rx:inst|rx_bits[7]                  ; uart_rx:inst|rx_bits[7]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_rx:inst|rx_bits[5]                  ; uart_rx:inst|rx_bits[5]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_rx:inst|rx_bits[4]                  ; uart_rx:inst|rx_bits[4]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_rx:inst|rx_bits[2]                  ; uart_rx:inst|rx_bits[2]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_rx:inst|state.S_REC_BYTE            ; uart_rx:inst|state.S_REC_BYTE            ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_rx:inst|bit_cnt[2]                  ; uart_rx:inst|bit_cnt[2]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_rx:inst|bit_cnt[1]                  ; uart_rx:inst|bit_cnt[1]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_rx:inst|bit_cnt[0]                  ; uart_rx:inst|bit_cnt[0]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; uart_rx:inst|state.S_IDLE                ; uart_rx:inst|state.S_IDLE                ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.243  ; uart_rx:inst|rx_bits[2]                  ; uart_rx:inst|rx_data[2]                  ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; uart_rx:inst|cycle_cnt[15]               ; uart_rx:inst|cycle_cnt[15]               ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; uart_rx:inst|rx_data[5]                  ; usart_receive:inst1|freq_out_reg[5]      ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.396      ;
; 0.247  ; usart_receive:inst1|freq_out_reg[1]      ; usart_receive:inst1|freq_out_reg[9]      ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.399      ;
; 0.248  ; uart_rx:inst|state.S_STOP                ; uart_rx:inst|state.S_DATA                ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.400      ;
; 0.248  ; usart_receive:inst1|freq_out_reg[10]     ; usart_receive:inst1|freq_out_reg[18]     ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.400      ;
; 0.248  ; usart_receive:inst1|freq_out_reg[8]      ; usart_receive:inst1|freq_out_reg[16]     ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.400      ;
; 0.248  ; usart_receive:inst1|freq_out_reg[0]      ; usart_receive:inst1|freq_out_reg[8]      ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.400      ;
; 0.250  ; usart_receive:inst1|freq_out_reg[11]     ; usart_receive:inst1|freq_out_reg[19]     ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.402      ;
; 0.250  ; usart_receive:inst1|freq_out_reg[9]      ; usart_receive:inst1|freq_out_reg[17]     ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.402      ;
; 0.250  ; uart_rx:inst|rx_data[4]                  ; usart_receive:inst1|freq_out_reg[4]      ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.402      ;
; 0.251  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[22]     ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.431      ; 1.475      ;
; 0.251  ; usart_receive:inst1|state.SET            ; usart_receive:inst1|freq_out_reg[14]     ; usart_receive:inst1|state.SET ; clk         ; -0.500       ; 1.431      ; 1.475      ;
; 0.252  ; usart_receive:inst1|freq_out_reg[2]      ; usart_receive:inst1|freq_out_reg[10]     ; clk                           ; clk         ; 0.000        ; 0.000      ; 0.404      ;
+--------+------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'usart_receive:inst1|freq_out[0]'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                        ; Launch Clock                      ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------+---------------------------------+--------------+------------+------------+
; -0.637 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg0   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.039      ; 2.402      ;
; -0.637 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg1   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.039      ; 2.402      ;
; -0.637 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg2   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.039      ; 2.402      ;
; -0.637 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg3   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.039      ; 2.402      ;
; -0.637 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg4   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.039      ; 2.402      ;
; -0.637 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg5   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.039      ; 2.402      ;
; -0.637 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg6   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.039      ; 2.402      ;
; -0.637 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg7   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.039      ; 2.402      ;
; -0.637 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg8   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.039      ; 2.402      ;
; -0.637 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg9   ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.039      ; 2.402      ;
; -0.637 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg10  ; dds_out:inst5|dac_data_out[3]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.039      ; 2.402      ;
; -0.631 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg0  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.042      ; 2.411      ;
; -0.631 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg1  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.042      ; 2.411      ;
; -0.631 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg2  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.042      ; 2.411      ;
; -0.631 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg3  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.042      ; 2.411      ;
; -0.631 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg4  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.042      ; 2.411      ;
; -0.631 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg5  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.042      ; 2.411      ;
; -0.631 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg6  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.042      ; 2.411      ;
; -0.631 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg7  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.042      ; 2.411      ;
; -0.631 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg8  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.042      ; 2.411      ;
; -0.631 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg9  ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.042      ; 2.411      ;
; -0.631 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg10 ; dds_out:inst5|dac_data_out[10] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.042      ; 2.411      ;
; -0.531 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg0  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.045      ; 2.514      ;
; -0.531 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg0   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.038      ; 2.507      ;
; -0.531 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg1  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.045      ; 2.514      ;
; -0.531 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg2  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.045      ; 2.514      ;
; -0.531 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg3  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.045      ; 2.514      ;
; -0.531 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg4  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.045      ; 2.514      ;
; -0.531 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg5  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.045      ; 2.514      ;
; -0.531 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg6  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.045      ; 2.514      ;
; -0.531 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg7  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.045      ; 2.514      ;
; -0.531 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg8  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.045      ; 2.514      ;
; -0.531 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg9  ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.045      ; 2.514      ;
; -0.531 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg10 ; dds_out:inst5|dac_data_out[11] ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.045      ; 2.514      ;
; -0.531 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg1   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.038      ; 2.507      ;
; -0.531 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg2   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.038      ; 2.507      ;
; -0.531 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg3   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.038      ; 2.507      ;
; -0.531 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg4   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.038      ; 2.507      ;
; -0.531 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg5   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.038      ; 2.507      ;
; -0.531 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg6   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.038      ; 2.507      ;
; -0.531 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg7   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.038      ; 2.507      ;
; -0.531 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg8   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.038      ; 2.507      ;
; -0.531 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg9   ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.038      ; 2.507      ;
; -0.531 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg10  ; dds_out:inst5|dac_data_out[2]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.038      ; 2.507      ;
; -0.513 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg0   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.044      ; 2.531      ;
; -0.513 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg1   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.044      ; 2.531      ;
; -0.513 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg2   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.044      ; 2.531      ;
; -0.513 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg3   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.044      ; 2.531      ;
; -0.513 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg4   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.044      ; 2.531      ;
; -0.513 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg5   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.044      ; 2.531      ;
; -0.513 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg6   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.044      ; 2.531      ;
; -0.513 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg7   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.044      ; 2.531      ;
; -0.513 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg8   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.044      ; 2.531      ;
; -0.513 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg9   ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.044      ; 2.531      ;
; -0.513 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg10  ; dds_out:inst5|dac_data_out[9]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.044      ; 2.531      ;
; -0.486 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg0   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.031      ; 2.545      ;
; -0.486 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg1   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.031      ; 2.545      ;
; -0.486 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg2   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.031      ; 2.545      ;
; -0.486 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg3   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.031      ; 2.545      ;
; -0.486 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg4   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.031      ; 2.545      ;
; -0.486 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg5   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.031      ; 2.545      ;
; -0.486 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg6   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.031      ; 2.545      ;
; -0.486 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg7   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.031      ; 2.545      ;
; -0.486 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg8   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.031      ; 2.545      ;
; -0.486 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg9   ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.031      ; 2.545      ;
; -0.486 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg10  ; dds_out:inst5|dac_data_out[8]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.031      ; 2.545      ;
; -0.429 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg0   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.038      ; 2.609      ;
; -0.429 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg1   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.038      ; 2.609      ;
; -0.429 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg2   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.038      ; 2.609      ;
; -0.429 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg3   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.038      ; 2.609      ;
; -0.429 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg4   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.038      ; 2.609      ;
; -0.429 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg5   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.038      ; 2.609      ;
; -0.429 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg6   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.038      ; 2.609      ;
; -0.429 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg7   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.038      ; 2.609      ;
; -0.429 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg8   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.038      ; 2.609      ;
; -0.429 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg9   ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.038      ; 2.609      ;
; -0.429 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg10  ; dds_out:inst5|dac_data_out[6]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.038      ; 2.609      ;
; -0.425 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg0   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.036      ; 2.611      ;
; -0.425 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg1   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.036      ; 2.611      ;
; -0.425 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg2   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.036      ; 2.611      ;
; -0.425 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg3   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.036      ; 2.611      ;
; -0.425 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg4   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.036      ; 2.611      ;
; -0.425 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg5   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.036      ; 2.611      ;
; -0.425 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg6   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.036      ; 2.611      ;
; -0.425 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg7   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.036      ; 2.611      ;
; -0.425 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg8   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.036      ; 2.611      ;
; -0.425 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg9   ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.036      ; 2.611      ;
; -0.425 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a6~porta_address_reg10  ; dds_out:inst5|dac_data_out[7]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.036      ; 2.611      ;
; -0.396 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg0   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.068      ; 2.672      ;
; -0.396 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg1   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.068      ; 2.672      ;
; -0.396 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg2   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.068      ; 2.672      ;
; -0.396 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg3   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.068      ; 2.672      ;
; -0.396 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg4   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.068      ; 2.672      ;
; -0.396 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg5   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.068      ; 2.672      ;
; -0.396 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg6   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.068      ; 2.672      ;
; -0.396 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg7   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.068      ; 2.672      ;
; -0.396 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg8   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.068      ; 2.672      ;
; -0.396 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg9   ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.068      ; 2.672      ;
; -0.396 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg10  ; dds_out:inst5|dac_data_out[1]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.068      ; 2.672      ;
; -0.389 ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg0   ; dds_out:inst5|dac_data_out[4]  ; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0] ; 0.000        ; 3.030      ; 2.641      ;
+--------+-------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'uart_rx:inst|rx_data[0]'                                                                                                                     ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                        ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.147 ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; 0.000        ; 1.103      ; 1.097      ;
; -0.040 ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; 0.000        ; 0.996      ; 1.097      ;
; 0.353  ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; -0.500       ; 1.103      ; 1.097      ;
; 0.460  ; uart_rx:inst|rx_data[0] ; usart_receive:inst1|set_select ; uart_rx:inst|rx_data[0] ; uart_rx:inst|rx_data[0] ; -0.500       ; 0.996      ; 1.097      ;
; 1.313  ; uart_rx:inst|rx_data[3] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.000        ; -0.326     ; 0.987      ;
; 1.448  ; uart_rx:inst|rx_data[1] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.000        ; -0.325     ; 1.123      ;
; 1.592  ; uart_rx:inst|rx_data[2] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.000        ; -0.325     ; 1.267      ;
; 1.654  ; uart_rx:inst|rx_data[6] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.000        ; -0.326     ; 1.328      ;
; 1.696  ; uart_rx:inst|rx_data[4] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.000        ; -0.326     ; 1.370      ;
; 1.806  ; uart_rx:inst|rx_data[5] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.000        ; -0.326     ; 1.480      ;
; 1.823  ; uart_rx:inst|rx_data[7] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; 0.000        ; -0.326     ; 1.497      ;
; 1.920  ; uart_rx:inst|rx_data[3] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; -0.500       ; -0.433     ; 0.987      ;
; 2.055  ; uart_rx:inst|rx_data[1] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; -0.500       ; -0.432     ; 1.123      ;
; 2.199  ; uart_rx:inst|rx_data[2] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; -0.500       ; -0.432     ; 1.267      ;
; 2.261  ; uart_rx:inst|rx_data[6] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; -0.500       ; -0.433     ; 1.328      ;
; 2.303  ; uart_rx:inst|rx_data[4] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; -0.500       ; -0.433     ; 1.370      ;
; 2.413  ; uart_rx:inst|rx_data[5] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; -0.500       ; -0.433     ; 1.480      ;
; 2.430  ; uart_rx:inst|rx_data[7] ; usart_receive:inst1|set_select ; clk                     ; uart_rx:inst|rx_data[0] ; -0.500       ; -0.433     ; 1.497      ;
+--------+-------------------------+--------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst4|altpll_component|pll|clk[0]'                                                                                                                                                                                                                 ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                     ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.215 ; dds_out:inst5|adc_clock_reg   ; dds_out:inst5|adc_clock_reg                                                                                 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; dds_out:inst5|counter[23]     ; dds_out:inst5|counter[23]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.290 ; dds_out:inst5|address_reg[10] ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg10 ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.486      ;
; 0.300 ; dds_out:inst5|address_reg[6]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg6  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.496      ;
; 0.304 ; dds_out:inst5|address_reg[4]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg4  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.500      ;
; 0.306 ; dds_out:inst5|address_reg[5]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg5  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.502      ;
; 0.307 ; dds_out:inst5|address_reg[7]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg7  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.503      ;
; 0.307 ; dds_out:inst5|address_reg[9]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg9  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.503      ;
; 0.309 ; dds_out:inst5|address_reg[8]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg8  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.505      ;
; 0.355 ; dds_out:inst5|counter[12]     ; dds_out:inst5|counter[12]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.358 ; dds_out:inst5|counter[0]      ; dds_out:inst5|counter[0]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; dds_out:inst5|counter[7]      ; dds_out:inst5|counter[7]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; dds_out:inst5|counter[5]      ; dds_out:inst5|counter[5]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; dds_out:inst5|counter[3]      ; dds_out:inst5|counter[3]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; dds_out:inst5|counter[13]     ; dds_out:inst5|counter[13]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; dds_out:inst5|address_reg[0]  ; dds_out:inst5|address_reg[0]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; dds_out:inst5|counter[21]     ; dds_out:inst5|counter[21]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; dds_out:inst5|counter[14]     ; dds_out:inst5|counter[14]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; dds_out:inst5|address_reg[9]  ; dds_out:inst5|address_reg[9]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; dds_out:inst5|counter[19]     ; dds_out:inst5|counter[19]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; dds_out:inst5|counter[16]     ; dds_out:inst5|counter[16]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; dds_out:inst5|counter[11]     ; dds_out:inst5|counter[11]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; dds_out:inst5|counter[10]     ; dds_out:inst5|counter[10]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; dds_out:inst5|counter[9]      ; dds_out:inst5|counter[9]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; dds_out:inst5|address_reg[1]  ; dds_out:inst5|address_reg[1]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; dds_out:inst5|address_reg[7]  ; dds_out:inst5|address_reg[7]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; dds_out:inst5|address_reg[4]  ; dds_out:inst5|address_reg[4]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; dds_out:inst5|address_reg[2]  ; dds_out:inst5|address_reg[2]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.369 ; dds_out:inst5|counter[22]     ; dds_out:inst5|counter[22]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; dds_out:inst5|counter[20]     ; dds_out:inst5|counter[20]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; dds_out:inst5|counter[2]      ; dds_out:inst5|counter[2]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; dds_out:inst5|counter[1]      ; dds_out:inst5|counter[1]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; dds_out:inst5|address_reg[10] ; dds_out:inst5|address_reg[10]                                                                               ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; dds_out:inst5|address_reg[8]  ; dds_out:inst5|address_reg[8]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; dds_out:inst5|counter[15]     ; dds_out:inst5|counter[15]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; dds_out:inst5|counter[6]      ; dds_out:inst5|counter[6]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; dds_out:inst5|counter[4]      ; dds_out:inst5|counter[4]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; dds_out:inst5|counter[18]     ; dds_out:inst5|counter[18]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; dds_out:inst5|counter[17]     ; dds_out:inst5|counter[17]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; dds_out:inst5|counter[8]      ; dds_out:inst5|counter[8]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; dds_out:inst5|address_reg[6]  ; dds_out:inst5|address_reg[6]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; dds_out:inst5|address_reg[5]  ; dds_out:inst5|address_reg[5]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; dds_out:inst5|address_reg[3]  ; dds_out:inst5|address_reg[3]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.419 ; dds_out:inst5|address_reg[1]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg1  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.615      ;
; 0.420 ; dds_out:inst5|address_reg[3]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg3  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.616      ;
; 0.422 ; dds_out:inst5|address_reg[2]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg2  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.618      ;
; 0.424 ; dds_out:inst5|address_reg[9]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg9   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.625      ;
; 0.426 ; dds_out:inst5|address_reg[5]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg5   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.627      ;
; 0.427 ; dds_out:inst5|address_reg[10] ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg10  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.628      ;
; 0.430 ; dds_out:inst5|address_reg[0]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg0  ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.058      ; 0.626      ;
; 0.431 ; dds_out:inst5|address_reg[7]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg7   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.632      ;
; 0.450 ; dds_out:inst5|address_reg[8]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg8   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.651      ;
; 0.493 ; dds_out:inst5|counter[12]     ; dds_out:inst5|counter[13]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.496 ; dds_out:inst5|counter[0]      ; dds_out:inst5|counter[1]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; dds_out:inst5|counter[5]      ; dds_out:inst5|counter[6]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; dds_out:inst5|counter[7]      ; dds_out:inst5|counter[8]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; dds_out:inst5|counter[13]     ; dds_out:inst5|counter[14]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; dds_out:inst5|address_reg[0]  ; dds_out:inst5|address_reg[1]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; dds_out:inst5|counter[21]     ; dds_out:inst5|counter[22]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; dds_out:inst5|address_reg[9]  ; dds_out:inst5|address_reg[10]                                                                               ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; dds_out:inst5|counter[14]     ; dds_out:inst5|counter[15]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; dds_out:inst5|counter[10]     ; dds_out:inst5|counter[11]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; dds_out:inst5|counter[9]      ; dds_out:inst5|counter[10]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; dds_out:inst5|address_reg[1]  ; dds_out:inst5|address_reg[2]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; dds_out:inst5|counter[16]     ; dds_out:inst5|counter[17]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.501 ; dds_out:inst5|address_reg[4]  ; dds_out:inst5|address_reg[5]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.653      ;
; 0.503 ; dds_out:inst5|address_reg[2]  ; dds_out:inst5|address_reg[3]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.655      ;
; 0.509 ; dds_out:inst5|counter[22]     ; dds_out:inst5|counter[23]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; dds_out:inst5|counter[2]      ; dds_out:inst5|counter[3]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; dds_out:inst5|counter[20]     ; dds_out:inst5|counter[21]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; dds_out:inst5|address_reg[8]  ; dds_out:inst5|address_reg[9]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; dds_out:inst5|counter[1]      ; dds_out:inst5|counter[2]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.511 ; dds_out:inst5|counter[6]      ; dds_out:inst5|counter[7]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; dds_out:inst5|counter[4]      ; dds_out:inst5|counter[5]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; dds_out:inst5|counter[15]     ; dds_out:inst5|counter[16]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; dds_out:inst5|counter[18]     ; dds_out:inst5|counter[19]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; dds_out:inst5|counter[8]      ; dds_out:inst5|counter[9]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; dds_out:inst5|counter[17]     ; dds_out:inst5|counter[18]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.514 ; dds_out:inst5|address_reg[6]  ; dds_out:inst5|address_reg[7]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; dds_out:inst5|address_reg[5]  ; dds_out:inst5|address_reg[6]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; dds_out:inst5|address_reg[3]  ; dds_out:inst5|address_reg[4]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.667      ;
; 0.528 ; dds_out:inst5|counter[12]     ; dds_out:inst5|counter[14]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.680      ;
; 0.531 ; dds_out:inst5|counter[0]      ; dds_out:inst5|counter[2]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; dds_out:inst5|counter[5]      ; dds_out:inst5|counter[7]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; dds_out:inst5|counter[7]      ; dds_out:inst5|counter[9]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.683      ;
; 0.532 ; dds_out:inst5|counter[13]     ; dds_out:inst5|counter[15]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.684      ;
; 0.532 ; dds_out:inst5|address_reg[0]  ; dds_out:inst5|address_reg[2]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.684      ;
; 0.533 ; dds_out:inst5|counter[21]     ; dds_out:inst5|counter[23]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; dds_out:inst5|counter[14]     ; dds_out:inst5|counter[16]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; dds_out:inst5|counter[9]      ; dds_out:inst5|counter[11]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; dds_out:inst5|address_reg[1]  ; dds_out:inst5|address_reg[3]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; dds_out:inst5|counter[16]     ; dds_out:inst5|counter[18]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.686      ;
; 0.536 ; dds_out:inst5|address_reg[4]  ; dds_out:inst5|address_reg[6]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.688      ;
; 0.538 ; dds_out:inst5|address_reg[2]  ; dds_out:inst5|address_reg[4]                                                                                ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.690      ;
; 0.540 ; dds_out:inst5|address_reg[3]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg3   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.741      ;
; 0.544 ; dds_out:inst5|counter[20]     ; dds_out:inst5|counter[22]                                                                                   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; dds_out:inst5|address_reg[8]  ; dds_out:inst5|address_reg[10]                                                                               ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; dds_out:inst5|counter[1]      ; dds_out:inst5|counter[3]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.545 ; dds_out:inst5|address_reg[0]  ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a8~porta_address_reg0   ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 0.746      ;
; 0.546 ; dds_out:inst5|counter[4]      ; dds_out:inst5|counter[6]                                                                                    ; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.698      ;
+-------+-------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'usart_receive:inst1|state.SET'                                                                                                                        ;
+-------+--------------------------------------+----------------------------------+--------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                          ; Launch Clock ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------+--------------+-------------------------------+--------------+------------+------------+
; 0.869 ; usart_receive:inst1|freq_out_reg[20] ; usart_receive:inst1|freq_out[20] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.102      ; 0.471      ;
; 0.869 ; usart_receive:inst1|freq_out_reg[17] ; usart_receive:inst1|freq_out[17] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.103      ; 0.472      ;
; 0.869 ; usart_receive:inst1|freq_out_reg[0]  ; usart_receive:inst1|freq_out[0]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.104      ; 0.473      ;
; 0.870 ; usart_receive:inst1|freq_out_reg[19] ; usart_receive:inst1|freq_out[19] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.099      ; 0.469      ;
; 0.871 ; usart_receive:inst1|freq_out_reg[16] ; usart_receive:inst1|freq_out[16] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.103      ; 0.474      ;
; 0.873 ; usart_receive:inst1|freq_out_reg[8]  ; usart_receive:inst1|freq_out[8]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.104      ; 0.477      ;
; 0.876 ; usart_receive:inst1|freq_out_reg[18] ; usart_receive:inst1|freq_out[18] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.099      ; 0.475      ;
; 0.878 ; usart_receive:inst1|freq_out_reg[10] ; usart_receive:inst1|freq_out[10] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.099      ; 0.477      ;
; 0.888 ; usart_receive:inst1|freq_out_reg[12] ; usart_receive:inst1|freq_out[12] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.101      ; 0.489      ;
; 0.888 ; usart_receive:inst1|freq_out_reg[2]  ; usart_receive:inst1|freq_out[2]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.100      ; 0.488      ;
; 0.890 ; usart_receive:inst1|freq_out_reg[21] ; usart_receive:inst1|freq_out[21] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.081      ; 0.471      ;
; 0.895 ; usart_receive:inst1|freq_out_reg[13] ; usart_receive:inst1|freq_out[13] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.079      ; 0.474      ;
; 0.897 ; usart_receive:inst1|freq_out_reg[23] ; usart_receive:inst1|freq_out[23] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.080      ; 0.477      ;
; 0.900 ; usart_receive:inst1|freq_out_reg[22] ; usart_receive:inst1|freq_out[22] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.081      ; 0.481      ;
; 0.900 ; usart_receive:inst1|freq_out_reg[5]  ; usart_receive:inst1|freq_out[5]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.082      ; 0.482      ;
; 0.930 ; usart_receive:inst1|freq_out_reg[1]  ; usart_receive:inst1|freq_out[1]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.045      ; 0.475      ;
; 0.937 ; usart_receive:inst1|freq_out_reg[9]  ; usart_receive:inst1|freq_out[9]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.044      ; 0.481      ;
; 0.947 ; usart_receive:inst1|freq_out_reg[11] ; usart_receive:inst1|freq_out[11] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.034      ; 0.481      ;
; 0.955 ; usart_receive:inst1|freq_out_reg[3]  ; usart_receive:inst1|freq_out[3]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.034      ; 0.489      ;
; 0.959 ; usart_receive:inst1|freq_out_reg[14] ; usart_receive:inst1|freq_out[14] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.035      ; 0.494      ;
; 1.014 ; usart_receive:inst1|freq_out_reg[15] ; usart_receive:inst1|freq_out[15] ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.073      ; 0.587      ;
; 1.069 ; usart_receive:inst1|freq_out_reg[7]  ; usart_receive:inst1|freq_out[7]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.108      ; 0.677      ;
; 1.069 ; usart_receive:inst1|freq_out_reg[6]  ; usart_receive:inst1|freq_out[6]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.107      ; 0.676      ;
; 1.073 ; usart_receive:inst1|freq_out_reg[4]  ; usart_receive:inst1|freq_out[4]  ; clk          ; usart_receive:inst1|state.SET ; -0.500       ; 0.108      ; 0.681      ;
+-------+--------------------------------------+----------------------------------+--------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst4|altpll_component|pll|clk[0]'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg0   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg0   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg1   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg1   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg10  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg10  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg2   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg2   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg3   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg3   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg4   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg4   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg5   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg5   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg6   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg6   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg7   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg7   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg8   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg8   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg9   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a0~porta_address_reg9   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg0  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg0  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg1  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg1  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg10 ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg10 ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg2  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg2  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg3  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg3  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg4  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg4  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg5  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg5  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg6  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg6  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg7  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg7  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg8  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg8  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg9  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a10~porta_address_reg9  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg0  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg0  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg1  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg1  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg10 ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg10 ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg2  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg2  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg3  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg3  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg4  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg4  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg5  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg5  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg6  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg6  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg7  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg7  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg8  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg8  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg9  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a12~porta_address_reg9  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg0   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg0   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg1   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg1   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg10  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg10  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg2   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg2   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg3   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg3   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg4   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg4   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg5   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg5   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg6   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg6   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg7   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg7   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg8   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg8   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg9   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a2~porta_address_reg9   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg0   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg0   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg1   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg1   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg10  ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg10  ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg2   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg2   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg3   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg3   ;
; -0.673 ; 1.250        ; 1.923          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg4   ;
; -0.673 ; 1.250        ; 1.923          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated|ram_block1a4~porta_address_reg4   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'uart_rx:inst|rx_data[0]'                                                                        ;
+-------+--------------+----------------+------------------+-------------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+-------------------------+------------+--------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|Equal0~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|Equal0~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|Equal0~1|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|Equal0~1|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|Equal1~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|Equal1~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|Equal1~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|Equal1~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~0|combout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~0|combout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~0|combout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~0|combout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~0|datab       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~0|datab       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~0|datad       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~0|datad       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~1|combout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~1|combout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~1|combout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~1|combout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~1|datac       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~1|datac       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst1|set_select~1|datac       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Fall       ; inst1|set_select~1|datac       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; inst|rx_data[0]|regout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; inst|rx_data[0]|regout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Rise       ; usart_receive:inst1|set_select ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_rx:inst|rx_data[0] ; Fall       ; usart_receive:inst1|set_select ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Rise       ; usart_receive:inst1|set_select ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_rx:inst|rx_data[0] ; Fall       ; usart_receive:inst1|set_select ;
+-------+--------------+----------------+------------------+-------------------------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'usart_receive:inst1|freq_out[0]'                                                                         ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[0]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[0]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[10]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[10]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[11]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[11]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[12]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[12]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[13]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[13]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[1]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[1]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[2]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[2]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[3]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[3]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[4]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[4]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[5]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[5]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[6]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[6]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[7]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[7]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[8]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[8]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[9]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Fall       ; dds_out:inst5|dac_data_out[9]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst1|freq_out[0]|combout       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst1|freq_out[0]|combout       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~0|combout          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~0|combout          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~0|dataa            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~0|dataa            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~15clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~15clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~15clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~15clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~15|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~15|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~15|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~15|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~4|combout          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~4|combout          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~4|datab            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|Equal0~4|datab            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[0]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[0]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[10]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[10]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[11]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[11]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[12]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[12]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[13]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[13]|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[1]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[1]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[2]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[2]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[3]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[3]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[4]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[4]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[5]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[5]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[6]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[6]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[7]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[7]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[8]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[8]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[9]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|freq_out[0] ; Rise       ; inst5|dac_data_out[9]|datac     ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'usart_receive:inst1|state.SET'                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                           ;
+-------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[0]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[0]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[10]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[10]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[11]|datad         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[11]|datad         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[12]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[12]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[13]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[13]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[14]|datad         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[14]|datad         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[15]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[15]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[16]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[16]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[17]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[17]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[18]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[18]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[19]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[19]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[1]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[1]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[20]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[20]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[21]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[21]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[22]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[22]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[23]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[23]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[3]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[3]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[4]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[4]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[5]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[5]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[6]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[6]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[7]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[7]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[8]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[8]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[9]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|freq_out[9]|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|state.SET|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|state.SET|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|state.SET~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|state.SET~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Rise       ; inst1|state.SET~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Rise       ; inst1|state.SET~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[10] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[10] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[11] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[11] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[12] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[12] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[13] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[13] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[14] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[14] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[15] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[15] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[16] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[16] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[17] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[17] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[18] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[18] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[19] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[19] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[1]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[1]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[20] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[20] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[21] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[21] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[22] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[22] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[23] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[23] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[2]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[3]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[3]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[4]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[4]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[5]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[6]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[6]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[7]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[7]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[8]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; usart_receive:inst1|state.SET ; Fall       ; usart_receive:inst1|freq_out[8]  ;
+-------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                               ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|bit_cnt[0]              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|bit_cnt[0]              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|bit_cnt[1]              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|bit_cnt[1]              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|bit_cnt[2]              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|bit_cnt[2]              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[0]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[0]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[10]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[10]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[11]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[11]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[12]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[12]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[13]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[13]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[14]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[14]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[15]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[15]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[1]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[1]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[2]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[2]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[3]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[3]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[4]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[4]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[5]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[5]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[6]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[6]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[7]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[7]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[8]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[8]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[9]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|cycle_cnt[9]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[0]              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[0]              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[1]              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[1]              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[2]              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[2]              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[3]              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[3]              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[4]              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[4]              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[5]              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[5]              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[6]              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[6]              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_bits[7]              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_bits[7]              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_d0                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_d0                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_d1                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_d1                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[0]              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[0]              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[1]              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[1]              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[2]              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[2]              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[3]              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[3]              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[4]              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[4]              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[5]              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[5]              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[6]              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[6]              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data[7]              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data[7]              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|rx_data_valid           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|rx_data_valid           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|state.S_DATA            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|state.S_DATA            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|state.S_IDLE            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|state.S_IDLE            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|state.S_REC_BYTE        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|state.S_REC_BYTE        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|state.S_START           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|state.S_START           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst|state.S_STOP            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst|state.S_STOP            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; usart_receive:inst1|freq_out_reg[0]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; usart_receive:inst1|freq_out_reg[0]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; usart_receive:inst1|freq_out_reg[10] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; usart_receive:inst1|freq_out_reg[10] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; usart_receive:inst1|freq_out_reg[11] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; usart_receive:inst1|freq_out_reg[11] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; usart_receive:inst1|freq_out_reg[12] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; usart_receive:inst1|freq_out_reg[12] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; usart_receive:inst1|freq_out_reg[13] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; usart_receive:inst1|freq_out_reg[13] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; usart_receive:inst1|freq_out_reg[14] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; usart_receive:inst1|freq_out_reg[14] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk   ; Rise       ; usart_receive:inst1|freq_out_reg[15] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; usart_receive:inst1|freq_out_reg[15] ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; rst_n     ; clk        ; 3.330  ; 3.330  ; Rise       ; clk                               ;
; rx_pin    ; clk        ; -0.109 ; -0.109 ; Rise       ; clk                               ;
; rst_n     ; clk        ; 5.065  ; 5.065  ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------+
; Hold Times                                                                                ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; rst_n     ; clk        ; -2.289 ; -2.289 ; Rise       ; clk                               ;
; rx_pin    ; clk        ; 0.299  ; 0.299  ; Rise       ; clk                               ;
; rst_n     ; clk        ; -4.234 ; -4.234 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-----------+---------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+---------------------------------+-------+-------+------------+-----------------------------------+
; adc_clock ; clk                             ; 2.242 ; 2.242 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; q[*]      ; usart_receive:inst1|freq_out[0] ; 5.109 ; 5.109 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[0]     ; usart_receive:inst1|freq_out[0] ; 4.846 ; 4.846 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[1]     ; usart_receive:inst1|freq_out[0] ; 4.847 ; 4.847 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[2]     ; usart_receive:inst1|freq_out[0] ; 4.783 ; 4.783 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[3]     ; usart_receive:inst1|freq_out[0] ; 4.793 ; 4.793 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[4]     ; usart_receive:inst1|freq_out[0] ; 5.097 ; 5.097 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[5]     ; usart_receive:inst1|freq_out[0] ; 4.792 ; 4.792 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[6]     ; usart_receive:inst1|freq_out[0] ; 4.791 ; 4.791 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[7]     ; usart_receive:inst1|freq_out[0] ; 4.900 ; 4.900 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[8]     ; usart_receive:inst1|freq_out[0] ; 5.109 ; 5.109 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[9]     ; usart_receive:inst1|freq_out[0] ; 5.098 ; 5.098 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[10]    ; usart_receive:inst1|freq_out[0] ; 4.795 ; 4.795 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[11]    ; usart_receive:inst1|freq_out[0] ; 4.797 ; 4.797 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[12]    ; usart_receive:inst1|freq_out[0] ; 4.793 ; 4.793 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[13]    ; usart_receive:inst1|freq_out[0] ; 4.904 ; 4.904 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
+-----------+---------------------------------+-------+-------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-----------+---------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+---------------------------------+-------+-------+------------+-----------------------------------+
; adc_clock ; clk                             ; 2.242 ; 2.242 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; q[*]      ; usart_receive:inst1|freq_out[0] ; 4.783 ; 4.783 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[0]     ; usart_receive:inst1|freq_out[0] ; 4.846 ; 4.846 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[1]     ; usart_receive:inst1|freq_out[0] ; 4.847 ; 4.847 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[2]     ; usart_receive:inst1|freq_out[0] ; 4.783 ; 4.783 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[3]     ; usart_receive:inst1|freq_out[0] ; 4.793 ; 4.793 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[4]     ; usart_receive:inst1|freq_out[0] ; 5.097 ; 5.097 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[5]     ; usart_receive:inst1|freq_out[0] ; 4.792 ; 4.792 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[6]     ; usart_receive:inst1|freq_out[0] ; 4.791 ; 4.791 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[7]     ; usart_receive:inst1|freq_out[0] ; 4.900 ; 4.900 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[8]     ; usart_receive:inst1|freq_out[0] ; 5.109 ; 5.109 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[9]     ; usart_receive:inst1|freq_out[0] ; 5.098 ; 5.098 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[10]    ; usart_receive:inst1|freq_out[0] ; 4.795 ; 4.795 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[11]    ; usart_receive:inst1|freq_out[0] ; 4.797 ; 4.797 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[12]    ; usart_receive:inst1|freq_out[0] ; 4.793 ; 4.793 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[13]    ; usart_receive:inst1|freq_out[0] ; 4.904 ; 4.904 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
+-----------+---------------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                ;
+------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                              ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                   ; -12.423  ; -3.221  ; N/A      ; N/A     ; -1.527              ;
;  clk                               ; -4.862   ; -1.882  ; N/A      ; N/A     ; 8.758               ;
;  inst4|altpll_component|pll|clk[0] ; -12.423  ; 0.215   ; N/A      ; N/A     ; -1.527              ;
;  uart_rx:inst|rx_data[0]           ; -4.581   ; -0.514  ; N/A      ; N/A     ; 0.500               ;
;  usart_receive:inst1|freq_out[0]   ; 0.448    ; -3.221  ; N/A      ; N/A     ; 0.500               ;
;  usart_receive:inst1|state.SET     ; -1.870   ; 0.757   ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                    ; -591.915 ; -49.647 ; 0.0      ; 0.0     ; -235.158            ;
;  clk                               ; -109.876 ; -17.234 ; N/A      ; N/A     ; 0.000               ;
;  inst4|altpll_component|pll|clk[0] ; -455.532 ; 0.000   ; N/A      ; N/A     ; -235.158            ;
;  uart_rx:inst|rx_data[0]           ; -4.581   ; -0.514  ; N/A      ; N/A     ; 0.000               ;
;  usart_receive:inst1|freq_out[0]   ; 0.000    ; -35.652 ; N/A      ; N/A     ; 0.000               ;
;  usart_receive:inst1|state.SET     ; -21.926  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+------------------------------------+----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; rst_n     ; clk        ; 8.099  ; 8.099  ; Rise       ; clk                               ;
; rx_pin    ; clk        ; 0.865  ; 0.865  ; Rise       ; clk                               ;
; rst_n     ; clk        ; 11.503 ; 11.503 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------+
; Hold Times                                                                                ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+------------+--------+--------+------------+-----------------------------------+
; rst_n     ; clk        ; -2.289 ; -2.289 ; Rise       ; clk                               ;
; rx_pin    ; clk        ; 0.299  ; 0.299  ; Rise       ; clk                               ;
; rst_n     ; clk        ; -4.234 ; -4.234 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+---------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+---------------------------------+--------+--------+------------+-----------------------------------+
; adc_clock ; clk                             ; 5.734  ; 5.734  ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; q[*]      ; usart_receive:inst1|freq_out[0] ; 13.714 ; 13.714 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[0]     ; usart_receive:inst1|freq_out[0] ; 12.897 ; 12.897 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[1]     ; usart_receive:inst1|freq_out[0] ; 12.898 ; 12.898 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[2]     ; usart_receive:inst1|freq_out[0] ; 12.793 ; 12.793 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[3]     ; usart_receive:inst1|freq_out[0] ; 12.801 ; 12.801 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[4]     ; usart_receive:inst1|freq_out[0] ; 13.688 ; 13.688 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[5]     ; usart_receive:inst1|freq_out[0] ; 12.802 ; 12.802 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[6]     ; usart_receive:inst1|freq_out[0] ; 12.800 ; 12.800 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[7]     ; usart_receive:inst1|freq_out[0] ; 13.176 ; 13.176 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[8]     ; usart_receive:inst1|freq_out[0] ; 13.714 ; 13.714 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[9]     ; usart_receive:inst1|freq_out[0] ; 13.690 ; 13.690 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[10]    ; usart_receive:inst1|freq_out[0] ; 12.805 ; 12.805 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[11]    ; usart_receive:inst1|freq_out[0] ; 12.811 ; 12.811 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[12]    ; usart_receive:inst1|freq_out[0] ; 12.805 ; 12.805 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[13]    ; usart_receive:inst1|freq_out[0] ; 13.176 ; 13.176 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
+-----------+---------------------------------+--------+--------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-----------+---------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+---------------------------------+-------+-------+------------+-----------------------------------+
; adc_clock ; clk                             ; 2.242 ; 2.242 ; Rise       ; inst4|altpll_component|pll|clk[0] ;
; q[*]      ; usart_receive:inst1|freq_out[0] ; 4.783 ; 4.783 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[0]     ; usart_receive:inst1|freq_out[0] ; 4.846 ; 4.846 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[1]     ; usart_receive:inst1|freq_out[0] ; 4.847 ; 4.847 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[2]     ; usart_receive:inst1|freq_out[0] ; 4.783 ; 4.783 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[3]     ; usart_receive:inst1|freq_out[0] ; 4.793 ; 4.793 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[4]     ; usart_receive:inst1|freq_out[0] ; 5.097 ; 5.097 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[5]     ; usart_receive:inst1|freq_out[0] ; 4.792 ; 4.792 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[6]     ; usart_receive:inst1|freq_out[0] ; 4.791 ; 4.791 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[7]     ; usart_receive:inst1|freq_out[0] ; 4.900 ; 4.900 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[8]     ; usart_receive:inst1|freq_out[0] ; 5.109 ; 5.109 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[9]     ; usart_receive:inst1|freq_out[0] ; 5.098 ; 5.098 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[10]    ; usart_receive:inst1|freq_out[0] ; 4.795 ; 4.795 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[11]    ; usart_receive:inst1|freq_out[0] ; 4.797 ; 4.797 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[12]    ; usart_receive:inst1|freq_out[0] ; 4.793 ; 4.793 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
;  q[13]    ; usart_receive:inst1|freq_out[0] ; 4.904 ; 4.904 ; Fall       ; usart_receive:inst1|freq_out[0]   ;
+-----------+---------------------------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; clk                               ; clk                               ; 3037     ; 0        ; 0        ; 0        ;
; uart_rx:inst|rx_data[0]           ; clk                               ; 30       ; 30       ; 0        ; 0        ;
; usart_receive:inst1|state.SET     ; clk                               ; 35       ; 35       ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 1453     ; 0        ; 0        ; 0        ;
; usart_receive:inst1|freq_out[0]   ; inst4|altpll_component|pll|clk[0] ; 36       ; 36       ; 0        ; 0        ;
; usart_receive:inst1|state.SET     ; inst4|altpll_component|pll|clk[0] ; 0        ; 829      ; 0        ; 0        ;
; clk                               ; uart_rx:inst|rx_data[0]           ; 14       ; 0        ; 14       ; 0        ;
; uart_rx:inst|rx_data[0]           ; uart_rx:inst|rx_data[0]           ; 2        ; 2        ; 2        ; 2        ;
; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0]   ; 0        ; 0        ; 154      ; 0        ;
; clk                               ; usart_receive:inst1|state.SET     ; 0        ; 0        ; 24       ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; clk                               ; clk                               ; 3037     ; 0        ; 0        ; 0        ;
; uart_rx:inst|rx_data[0]           ; clk                               ; 30       ; 30       ; 0        ; 0        ;
; usart_receive:inst1|state.SET     ; clk                               ; 35       ; 35       ; 0        ; 0        ;
; inst4|altpll_component|pll|clk[0] ; inst4|altpll_component|pll|clk[0] ; 1453     ; 0        ; 0        ; 0        ;
; usart_receive:inst1|freq_out[0]   ; inst4|altpll_component|pll|clk[0] ; 36       ; 36       ; 0        ; 0        ;
; usart_receive:inst1|state.SET     ; inst4|altpll_component|pll|clk[0] ; 0        ; 829      ; 0        ; 0        ;
; clk                               ; uart_rx:inst|rx_data[0]           ; 14       ; 0        ; 14       ; 0        ;
; uart_rx:inst|rx_data[0]           ; uart_rx:inst|rx_data[0]           ; 2        ; 2        ; 2        ; 2        ;
; inst4|altpll_component|pll|clk[0] ; usart_receive:inst1|freq_out[0]   ; 0        ; 0        ; 154      ; 0        ;
; clk                               ; usart_receive:inst1|state.SET     ; 0        ; 0        ; 24       ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 126   ; 126  ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Wed Jun 12 20:58:32 2019
Info: Command: quartus_sta dds_test -c dds_test
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst1|freq_out[23]|combout" is a latch
    Warning: Node "inst1|freq_out[22]|combout" is a latch
    Warning: Node "inst1|freq_out[21]|combout" is a latch
    Warning: Node "inst1|freq_out[20]|combout" is a latch
    Warning: Node "inst1|set_select|combout" is a latch
    Warning: Node "inst1|freq_out[19]|combout" is a latch
    Warning: Node "inst1|freq_out[18]|combout" is a latch
    Warning: Node "inst1|freq_out[17]|combout" is a latch
    Warning: Node "inst1|freq_out[16]|combout" is a latch
    Warning: Node "inst1|freq_out[15]|combout" is a latch
    Warning: Node "inst1|freq_out[14]|combout" is a latch
    Warning: Node "inst1|freq_out[13]|combout" is a latch
    Warning: Node "inst1|freq_out[12]|combout" is a latch
    Warning: Node "inst1|freq_out[11]|combout" is a latch
    Warning: Node "inst1|freq_out[10]|combout" is a latch
    Warning: Node "inst1|freq_out[9]|combout" is a latch
    Warning: Node "inst1|freq_out[8]|combout" is a latch
    Warning: Node "inst1|freq_out[7]|combout" is a latch
    Warning: Node "inst1|freq_out[6]|combout" is a latch
    Warning: Node "inst1|freq_out[5]|combout" is a latch
    Warning: Node "inst1|freq_out[4]|combout" is a latch
    Warning: Node "inst1|freq_out[3]|combout" is a latch
    Warning: Node "inst1|freq_out[2]|combout" is a latch
    Warning: Node "inst1|freq_out[1]|combout" is a latch
    Warning: Node "inst1|freq_out[0]|combout" is a latch
    Warning: Node "inst5|dac_data_out[13]|combout" is a latch
    Warning: Node "inst5|dac_data_out[12]|combout" is a latch
    Warning: Node "inst5|dac_data_out[11]|combout" is a latch
    Warning: Node "inst5|dac_data_out[10]|combout" is a latch
    Warning: Node "inst5|dac_data_out[9]|combout" is a latch
    Warning: Node "inst5|dac_data_out[8]|combout" is a latch
    Warning: Node "inst5|dac_data_out[7]|combout" is a latch
    Warning: Node "inst5|dac_data_out[6]|combout" is a latch
    Warning: Node "inst5|dac_data_out[5]|combout" is a latch
    Warning: Node "inst5|dac_data_out[4]|combout" is a latch
    Warning: Node "inst5|dac_data_out[3]|combout" is a latch
    Warning: Node "inst5|dac_data_out[2]|combout" is a latch
    Warning: Node "inst5|dac_data_out[1]|combout" is a latch
    Warning: Node "inst5|dac_data_out[0]|combout" is a latch
Info: Evaluating HDL-embedded SDC commands
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning: Ignored filter at qsta_default_script.tcl(876): altera_reserved_tck could not be matched with a port
Warning: Ignored create_clock at qsta_default_script.tcl(876): Argument <targets> is an empty collection
    Info: read_sdc
Warning: Ignored filter at qsta_default_script.tcl(876): altera_reserved_tck could not be matched with a clock
Critical Warning: Synopsys Design Constraints File file not found: 'dds_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info: create_generated_clock -source {inst4|altpll_component|pll|inclk[0]} -multiply_by 8 -duty_cycle 50.00 -name {inst4|altpll_component|pll|clk[0]} {inst4|altpll_component|pll|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name usart_receive:inst1|state.SET usart_receive:inst1|state.SET
    Info: create_clock -period 1.000 -name uart_rx:inst|rx_data[0] uart_rx:inst|rx_data[0]
    Info: create_clock -period 1.000 -name usart_receive:inst1|freq_out[0] usart_receive:inst1|freq_out[0]
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: inst5|Equal0~0  from: dataa  to: combout
Info: Analyzing Slow Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -12.423
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -12.423      -455.532 inst4|altpll_component|pll|clk[0] 
    Info:    -4.862      -109.876 clk 
    Info:    -4.581        -4.581 uart_rx:inst|rx_data[0] 
    Info:    -1.870       -21.926 usart_receive:inst1|state.SET 
    Info:     1.506         0.000 usart_receive:inst1|freq_out[0] 
Info: Worst-case hold slack is -3.221
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.221       -35.652 usart_receive:inst1|freq_out[0] 
    Info:    -1.882       -13.481 clk 
    Info:    -0.514        -0.514 uart_rx:inst|rx_data[0] 
    Info:     0.499         0.000 inst4|altpll_component|pll|clk[0] 
    Info:     0.757         0.000 usart_receive:inst1|state.SET 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -1.527
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.527      -235.158 inst4|altpll_component|pll|clk[0] 
    Info:     0.500         0.000 uart_rx:inst|rx_data[0] 
    Info:     0.500         0.000 usart_receive:inst1|freq_out[0] 
    Info:     0.500         0.000 usart_receive:inst1|state.SET 
    Info:     8.758         0.000 clk 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info: Started post-fitting delay annotation
Warning: Found 15 output pins without output pin load capacitance assignment
    Info: Pin "adc_clock" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: inst5|Equal0~0  from: dataa  to: combout
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -4.180
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.180      -137.369 inst4|altpll_component|pll|clk[0] 
    Info:    -1.709        -1.709 uart_rx:inst|rx_data[0] 
    Info:    -0.626       -12.706 clk 
    Info:    -0.476        -5.060 usart_receive:inst1|state.SET 
    Info:     0.448         0.000 usart_receive:inst1|freq_out[0] 
Info: Worst-case hold slack is -1.171
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.171       -17.234 clk 
    Info:    -0.637        -6.007 usart_receive:inst1|freq_out[0] 
    Info:    -0.147        -0.147 uart_rx:inst|rx_data[0] 
    Info:     0.215         0.000 inst4|altpll_component|pll|clk[0] 
    Info:     0.869         0.000 usart_receive:inst1|state.SET 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -0.673
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.673      -103.642 inst4|altpll_component|pll|clk[0] 
    Info:     0.500         0.000 uart_rx:inst|rx_data[0] 
    Info:     0.500         0.000 usart_receive:inst1|freq_out[0] 
    Info:     0.500         0.000 usart_receive:inst1|state.SET 
    Info:     9.000         0.000 clk 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 254 megabytes
    Info: Processing ended: Wed Jun 12 20:58:35 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


