

================================================================
== Vivado HLS Report for 'down'
================================================================
* Date:           Thu May 15 10:44:47 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        tiler
* Solution:       solution1
* Product family: spartan3e spartan3e_fpv5 
* Target device:  xc3s500efg320-4


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  20.00|     13.60|        2.50|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  273|    1|  273|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+---------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+---------+----------+
        |- Loop 1  |    0|  255|         1|          -|          -| 0 ~ 255 |    no    |
        +----------+-----+-----+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+------+----------+
|       Name      | BRAM_18K|  FF |  LUT | MULT18x18|
+-----------------+---------+-----+------+----------+
|Expression       |        -|    0|   296|         -|
|FIFO             |        -|    -|     -|         -|
|Instance         |        -|  220|   260|         -|
|Memory           |        -|    -|     -|         -|
|Multiplexer      |        -|    -|   124|         -|
|Register         |        -|  179|     -|         -|
|ShiftMemory      |        -|    -|     -|         -|
+-----------------+---------+-----+------+----------+
|Total            |        0|  399|   680|         0|
+-----------------+---------+-----+------+----------+
|Available        |       20|    -|  9312|        20|
+-----------------+---------+-----+------+----------+
|Utilization (%)  |        0|    -|     7|         0|
+-----------------+---------+-----+------+----------+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+-------+-----+-----+
    |           Instance           |           Module          | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------+---------------------------+---------+-------+-----+-----+
    |toplevel_sdiv_9s_9ns_9_12_U1  |toplevel_sdiv_9s_9ns_9_12  |        0|      0|  110|  130|
    |toplevel_sdiv_9s_9ns_9_12_U2  |toplevel_sdiv_9s_9ns_9_12  |        0|      0|  110|  130|
    +------------------------------+---------------------------+---------+-------+-----+-----+
    |Total                         |                           |        0|      0|  220|  260|
    +------------------------------+---------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |op2_assign_4_fu_201_p2     |     +    |      0|  0|   9|           9|           2|
    |p_4_fu_221_p2              |     +    |      0|  0|   8|           8|           1|
    |r_V_s_fu_282_p2            |     +    |      0|  0|   2|           2|           1|
    |t_fu_366_p2                |     +    |      0|  0|   8|           8|           1|
    |up_V_fu_306_p2             |     -    |      0|  0|   8|           8|           8|
    |agg_result_V_i2_fu_349_p3  |  Select  |      0|  0|  36|           1|           2|
    |ap_sig_bdd_149             |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_374             |    and   |      0|  0|   1|           1|           1|
    |r_V_fu_387_p2              |    and   |      0|  0|  36|          36|          36|
    |tmp2_fu_356_p2             |    and   |      0|  0|  36|          36|          36|
    |tmp3_fu_382_p2             |    and   |      0|  0|  36|          36|          36|
    |tmp_4_fu_409_p2            |    and   |      0|  0|  36|          36|          36|
    |tmp_2_fu_392_p2            |   icmp   |      0|  0|  19|          36|           1|
    |tmp_7_fu_215_p2            |   icmp   |      0|  0|   6|           9|           9|
    |tmp_9_fu_361_p2            |   icmp   |      0|  0|   5|           8|           8|
    |tmp_i_26_fu_271_p2         |   icmp   |      0|  0|   5|           8|           8|
    |tmp_i_fu_237_p2            |   icmp   |      0|  0|   5|           8|           1|
    |p_3_fu_403_p2              |    xor   |      0|  0|  36|          36|           2|
    |r_V_2_fu_325_p2            |    xor   |      0|  0|   3|           2|           3|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 296|         289|         193|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |agg_result_V_i_reg_147  |  36|          2|   36|         72|
    |avail_V_o               |  36|          2|   36|         72|
    |colours_V_address0      |   4|          3|    4|         12|
    |cp_V_o                  |   8|          2|    8|         16|
    |op2_assign_reg_161      |   8|          2|    8|         16|
    |pp_rot_V_address0       |  12|          4|    6|         24|
    |pp_tile_V_address0      |  12|          4|    6|         24|
    |tiles_V_address0        |   8|          3|    8|         24|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 124|         22|  112|        260|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+-----+-----------+
    |           Name          | FF | Bits| Const Bits|
    +-------------------------+----+-----+-----------+
    |agg_result_V_i2_reg_520  |  36|   36|          0|
    |agg_result_V_i_reg_147   |  36|   36|          0|
    |ap_CS_fsm                |   5|    5|          0|
    |ap_return_preg           |   1|    1|          0|
    |op2_assign_reg_161       |   8|    8|          0|
    |p_4_reg_439              |   8|    8|          0|
    |p_s_reg_173              |   1|    1|          0|
    |possible_V_reg_445       |  36|   36|          0|
    |t_V_reg_425              |   8|    8|          0|
    |tmp2_reg_525             |  36|   36|          0|
    |tmp_36_reg_495           |   1|    1|          0|
    |tmp_7_reg_435            |   1|    1|          0|
    |tmp_i_26_reg_466         |   1|    1|          0|
    |tmp_i_reg_451            |   1|    1|          0|
    +-------------------------+----+-----+-----------+
    |Total                    | 179|  179|          0|
    +-------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |     down     | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     down     | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     down     | return value |
|ap_done             | out |    1| ap_ctrl_hs |     down     | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     down     | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     down     | return value |
|ap_return           | out |    1| ap_ctrl_hs |     down     | return value |
|ntiles_V            |  in |    8|   ap_none  |   ntiles_V   |    pointer   |
|cp_V_i              |  in |    8|   ap_ovld  |     cp_V     |    pointer   |
|cp_V_o              | out |    8|   ap_ovld  |     cp_V     |    pointer   |
|cp_V_o_ap_vld       | out |    1|   ap_ovld  |     cp_V     |    pointer   |
|avail_V_i           |  in |   36|   ap_ovld  |    avail_V   |    pointer   |
|avail_V_o           | out |   36|   ap_ovld  |    avail_V   |    pointer   |
|avail_V_o_ap_vld    | out |    1|   ap_ovld  |    avail_V   |    pointer   |
|side_V              |  in |    8|   ap_none  |    side_V    |    pointer   |
|pp_tile_V_address0  | out |    6|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_ce0       | out |    1|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_we0       | out |    1|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_d0        | out |    8|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_q0        |  in |    8|  ap_memory |   pp_tile_V  |     array    |
|pp_rot_V_address0   | out |    6|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_ce0        | out |    1|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_we0        | out |    1|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_d0         | out |    2|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_q0         |  in |    2|  ap_memory |   pp_rot_V   |     array    |
|tiles_V_address0    | out |    8|  ap_memory |    tiles_V   |     array    |
|tiles_V_ce0         | out |    1|  ap_memory |    tiles_V   |     array    |
|tiles_V_q0          |  in |    4|  ap_memory |    tiles_V   |     array    |
|colours_V_address0  | out |    4|  ap_memory |   colours_V  |     array    |
|colours_V_ce0       | out |    1|  ap_memory |   colours_V  |     array    |
|colours_V_q0        |  in |   36|  ap_memory |   colours_V  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 19
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	19  / (!tmp_7)
	2  / (tmp_7 & !tmp_i)
	15  / (tmp_7 & tmp_i)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / (tmp_i_26)
	15  / (!tmp_i_26)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	19  / (tmp_7 & tmp_9 & tmp_2)
* FSM state operations: 

 <State 1>: 11.04ns
ST_1: ntiles_V_load [1/1] 0.00ns
:0  %ntiles_V_load = load i8* @ntiles_V, align 1

ST_1: tmp_cast [1/1] 0.00ns
:1  %tmp_cast = zext i8 %ntiles_V_load to i9

ST_1: op2_assign_4 [1/1] 3.50ns
:2  %op2_assign_4 = add i9 %tmp_cast, -1

ST_1: t_V [1/1] 0.00ns
:3  %t_V = load i8* @cp_V, align 1

ST_1: tmp_cast_25 [1/1] 0.00ns
:4  %tmp_cast_25 = sext i8 %t_V to i9

ST_1: tmp_7 [1/1] 3.39ns
:5  %tmp_7 = icmp ult i9 %tmp_cast_25, %op2_assign_4

ST_1: stg_26 [1/1] 2.15ns
:6  br i1 %tmp_7, label %1, label %.loopexit

ST_1: p_4 [1/1] 3.50ns
:0  %p_4 = add i8 %t_V, 1

ST_1: stg_28 [1/1] 0.00ns
:1  store i8 %p_4, i8* @cp_V, align 1

ST_1: possible_V [1/1] 0.00ns
:2  %possible_V = load i36* @avail_V, align 8

ST_1: tmp_i [1/1] 3.40ns
:3  %tmp_i = icmp eq i8 %p_4, 0

ST_1: stg_31 [1/1] 2.67ns
:4  br i1 %tmp_i, label %left_possible_mask.exit_ifconv, label %2

ST_1: side_V_load [1/1] 0.00ns
:0  %side_V_load = load i8* @side_V, align 1

ST_1: tmp_40_tr_i [1/1] 0.00ns
:1  %tmp_40_tr_i = zext i8 %side_V_load to i9

ST_1: tmp_1_i [12/12] 7.54ns
:2  %tmp_1_i = sdiv i9 %tmp_cast_25, %tmp_40_tr_i

ST_1: tmp_42_tr_i [1/1] 0.00ns
:4  %tmp_42_tr_i = sext i8 %p_4 to i9

ST_1: tmp_2_i [12/12] 7.54ns
:5  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i


 <State 2>: 7.54ns
ST_2: tmp_1_i [11/12] 7.54ns
:2  %tmp_1_i = sdiv i9 %tmp_cast_25, %tmp_40_tr_i

ST_2: tmp_2_i [11/12] 7.54ns
:5  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i


 <State 3>: 7.54ns
ST_3: tmp_1_i [10/12] 7.54ns
:2  %tmp_1_i = sdiv i9 %tmp_cast_25, %tmp_40_tr_i

ST_3: tmp_2_i [10/12] 7.54ns
:5  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i


 <State 4>: 7.54ns
ST_4: tmp_1_i [9/12] 7.54ns
:2  %tmp_1_i = sdiv i9 %tmp_cast_25, %tmp_40_tr_i

ST_4: tmp_2_i [9/12] 7.54ns
:5  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i


 <State 5>: 7.54ns
ST_5: tmp_1_i [8/12] 7.54ns
:2  %tmp_1_i = sdiv i9 %tmp_cast_25, %tmp_40_tr_i

ST_5: tmp_2_i [8/12] 7.54ns
:5  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i


 <State 6>: 7.54ns
ST_6: tmp_1_i [7/12] 7.54ns
:2  %tmp_1_i = sdiv i9 %tmp_cast_25, %tmp_40_tr_i

ST_6: tmp_2_i [7/12] 7.54ns
:5  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i


 <State 7>: 7.54ns
ST_7: tmp_1_i [6/12] 7.54ns
:2  %tmp_1_i = sdiv i9 %tmp_cast_25, %tmp_40_tr_i

ST_7: tmp_2_i [6/12] 7.54ns
:5  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i


 <State 8>: 7.54ns
ST_8: tmp_1_i [5/12] 7.54ns
:2  %tmp_1_i = sdiv i9 %tmp_cast_25, %tmp_40_tr_i

ST_8: tmp_2_i [5/12] 7.54ns
:5  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i


 <State 9>: 7.54ns
ST_9: tmp_1_i [4/12] 7.54ns
:2  %tmp_1_i = sdiv i9 %tmp_cast_25, %tmp_40_tr_i

ST_9: tmp_2_i [4/12] 7.54ns
:5  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i


 <State 10>: 7.54ns
ST_10: tmp_1_i [3/12] 7.54ns
:2  %tmp_1_i = sdiv i9 %tmp_cast_25, %tmp_40_tr_i

ST_10: tmp_2_i [3/12] 7.54ns
:5  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i


 <State 11>: 7.54ns
ST_11: tmp_1_i [2/12] 7.54ns
:2  %tmp_1_i = sdiv i9 %tmp_cast_25, %tmp_40_tr_i

ST_11: tmp_2_i [2/12] 7.54ns
:5  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i


 <State 12>: 13.60ns
ST_12: tmp_1_i [1/12] 7.54ns
:2  %tmp_1_i = sdiv i9 %tmp_cast_25, %tmp_40_tr_i

ST_12: r_V_11 [1/1] 0.00ns
:3  %r_V_11 = trunc i9 %tmp_1_i to i8

ST_12: tmp_2_i [1/12] 7.54ns
:5  %tmp_2_i = sdiv i9 %tmp_42_tr_i, %tmp_40_tr_i

ST_12: r_V_12 [1/1] 0.00ns
:6  %r_V_12 = trunc i9 %tmp_2_i to i8

ST_12: tmp_i_26 [1/1] 3.40ns
:7  %tmp_i_26 = icmp eq i8 %r_V_11, %r_V_12

ST_12: stg_62 [1/1] 2.67ns
:8  br i1 %tmp_i_26, label %3, label %left_possible_mask.exit_ifconv

ST_12: tmp_i_i [1/1] 0.00ns
:0  %tmp_i_i = zext i8 %t_V to i64

ST_12: pp_tile_V_addr_8 [1/1] 0.00ns
:1  %pp_tile_V_addr_8 = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i_i

ST_12: tile_V [2/2] 2.39ns
:2  %tile_V = load i8* %pp_tile_V_addr_8, align 2

ST_12: pp_rot_V_addr_7 [1/1] 0.00ns
:3  %pp_rot_V_addr_7 = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_i_i

ST_12: rot_V [2/2] 2.39ns
:4  %rot_V = load i2* %pp_rot_V_addr_7, align 1


 <State 13>: 6.06ns
ST_13: tile_V [1/2] 2.39ns
:2  %tile_V = load i8* %pp_tile_V_addr_8, align 2

ST_13: rot_V [1/2] 2.39ns
:4  %rot_V = load i2* %pp_rot_V_addr_7, align 1

ST_13: r_V_s [1/1] 1.28ns
:5  %r_V_s = add i2 %rot_V, 1

ST_13: tmp [1/1] 0.00ns
:6  %tmp = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V, i2 %r_V_s)

ST_13: tmp_30 [1/1] 0.00ns
:7  %tmp_30 = zext i10 %tmp to i64

ST_13: tiles_V_addr [1/1] 0.00ns
:8  %tiles_V_addr = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_30

ST_13: tiles_V_load [2/2] 2.39ns
:9  %tiles_V_load = load i4* %tiles_V_addr, align 1


 <State 14>: 4.78ns
ST_14: tiles_V_load [1/2] 2.39ns
:9  %tiles_V_load = load i4* %tiles_V_addr, align 1

ST_14: tmp_30_i [1/1] 0.00ns
:10  %tmp_30_i = zext i4 %tiles_V_load to i64

ST_14: colours_V_addr [1/1] 0.00ns
:11  %colours_V_addr = getelementptr [10 x i36]* @colours_V, i64 0, i64 %tmp_30_i

ST_14: colours_V_load [2/2] 2.39ns
:12  %colours_V_load = load i36* %colours_V_addr, align 8


 <State 15>: 5.89ns
ST_15: colours_V_load [1/2] 2.39ns
:12  %colours_V_load = load i36* %colours_V_addr, align 8

ST_15: stg_80 [1/1] 2.67ns
:13  br label %left_possible_mask.exit_ifconv

ST_15: side_V_load_3 [1/1] 0.00ns
left_possible_mask.exit_ifconv:1  %side_V_load_3 = load i8* @side_V, align 1

ST_15: up_V [1/1] 3.50ns
left_possible_mask.exit_ifconv:2  %up_V = sub i8 %p_4, %side_V_load_3

ST_15: tmp_36 [1/1] 0.00ns
left_possible_mask.exit_ifconv:3  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %up_V, i32 7)

ST_15: tmp_i_i3 [1/1] 0.00ns
left_possible_mask.exit_ifconv:4  %tmp_i_i3 = zext i8 %up_V to i64

ST_15: pp_tile_V_addr_9 [1/1] 0.00ns
left_possible_mask.exit_ifconv:5  %pp_tile_V_addr_9 = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i_i3

ST_15: tile_V_8 [2/2] 2.39ns
left_possible_mask.exit_ifconv:6  %tile_V_8 = load i8* %pp_tile_V_addr_9, align 2

ST_15: pp_rot_V_addr_8 [1/1] 0.00ns
left_possible_mask.exit_ifconv:7  %pp_rot_V_addr_8 = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_i_i3

ST_15: rot_V_8 [2/2] 2.39ns
left_possible_mask.exit_ifconv:8  %rot_V_8 = load i2* %pp_rot_V_addr_8, align 1


 <State 16>: 6.78ns
ST_16: tile_V_8 [1/2] 2.39ns
left_possible_mask.exit_ifconv:6  %tile_V_8 = load i8* %pp_tile_V_addr_9, align 2

ST_16: rot_V_8 [1/2] 2.39ns
left_possible_mask.exit_ifconv:8  %rot_V_8 = load i2* %pp_rot_V_addr_8, align 1

ST_16: r_V_2 [1/1] 2.00ns
left_possible_mask.exit_ifconv:9  %r_V_2 = xor i2 %rot_V_8, -2

ST_16: tmp_31 [1/1] 0.00ns
left_possible_mask.exit_ifconv:10  %tmp_31 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V_8, i2 %r_V_2)

ST_16: tmp_32 [1/1] 0.00ns
left_possible_mask.exit_ifconv:11  %tmp_32 = zext i10 %tmp_31 to i64

ST_16: tiles_V_addr_7 [1/1] 0.00ns
left_possible_mask.exit_ifconv:12  %tiles_V_addr_7 = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_32

ST_16: tiles_V_load_6 [2/2] 2.39ns
left_possible_mask.exit_ifconv:13  %tiles_V_load_6 = load i4* %tiles_V_addr_7, align 1


 <State 17>: 4.78ns
ST_17: tiles_V_load_6 [1/2] 2.39ns
left_possible_mask.exit_ifconv:13  %tiles_V_load_6 = load i4* %tiles_V_addr_7, align 1

ST_17: tmp_i7 [1/1] 0.00ns
left_possible_mask.exit_ifconv:14  %tmp_i7 = zext i4 %tiles_V_load_6 to i64

ST_17: colours_V_addr_3 [1/1] 0.00ns
left_possible_mask.exit_ifconv:15  %colours_V_addr_3 = getelementptr [10 x i36]* @colours_V, i64 0, i64 %tmp_i7

ST_17: colours_V_load_2 [2/2] 2.39ns
left_possible_mask.exit_ifconv:16  %colours_V_load_2 = load i36* %colours_V_addr_3, align 8


 <State 18>: 4.39ns
ST_18: agg_result_V_i [1/1] 0.00ns
left_possible_mask.exit_ifconv:0  %agg_result_V_i = phi i36 [ %colours_V_load, %3 ], [ -1, %1 ], [ -1, %2 ]

ST_18: colours_V_load_2 [1/2] 2.39ns
left_possible_mask.exit_ifconv:16  %colours_V_load_2 = load i36* %colours_V_addr_3, align 8

ST_18: agg_result_V_i2 [1/1] 2.00ns
left_possible_mask.exit_ifconv:17  %agg_result_V_i2 = select i1 %tmp_36, i36 -1, i36 %colours_V_load_2

ST_18: tmp2 [1/1] 2.00ns
left_possible_mask.exit_ifconv:18  %tmp2 = and i36 %agg_result_V_i, %possible_V

ST_18: stg_104 [1/1] 2.10ns
left_possible_mask.exit_ifconv:19  br label %4


 <State 19>: 11.23ns
ST_19: op2_assign [1/1] 0.00ns
:0  %op2_assign = phi i8 [ 0, %left_possible_mask.exit_ifconv ], [ %t, %_ifconv ]

ST_19: tmp_9 [1/1] 3.40ns
:1  %tmp_9 = icmp ult i8 %op2_assign, %ntiles_V_load

ST_19: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0) nounwind

ST_19: t [1/1] 3.50ns
:3  %t = add i8 %op2_assign, 1

ST_19: stg_109 [1/1] 2.15ns
:4  br i1 %tmp_9, label %_ifconv, label %.loopexit

ST_19: tmp_s [1/1] 0.00ns
_ifconv:0  %tmp_s = zext i8 %op2_assign to i36

ST_19: r_V_13 [1/1] 3.24ns
_ifconv:1  %r_V_13 = shl i36 1, %tmp_s

ST_19: tmp3 [1/1] 2.00ns
_ifconv:2  %tmp3 = and i36 %agg_result_V_i2, %r_V_13

ST_19: r_V [1/1] 2.00ns
_ifconv:3  %r_V = and i36 %tmp3, %tmp2

ST_19: tmp_2 [1/1] 3.99ns
_ifconv:4  %tmp_2 = icmp eq i36 %r_V, 0

ST_19: stg_115 [1/1] 0.00ns
_ifconv:5  br i1 %tmp_2, label %4, label %_ifconv1

ST_19: tmp_3 [1/1] 0.00ns
_ifconv1:0  %tmp_3 = sext i8 %p_4 to i64

ST_19: pp_tile_V_addr [1/1] 0.00ns
_ifconv1:1  %pp_tile_V_addr = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_3

ST_19: stg_118 [1/1] 2.39ns
_ifconv1:2  store i8 %op2_assign, i8* %pp_tile_V_addr, align 2

ST_19: pp_rot_V_addr [1/1] 0.00ns
_ifconv1:3  %pp_rot_V_addr = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_3

ST_19: stg_120 [1/1] 2.39ns
_ifconv1:4  store i2 0, i2* %pp_rot_V_addr, align 1

ST_19: p_3 [1/1] 2.00ns
_ifconv1:5  %p_3 = xor i36 %r_V_13, -1

ST_19: tmp_4 [1/1] 2.00ns
_ifconv1:6  %tmp_4 = and i36 %possible_V, %p_3

ST_19: stg_123 [1/1] 0.00ns
_ifconv1:7  store i36 %tmp_4, i36* @avail_V, align 8

ST_19: stg_124 [1/1] 2.15ns
_ifconv1:8  br label %.loopexit

ST_19: p_s [1/1] 0.00ns
.loopexit:0  %p_s = phi i1 [ true, %_ifconv1 ], [ false, %0 ], [ false, %4 ]

ST_19: stg_126 [1/1] 0.00ns
.loopexit:1  ret i1 %p_s



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ntiles_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; mode=0x476f2d0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ cp_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x3cdb8d0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ avail_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x44e1c40; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ side_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; mode=0x4743610; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ pp_tile_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x3ff7920; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ pp_rot_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x3d86ac0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tiles_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x3a0c410; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ colours_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x4749160; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ntiles_V_load    (load             ) [ 00111111111111111111]
tmp_cast         (zext             ) [ 00000000000000000000]
op2_assign_4     (add              ) [ 00000000000000000000]
t_V              (load             ) [ 00111111111110000000]
tmp_cast_25      (sext             ) [ 00111111111110000000]
tmp_7            (icmp             ) [ 01111111111111111111]
stg_26           (br               ) [ 01111111111111111111]
p_4              (add              ) [ 00111111111111111111]
stg_28           (store            ) [ 00000000000000000000]
possible_V       (load             ) [ 00111111111111111111]
tmp_i            (icmp             ) [ 01111111111111110000]
stg_31           (br               ) [ 01111111111111111110]
side_V_load      (load             ) [ 00000000000000000000]
tmp_40_tr_i      (zext             ) [ 00111111111110000000]
tmp_42_tr_i      (sext             ) [ 00111111111110000000]
tmp_1_i          (sdiv             ) [ 00000000000000000000]
r_V_11           (trunc            ) [ 00000000000000000000]
tmp_2_i          (sdiv             ) [ 00000000000000000000]
r_V_12           (trunc            ) [ 00000000000000000000]
tmp_i_26         (icmp             ) [ 00000000000011110000]
stg_62           (br               ) [ 01000000000011111110]
tmp_i_i          (zext             ) [ 00000000000000000000]
pp_tile_V_addr_8 (getelementptr    ) [ 00000000000001000000]
pp_rot_V_addr_7  (getelementptr    ) [ 00000000000001000000]
tile_V           (load             ) [ 00000000000000000000]
rot_V            (load             ) [ 00000000000000000000]
r_V_s            (add              ) [ 00000000000000000000]
tmp              (bitconcatenate   ) [ 00000000000000000000]
tmp_30           (zext             ) [ 00000000000000000000]
tiles_V_addr     (getelementptr    ) [ 00000000000000100000]
tiles_V_load     (load             ) [ 00000000000000000000]
tmp_30_i         (zext             ) [ 00000000000000000000]
colours_V_addr   (getelementptr    ) [ 00000000000000010000]
colours_V_load   (load             ) [ 01000000000010011110]
stg_80           (br               ) [ 01000000000010011110]
side_V_load_3    (load             ) [ 00000000000000000000]
up_V             (sub              ) [ 00000000000000000000]
tmp_36           (bitselect        ) [ 00000000000000001110]
tmp_i_i3         (zext             ) [ 00000000000000000000]
pp_tile_V_addr_9 (getelementptr    ) [ 00000000000000001000]
pp_rot_V_addr_8  (getelementptr    ) [ 00000000000000001000]
tile_V_8         (load             ) [ 00000000000000000000]
rot_V_8          (load             ) [ 00000000000000000000]
r_V_2            (xor              ) [ 00000000000000000000]
tmp_31           (bitconcatenate   ) [ 00000000000000000000]
tmp_32           (zext             ) [ 00000000000000000000]
tiles_V_addr_7   (getelementptr    ) [ 00000000000000000100]
tiles_V_load_6   (load             ) [ 00000000000000000000]
tmp_i7           (zext             ) [ 00000000000000000000]
colours_V_addr_3 (getelementptr    ) [ 00000000000000000010]
agg_result_V_i   (phi              ) [ 00000000000000000010]
colours_V_load_2 (load             ) [ 00000000000000000000]
agg_result_V_i2  (select           ) [ 00000000000000000001]
tmp2             (and              ) [ 00000000000000000001]
stg_104          (br               ) [ 00000000000000000011]
op2_assign       (phi              ) [ 00000000000000000001]
tmp_9            (icmp             ) [ 00000000000000000001]
empty            (speclooptripcount) [ 00000000000000000000]
t                (add              ) [ 00000000000000000011]
stg_109          (br               ) [ 00000000000000000000]
tmp_s            (zext             ) [ 00000000000000000000]
r_V_13           (shl              ) [ 00000000000000000000]
tmp3             (and              ) [ 00000000000000000000]
r_V              (and              ) [ 00000000000000000000]
tmp_2            (icmp             ) [ 00000000000000000001]
stg_115          (br               ) [ 00000000000000000011]
tmp_3            (sext             ) [ 00000000000000000000]
pp_tile_V_addr   (getelementptr    ) [ 00000000000000000000]
stg_118          (store            ) [ 00000000000000000000]
pp_rot_V_addr    (getelementptr    ) [ 00000000000000000000]
stg_120          (store            ) [ 00000000000000000000]
p_3              (xor              ) [ 00000000000000000000]
tmp_4            (and              ) [ 00000000000000000000]
stg_123          (store            ) [ 00000000000000000000]
stg_124          (br               ) [ 00000000000000000000]
p_s              (phi              ) [ 00000000000000000001]
stg_126          (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ntiles_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ntiles_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cp_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cp_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="avail_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avail_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="side_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="side_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pp_tile_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pp_tile_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pp_rot_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pp_rot_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tiles_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tiles_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="colours_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colours_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="pp_tile_V_addr_8_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="8" slack="0"/>
<pin id="54" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_tile_V_addr_8/12 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="6" slack="0"/>
<pin id="59" dir="0" index="1" bw="8" slack="0"/>
<pin id="60" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tile_V/12 tile_V_8/15 stg_118/19 "/>
</bind>
</comp>

<comp id="62" class="1004" name="pp_rot_V_addr_7_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="2" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="8" slack="0"/>
<pin id="66" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_rot_V_addr_7/12 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="6" slack="0"/>
<pin id="71" dir="0" index="1" bw="2" slack="0"/>
<pin id="72" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="rot_V/12 rot_V_8/15 stg_120/19 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tiles_V_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="4" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="10" slack="0"/>
<pin id="78" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tiles_V_addr/13 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="84" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tiles_V_load/13 tiles_V_load_6/16 "/>
</bind>
</comp>

<comp id="86" class="1004" name="colours_V_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="36" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="4" slack="0"/>
<pin id="90" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="colours_V_addr/14 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="0"/>
<pin id="95" dir="0" index="1" bw="36" slack="2147483647"/>
<pin id="96" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="colours_V_load/14 colours_V_load_2/17 "/>
</bind>
</comp>

<comp id="98" class="1004" name="pp_tile_V_addr_9_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_tile_V_addr_9/15 "/>
</bind>
</comp>

<comp id="106" class="1004" name="pp_rot_V_addr_8_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="2" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_rot_V_addr_8/15 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tiles_V_addr_7_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="10" slack="0"/>
<pin id="118" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tiles_V_addr_7/16 "/>
</bind>
</comp>

<comp id="122" class="1004" name="colours_V_addr_3_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="36" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="colours_V_addr_3/17 "/>
</bind>
</comp>

<comp id="130" class="1004" name="pp_tile_V_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="8" slack="0"/>
<pin id="134" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_tile_V_addr/19 "/>
</bind>
</comp>

<comp id="138" class="1004" name="pp_rot_V_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="8" slack="0"/>
<pin id="142" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_rot_V_addr/19 "/>
</bind>
</comp>

<comp id="147" class="1005" name="agg_result_V_i_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="36" slack="6"/>
<pin id="149" dir="1" index="1" bw="36" slack="6"/>
</pin_list>
<bind>
<opset="agg_result_V_i (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="agg_result_V_i_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="36" slack="3"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="1" slack="17"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="4" bw="1" slack="6"/>
<pin id="157" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="6" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_i/18 "/>
</bind>
</comp>

<comp id="161" class="1005" name="op2_assign_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="1"/>
<pin id="163" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="op2_assign_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="8" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign/19 "/>
</bind>
</comp>

<comp id="173" class="1005" name="p_s_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="18"/>
<pin id="175" dir="1" index="1" bw="1" slack="18"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="p_s_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="1" slack="18"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="4" bw="1" slack="0"/>
<pin id="183" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/19 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="side_V_load/1 side_V_load_3/15 "/>
</bind>
</comp>

<comp id="193" class="1004" name="ntiles_V_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ntiles_V_load/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="op2_assign_4_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op2_assign_4/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="t_V_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_cast_25_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast_25/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_7_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="9" slack="0"/>
<pin id="217" dir="0" index="1" bw="9" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="p_4_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_4/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="stg_28_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="8" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_28/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="possible_V_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="36" slack="0"/>
<pin id="235" dir="1" index="1" bw="36" slack="17"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="possible_V/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_i_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_40_tr_i_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_tr_i/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="8" slack="0"/>
<pin id="250" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="tmp_1_i/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_42_tr_i_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_42_tr_i/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="0"/>
<pin id="260" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="tmp_2_i/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="r_V_11_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="9" slack="0"/>
<pin id="265" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="r_V_11/12 "/>
</bind>
</comp>

<comp id="267" class="1004" name="r_V_12_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="9" slack="0"/>
<pin id="269" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="r_V_12/12 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_i_26_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_26/12 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_i_i_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="11"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i/12 "/>
</bind>
</comp>

<comp id="282" class="1004" name="r_V_s_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_s/13 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="0" index="2" bw="2" slack="0"/>
<pin id="292" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/13 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_30_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30/13 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_30_i_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_i/14 "/>
</bind>
</comp>

<comp id="306" class="1004" name="up_V_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="14"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="up_V/15 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_36_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="0" index="2" bw="4" slack="0"/>
<pin id="315" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/15 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_i_i3_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i3/15 "/>
</bind>
</comp>

<comp id="325" class="1004" name="r_V_2_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="2" slack="0"/>
<pin id="327" dir="0" index="1" bw="2" slack="0"/>
<pin id="328" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V_2/16 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_31_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="0"/>
<pin id="333" dir="0" index="1" bw="8" slack="0"/>
<pin id="334" dir="0" index="2" bw="2" slack="0"/>
<pin id="335" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_31/16 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_32_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32/16 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_i7_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i7/17 "/>
</bind>
</comp>

<comp id="349" class="1004" name="agg_result_V_i2_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="3"/>
<pin id="351" dir="0" index="1" bw="36" slack="0"/>
<pin id="352" dir="0" index="2" bw="36" slack="0"/>
<pin id="353" dir="1" index="3" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_i2/18 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="36" slack="0"/>
<pin id="358" dir="0" index="1" bw="36" slack="17"/>
<pin id="359" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2/18 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_9_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="0" index="1" bw="8" slack="18"/>
<pin id="364" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/19 "/>
</bind>
</comp>

<comp id="366" class="1004" name="t_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/19 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_s_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/19 "/>
</bind>
</comp>

<comp id="376" class="1004" name="r_V_13_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="0"/>
<pin id="379" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_13/19 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp3_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="36" slack="1"/>
<pin id="384" dir="0" index="1" bw="36" slack="0"/>
<pin id="385" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp3/19 "/>
</bind>
</comp>

<comp id="387" class="1004" name="r_V_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="36" slack="0"/>
<pin id="389" dir="0" index="1" bw="36" slack="1"/>
<pin id="390" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="r_V/19 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="36" slack="0"/>
<pin id="394" dir="0" index="1" bw="36" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/19 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_3_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="18"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/19 "/>
</bind>
</comp>

<comp id="403" class="1004" name="p_3_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="36" slack="0"/>
<pin id="405" dir="0" index="1" bw="36" slack="0"/>
<pin id="406" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_3/19 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_4_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="36" slack="18"/>
<pin id="411" dir="0" index="1" bw="36" slack="0"/>
<pin id="412" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_4/19 "/>
</bind>
</comp>

<comp id="414" class="1004" name="stg_123_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="36" slack="0"/>
<pin id="416" dir="0" index="1" bw="36" slack="0"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_123/19 "/>
</bind>
</comp>

<comp id="420" class="1005" name="ntiles_V_load_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="18"/>
<pin id="422" dir="1" index="1" bw="8" slack="18"/>
</pin_list>
<bind>
<opset="ntiles_V_load "/>
</bind>
</comp>

<comp id="425" class="1005" name="t_V_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="11"/>
<pin id="427" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="430" class="1005" name="tmp_cast_25_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="9" slack="1"/>
<pin id="432" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast_25 "/>
</bind>
</comp>

<comp id="435" class="1005" name="tmp_7_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="18"/>
<pin id="437" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="439" class="1005" name="p_4_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="14"/>
<pin id="441" dir="1" index="1" bw="8" slack="14"/>
</pin_list>
<bind>
<opset="p_4 "/>
</bind>
</comp>

<comp id="445" class="1005" name="possible_V_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="36" slack="17"/>
<pin id="447" dir="1" index="1" bw="36" slack="17"/>
</pin_list>
<bind>
<opset="possible_V "/>
</bind>
</comp>

<comp id="451" class="1005" name="tmp_i_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="14"/>
<pin id="453" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="455" class="1005" name="tmp_40_tr_i_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="9" slack="1"/>
<pin id="457" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40_tr_i "/>
</bind>
</comp>

<comp id="461" class="1005" name="tmp_42_tr_i_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="9" slack="1"/>
<pin id="463" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42_tr_i "/>
</bind>
</comp>

<comp id="466" class="1005" name="tmp_i_26_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="3"/>
<pin id="468" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_26 "/>
</bind>
</comp>

<comp id="470" class="1005" name="pp_tile_V_addr_8_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="6" slack="1"/>
<pin id="472" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pp_tile_V_addr_8 "/>
</bind>
</comp>

<comp id="475" class="1005" name="pp_rot_V_addr_7_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="1"/>
<pin id="477" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pp_rot_V_addr_7 "/>
</bind>
</comp>

<comp id="480" class="1005" name="tiles_V_addr_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="1"/>
<pin id="482" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tiles_V_addr "/>
</bind>
</comp>

<comp id="485" class="1005" name="colours_V_addr_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="1"/>
<pin id="487" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="colours_V_addr "/>
</bind>
</comp>

<comp id="490" class="1005" name="colours_V_load_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="36" slack="3"/>
<pin id="492" dir="1" index="1" bw="36" slack="3"/>
</pin_list>
<bind>
<opset="colours_V_load "/>
</bind>
</comp>

<comp id="495" class="1005" name="tmp_36_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="1"/>
<pin id="497" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="500" class="1005" name="pp_tile_V_addr_9_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="6" slack="1"/>
<pin id="502" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pp_tile_V_addr_9 "/>
</bind>
</comp>

<comp id="505" class="1005" name="pp_rot_V_addr_8_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="6" slack="1"/>
<pin id="507" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pp_rot_V_addr_8 "/>
</bind>
</comp>

<comp id="510" class="1005" name="tiles_V_addr_7_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="1"/>
<pin id="512" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tiles_V_addr_7 "/>
</bind>
</comp>

<comp id="515" class="1005" name="colours_V_addr_3_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="1"/>
<pin id="517" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="colours_V_addr_3 "/>
</bind>
</comp>

<comp id="520" class="1005" name="agg_result_V_i2_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="36" slack="1"/>
<pin id="522" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_i2 "/>
</bind>
</comp>

<comp id="525" class="1005" name="tmp2_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="36" slack="1"/>
<pin id="527" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="533" class="1005" name="t_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="0"/>
<pin id="535" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="22" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="22" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="98" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="106" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="114" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="122" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="44" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="146"><net_src comp="138" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="150"><net_src comp="34" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="159"><net_src comp="147" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="160"><net_src comp="147" pin="1"/><net_sink comp="151" pin=4"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="165" pin="4"/><net_sink comp="57" pin=1"/></net>

<net id="176"><net_src comp="48" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="185"><net_src comp="46" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="173" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="187"><net_src comp="48" pin="0"/><net_sink comp="177" pin=4"/></net>

<net id="192"><net_src comp="6" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="0" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="16" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="2" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="201" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="207" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="18" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="2" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="4" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="221" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="20" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="189" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="211" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="243" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="221" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="243" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="247" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="257" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="263" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="267" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="277" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="286"><net_src comp="69" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="24" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="26" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="57" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="282" pin="2"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="288" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="304"><net_src comp="81" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="310"><net_src comp="189" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="28" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="306" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="30" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="322"><net_src comp="306" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="329"><net_src comp="69" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="32" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="336"><net_src comp="26" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="57" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="325" pin="2"/><net_sink comp="331" pin=2"/></net>

<net id="342"><net_src comp="331" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="347"><net_src comp="81" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="354"><net_src comp="34" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="355"><net_src comp="93" pin="2"/><net_sink comp="349" pin=2"/></net>

<net id="360"><net_src comp="151" pin="6"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="165" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="165" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="18" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="165" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="40" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="372" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="376" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="382" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="387" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="42" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="398" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="407"><net_src comp="376" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="34" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="403" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="409" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="4" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="193" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="428"><net_src comp="207" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="433"><net_src comp="211" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="438"><net_src comp="215" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="221" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="448"><net_src comp="233" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="454"><net_src comp="237" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="243" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="464"><net_src comp="253" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="469"><net_src comp="271" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="50" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="478"><net_src comp="62" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="483"><net_src comp="74" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="488"><net_src comp="86" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="493"><net_src comp="93" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="498"><net_src comp="311" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="503"><net_src comp="98" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="508"><net_src comp="106" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="513"><net_src comp="114" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="518"><net_src comp="122" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="523"><net_src comp="349" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="528"><net_src comp="356" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="536"><net_src comp="366" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="165" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ntiles_V | {}
	Port: cp_V | {}
	Port: avail_V | {}
	Port: side_V | {}
	Port: pp_tile_V | {}
	Port: pp_rot_V | {}
	Port: tiles_V | {}
	Port: colours_V | {}
  - Chain level:
	State 1
		tmp_cast : 1
		op2_assign_4 : 2
		tmp_cast_25 : 1
		tmp_7 : 3
		stg_26 : 4
		p_4 : 1
		stg_28 : 2
		tmp_i : 2
		stg_31 : 3
		tmp_40_tr_i : 1
		tmp_1_i : 2
		tmp_42_tr_i : 2
		tmp_2_i : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		r_V_11 : 1
		r_V_12 : 1
		tmp_i_26 : 2
		stg_62 : 3
		pp_tile_V_addr_8 : 1
		tile_V : 2
		pp_rot_V_addr_7 : 1
		rot_V : 2
	State 13
		r_V_s : 1
		tmp : 2
		tmp_30 : 3
		tiles_V_addr : 4
		tiles_V_load : 5
	State 14
		tmp_30_i : 1
		colours_V_addr : 2
		colours_V_load : 3
	State 15
		up_V : 1
		tmp_36 : 2
		tmp_i_i3 : 2
		pp_tile_V_addr_9 : 3
		tile_V_8 : 4
		pp_rot_V_addr_8 : 3
		rot_V_8 : 4
	State 16
		r_V_2 : 1
		tmp_31 : 1
		tmp_32 : 2
		tiles_V_addr_7 : 3
		tiles_V_load_6 : 4
	State 17
		tmp_i7 : 1
		colours_V_addr_3 : 2
		colours_V_load_2 : 3
	State 18
		agg_result_V_i2 : 1
		tmp2 : 1
	State 19
		tmp_9 : 1
		t : 1
		stg_109 : 2
		tmp_s : 1
		r_V_13 : 2
		tmp3 : 3
		r_V : 3
		tmp_2 : 3
		stg_115 : 4
		pp_tile_V_addr : 1
		stg_118 : 2
		pp_rot_V_addr : 1
		stg_120 : 2
		p_3 : 3
		tmp_4 : 3
		stg_123 : 3
		p_s : 3
		stg_126 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|   sdiv   |       grp_fu_247       |   110   |   130   |
|          |       grp_fu_257       |   110   |   130   |
|----------|------------------------|---------|---------|
|          |       tmp2_fu_356      |    0    |    36   |
|    and   |       tmp3_fu_382      |    0    |    36   |
|          |       r_V_fu_387       |    0    |    36   |
|          |      tmp_4_fu_409      |    0    |    36   |
|----------|------------------------|---------|---------|
|          |      tmp_7_fu_215      |    0    |    6    |
|          |      tmp_i_fu_237      |    0    |    5    |
|   icmp   |     tmp_i_26_fu_271    |    0    |    5    |
|          |      tmp_9_fu_361      |    0    |    5    |
|          |      tmp_2_fu_392      |    0    |    19   |
|----------|------------------------|---------|---------|
|    xor   |      r_V_2_fu_325      |    0    |    2    |
|          |       p_3_fu_403       |    0    |    36   |
|----------|------------------------|---------|---------|
|  select  | agg_result_V_i2_fu_349 |    0    |    36   |
|----------|------------------------|---------|---------|
|          |   op2_assign_4_fu_201  |    0    |    8    |
|    add   |       p_4_fu_221       |    0    |    8    |
|          |      r_V_s_fu_282      |    0    |    2    |
|          |        t_fu_366        |    0    |    8    |
|----------|------------------------|---------|---------|
|    shl   |      r_V_13_fu_376     |    0    |    20   |
|----------|------------------------|---------|---------|
|    sub   |       up_V_fu_306      |    0    |    8    |
|----------|------------------------|---------|---------|
|          |     tmp_cast_fu_197    |    0    |    0    |
|          |   tmp_40_tr_i_fu_243   |    0    |    0    |
|          |     tmp_i_i_fu_277     |    0    |    0    |
|          |      tmp_30_fu_296     |    0    |    0    |
|   zext   |     tmp_30_i_fu_301    |    0    |    0    |
|          |     tmp_i_i3_fu_319    |    0    |    0    |
|          |      tmp_32_fu_339     |    0    |    0    |
|          |      tmp_i7_fu_344     |    0    |    0    |
|          |      tmp_s_fu_372      |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   tmp_cast_25_fu_211   |    0    |    0    |
|   sext   |   tmp_42_tr_i_fu_253   |    0    |    0    |
|          |      tmp_3_fu_398      |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |      r_V_11_fu_263     |    0    |    0    |
|          |      r_V_12_fu_267     |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|       tmp_fu_288       |    0    |    0    |
|          |      tmp_31_fu_331     |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|      tmp_36_fu_311     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |   220   |   572   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| agg_result_V_i2_reg_520|   36   |
| agg_result_V_i_reg_147 |   36   |
|colours_V_addr_3_reg_515|    4   |
| colours_V_addr_reg_485 |    4   |
| colours_V_load_reg_490 |   36   |
|  ntiles_V_load_reg_420 |    8   |
|   op2_assign_reg_161   |    8   |
|       p_4_reg_439      |    8   |
|       p_s_reg_173      |    1   |
|   possible_V_reg_445   |   36   |
| pp_rot_V_addr_7_reg_475|    6   |
| pp_rot_V_addr_8_reg_505|    6   |
|pp_tile_V_addr_8_reg_470|    6   |
|pp_tile_V_addr_9_reg_500|    6   |
|       t_V_reg_425      |    8   |
|        t_reg_533       |    8   |
| tiles_V_addr_7_reg_510 |    8   |
|  tiles_V_addr_reg_480  |    8   |
|      tmp2_reg_525      |   36   |
|     tmp_36_reg_495     |    1   |
|   tmp_40_tr_i_reg_455  |    9   |
|   tmp_42_tr_i_reg_461  |    9   |
|      tmp_7_reg_435     |    1   |
|   tmp_cast_25_reg_430  |    9   |
|    tmp_i_26_reg_466    |    1   |
|      tmp_i_reg_451     |    1   |
+------------------------+--------+
|          Total         |   300  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_57 |  p0  |   5  |   6  |   30   ||    12   |
| grp_access_fu_69 |  p0  |   5  |   6  |   30   ||    12   |
| grp_access_fu_81 |  p0  |   4  |   8  |   32   ||    16   |
| grp_access_fu_93 |  p0  |   4  |   4  |   16   ||    8    |
|    grp_fu_247    |  p0  |   2  |   8  |   16   ||    8    |
|    grp_fu_247    |  p1  |   2  |   8  |   16   ||    8    |
|    grp_fu_257    |  p0  |   2  |   8  |   16   ||    8    |
|    grp_fu_257    |  p1  |   2  |   8  |   16   ||    8    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   172  ||  19.301 ||    80   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   220  |   572  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   19   |    -   |   80   |
|  Register |    -   |   300  |    -   |
+-----------+--------+--------+--------+
|   Total   |   19   |   520  |   652  |
+-----------+--------+--------+--------+
