v 20040111 1
L 300 800 900 800 3 0 0 0 -1 -1
L 300 100 900 100 3 0 0 0 -1 -1
L 300 100 300 800 3 0 0 0 -1 -1
P 900 600 1200 600 1 0 1
{
T 900 600 5 8 0 0 0 0 1
pinnumber=Q
T 900 600 5 8 0 0 0 0 1
pinseq=1
T 900 600 5 8 0 0 0 0 1
pintype=OUT
}
P 300 300 0 300 1 0 1
{
T 300 300 5 8 0 0 0 0 1
pinnumber=CP
T 300 300 5 8 0 0 0 0 1
pinseq=2
T 300 300 5 8 0 0 0 0 1
pintype=IN
}
P 300 600 0 600 1 0 1
{
T 300 400 5 8 0 0 0 0 1
pinnumber=D
T 300 400 5 8 0 0 0 0 1
pinseq=3
T 300 400 5 8 0 0 0 0 1
pintype=IN
}
T 400 -100 5 10 1 1 0 2 1
refdes=U?
T 400 100 5 8 0 0 0 0 1
device=and2
T 400 200 5 8 0 0 0 0 1
VERILOG_PORTS=POSITIONAL
L 900 800 900 100 3 0 0 0 -1 -1
P 1200 300 900 300 1 0 0
{
T 100 0 5 10 0 1 0 0 1
pinnumber=QN
T 100 0 5 10 0 1 0 0 1
pintype=OUT
T 100 0 5 10 0 1 0 0 1
pinseq=3
}
L 300 200 400 300 3 0 0 0 -1 -1
L 400 300 300 400 3 0 0 0 -1 -1
V 600 837 37 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 596 62 37 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 603 882 2 882 1 0 1
{
T 301 683 5 8 0 0 0 0 1
pinnumber=SD
T 301 683 5 8 0 0 0 0 1
pinseq=3
T 301 683 5 8 0 0 0 0 1
pintype=IN
}
P 601 15 0 15 1 0 1
{
T 299 -184 5 8 0 0 0 0 1
pinnumber=CD
T 299 -184 5 8 0 0 0 0 1
pinseq=3
T 299 -184 5 8 0 0 0 0 1
pintype=IN
}
