{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1722325703353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1722325703353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 30 15:48:23 2024 " "Processing started: Tue Jul 30 15:48:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1722325703353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1722325703353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV_CPU -c RISCV_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV_CPU -c RISCV_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1722325703354 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1722325704084 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer.v(89) " "Verilog HDL information at timer.v(89): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/perips/timer.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/timer.v" 89 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1722325704208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMER_CTRL timer_ctrl timer.v(17) " "Verilog HDL Declaration information at timer.v(17): object \"TIMER_CTRL\" differs only in case from object \"timer_ctrl\" in the same scope" {  } { { "../rtl/perips/timer.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/timer.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1722325704209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMER_COUNT timer_count timer.v(17) " "Verilog HDL Declaration information at timer.v(17): object \"TIMER_COUNT\" differs only in case from object \"timer_count\" in the same scope" {  } { { "../rtl/perips/timer.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/timer.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1722325704210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMER_EVALUE timer_evalue timer.v(17) " "Verilog HDL Declaration information at timer.v(17): object \"TIMER_EVALUE\" differs only in case from object \"timer_evalue\" in the same scope" {  } { { "../rtl/perips/timer.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/timer.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1722325704210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/perips/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/perips/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../rtl/perips/timer.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/timer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/csr_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/csr_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr_control " "Found entity 1: csr_control" {  } { { "../rtl/cpu/csr_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/csr_control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/csr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr " "Found entity 1: csr" {  } { { "../rtl/cpu/csr.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/csr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704223 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "csr_mstatus CSR_MSTATUS clint.v(24) " "Verilog HDL Declaration information at clint.v(24): object \"csr_mstatus\" differs only in case from object \"CSR_MSTATUS\" in the same scope" {  } { { "../rtl/cpu/clint.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/clint.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1722325704227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "csr_mepc CSR_MEPC clint.v(23) " "Verilog HDL Declaration information at clint.v(23): object \"csr_mepc\" differs only in case from object \"CSR_MEPC\" in the same scope" {  } { { "../rtl/cpu/clint.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/clint.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1722325704227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/clint.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/clint.v" { { "Info" "ISGN_ENTITY_NAME" "1 clint " "Found entity 1: clint" {  } { { "../rtl/cpu/clint.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/clint.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/top/risc_v_soc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/top/risc_v_soc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_SOC_TOP " "Found entity 1: RISC_V_SOC_TOP" {  } { { "../rtl/top/RISC_V_SOC_TOP.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/top/RISC_V_SOC_TOP.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/bus/bus.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/bus/bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "../rtl/bus/bus.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/bus/bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704234 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UART_CTRL uart_ctrl uart.v(19) " "Verilog HDL Declaration information at uart.v(19): object \"UART_CTRL\" differs only in case from object \"uart_ctrl\" in the same scope" {  } { { "../rtl/perips/uart.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/uart.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1722325704237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UART_TX_DATA_BUF uart_tx_data_buf uart.v(19) " "Verilog HDL Declaration information at uart.v(19): object \"UART_TX_DATA_BUF\" differs only in case from object \"uart_tx_data_buf\" in the same scope" {  } { { "../rtl/perips/uart.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/uart.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1722325704237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UART_RX_DATA_BUF uart_rx_data_buf uart.v(19) " "Verilog HDL Declaration information at uart.v(19): object \"UART_RX_DATA_BUF\" differs only in case from object \"uart_rx_data_buf\" in the same scope" {  } { { "../rtl/perips/uart.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/uart.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1722325704237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/perips/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/perips/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../rtl/perips/uart.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/uart.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704239 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GPIO_CTRL gpio_ctrl gpio.v(17) " "Verilog HDL Declaration information at gpio.v(17): object \"GPIO_CTRL\" differs only in case from object \"gpio_ctrl\" in the same scope" {  } { { "../rtl/perips/gpio.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/gpio.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1722325704243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GPIO_DATA gpio_data gpio.v(17) " "Verilog HDL Declaration information at gpio.v(17): object \"GPIO_DATA\" differs only in case from object \"gpio_data\" in the same scope" {  } { { "../rtl/perips/gpio.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/gpio.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1722325704243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/perips/gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/perips/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "../rtl/perips/gpio.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/gpio.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV_CPU " "Found entity 1: RISCV_CPU" {  } { { "../rtl/cpu/RISCV_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/malu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/malu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MALU " "Found entity 1: MALU" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704262 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DALU.v(26) " "Verilog HDL information at DALU.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/cpu/DALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/DALU.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1722325704275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/dalu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/dalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DALU " "Found entity 1: DALU" {  } { { "../rtl/cpu/DALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/DALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../rtl/cpu/mux3.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/pcim_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/pcim_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcIm_control " "Found entity 1: pcIm_control" {  } { { "../rtl/cpu/pcIm_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/cmp_op.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/cmp_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmp_op " "Found entity 1: cmp_op" {  } { { "../rtl/cpu/cmp_op.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/cmp_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/branch_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/branch_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_control " "Found entity 1: branch_control" {  } { { "../rtl/cpu/branch_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/controlmux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/controlmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlMUX " "Found entity 1: controlMUX" {  } { { "../rtl/cpu/controlMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../rtl/cpu/adder.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/hazard_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/hazard_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection " "Found entity 1: hazard_detection" {  } { { "../rtl/cpu/hazard_detection.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/forwardingmux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/forwardingmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwardingMUX " "Found entity 1: forwardingMUX" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "../rtl/cpu/forwarding_unit.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "../rtl/cpu/MEM_WB.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../rtl/cpu/data_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "../rtl/cpu/EX_MEM.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../rtl/cpu/ALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_control " "Found entity 1: ALU_control" {  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704395 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../rtl/cpu/mux.v " "Entity \"mux\" obtained from \"../rtl/cpu/mux.v\" instead of from Quartus II megafunction library" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1722325704403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "../rtl/cpu/SignExtend.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift " "Found entity 1: Shift" {  } { { "../rtl/cpu/Shift.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/Shift.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../rtl/cpu/control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/rigister.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/rigister.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../rtl/cpu/Rigister.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../rtl/cpu/pc.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "../rtl/cpu/instruction_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325704483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/cpu_define.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/cpu_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325704485 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hold_flag RISCV_CPU.v(180) " "Verilog HDL Implicit Net warning at RISCV_CPU.v(180): created implicit net for \"hold_flag\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 180 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722325704485 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "address RISCV_CPU.v(385) " "Verilog HDL Implicit Net warning at RISCV_CPU.v(385): created implicit net for \"address\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 385 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722325704486 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_V_SOC_TOP " "Elaborating entity \"RISC_V_SOC_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1722325704627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISCV_CPU RISCV_CPU:RISCV_CPU " "Elaborating entity \"RISCV_CPU\" for hierarchy \"RISCV_CPU:RISCV_CPU\"" {  } { { "../rtl/top/RISC_V_SOC_TOP.v" "RISCV_CPU" { Text "C:/Users/user/side project/RISV-V CPU/rtl/top/RISC_V_SOC_TOP.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325704674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux RISCV_CPU:RISCV_CPU\|mux:pc_MUX " "Elaborating entity \"mux\" for hierarchy \"RISCV_CPU:RISCV_CPU\|mux:pc_MUX\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "pc_MUX" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325704718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc RISCV_CPU:RISCV_CPU\|pc:pc " "Elaborating entity \"pc\" for hierarchy \"RISCV_CPU:RISCV_CPU\|pc:pc\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "pc" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325704737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder RISCV_CPU:RISCV_CPU\|adder:add_PC " "Elaborating entity \"adder\" for hierarchy \"RISCV_CPU:RISCV_CPU\|adder:add_PC\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "add_PC" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325704747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory RISCV_CPU:RISCV_CPU\|instruction_memory:instruction_memory " "Elaborating entity \"instruction_memory\" for hierarchy \"RISCV_CPU:RISCV_CPU\|instruction_memory:instruction_memory\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "instruction_memory" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325704763 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "498 0 63 instruction_memory.v(27) " "Verilog HDL warning at instruction_memory.v(27): number of words (498) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "../rtl/cpu/instruction_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v" 27 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1722325704764 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_memory.data_a 0 instruction_memory.v(23) " "Net \"instr_memory.data_a\" at instruction_memory.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/cpu/instruction_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1722325704775 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_memory.waddr_a 0 instruction_memory.v(23) " "Net \"instr_memory.waddr_a\" at instruction_memory.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/cpu/instruction_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1722325704775 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_memory.we_a 0 instruction_memory.v(23) " "Net \"instr_memory.we_a\" at instruction_memory.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/cpu/instruction_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1722325704775 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|instruction_memory:instruction_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcIm_control RISCV_CPU:RISCV_CPU\|pcIm_control:pcIm_control " "Elaborating entity \"pcIm_control\" for hierarchy \"RISCV_CPU:RISCV_CPU\|pcIm_control:pcIm_control\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "pcIm_control" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325704789 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pcIm_control.v(10) " "Verilog HDL Case Statement warning at pcIm_control.v(10): incomplete case statement has no default case item" {  } { { "../rtl/cpu/pcIm_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1722325704805 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|pcIm_control:pcIm_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_type pcIm_control.v(10) " "Verilog HDL Always Construct warning at pcIm_control.v(10): inferring latch(es) for variable \"pc_type\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cpu/pcIm_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722325704805 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|pcIm_control:pcIm_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_type\[0\] pcIm_control.v(10) " "Inferred latch for \"pc_type\[0\]\" at pcIm_control.v(10)" {  } { { "../rtl/cpu/pcIm_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704805 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|pcIm_control:pcIm_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_type\[1\] pcIm_control.v(10) " "Inferred latch for \"pc_type\[1\]\" at pcIm_control.v(10)" {  } { { "../rtl/cpu/pcIm_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704805 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|pcIm_control:pcIm_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 RISCV_CPU:RISCV_CPU\|mux3:pcIm_MUX " "Elaborating entity \"mux3\" for hierarchy \"RISCV_CPU:RISCV_CPU\|mux3:pcIm_MUX\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "pcIm_MUX" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325704807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID " "Elaborating entity \"IF_ID\" for hierarchy \"RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "IF_ID" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325704822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control RISCV_CPU:RISCV_CPU\|control:Control " "Elaborating entity \"control\" for hierarchy \"RISCV_CPU:RISCV_CPU\|control:Control\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "Control" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325704838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlMUX RISCV_CPU:RISCV_CPU\|controlMUX:ControlMUX " "Elaborating entity \"controlMUX\" for hierarchy \"RISCV_CPU:RISCV_CPU\|controlMUX:ControlMUX\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "ControlMUX" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325704848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RISCV_CPU:RISCV_CPU\|Register:Register_file " "Elaborating entity \"Register\" for hierarchy \"RISCV_CPU:RISCV_CPU\|Register:Register_file\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "Register_file" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325704863 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Rigister.v(34) " "Verilog HDL Always Construct warning at Rigister.v(34): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cpu/Rigister.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722325704881 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|Register:Register_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend RISCV_CPU:RISCV_CPU\|SignExtend:SignExtend " "Elaborating entity \"SignExtend\" for hierarchy \"RISCV_CPU:RISCV_CPU\|SignExtend:SignExtend\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "SignExtend" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325704883 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 SignExtend.v(28) " "Verilog HDL assignment warning at SignExtend.v(28): truncated value with size 40 to match size of target (32)" {  } { { "../rtl/cpu/SignExtend.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722325704896 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|SignExtend:SignExtend"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX " "Elaborating entity \"ID_EX\" for hierarchy \"RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "ID_EX" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325704898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection RISCV_CPU:RISCV_CPU\|hazard_detection:hazard_detection " "Elaborating entity \"hazard_detection\" for hierarchy \"RISCV_CPU:RISCV_CPU\|hazard_detection:hazard_detection\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "hazard_detection" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325704914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit RISCV_CPU:RISCV_CPU\|forwarding_unit:ForwardingUnit " "Elaborating entity \"forwarding_unit\" for hierarchy \"RISCV_CPU:RISCV_CPU\|forwarding_unit:ForwardingUnit\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "ForwardingUnit" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325704927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardingMUX RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1 " "Elaborating entity \"forwardingMUX\" for hierarchy \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "ForwardToData1" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325704940 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "forwardingMUX.v(13) " "Verilog HDL Case Statement warning at forwardingMUX.v(13): incomplete case statement has no default case item" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1722325704953 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_o forwardingMUX.v(13) " "Verilog HDL Always Construct warning at forwardingMUX.v(13): inferring latch(es) for variable \"data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722325704953 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[0\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[0\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704953 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[1\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[1\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704953 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[2\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[2\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704953 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[3\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[3\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704953 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[4\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[4\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704953 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[5\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[5\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704953 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[6\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[6\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704953 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[7\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[7\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704953 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[8\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[8\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704953 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[9\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[9\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704953 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[10\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[10\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704953 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[11\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[11\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704954 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[12\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[12\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704954 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[13\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[13\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704954 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[14\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[14\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704954 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[15\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[15\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704954 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[16\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[16\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704954 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[17\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[17\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704954 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[18\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[18\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704954 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[19\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[19\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704954 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[20\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[20\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704954 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[21\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[21\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704954 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[22\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[22\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704954 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[23\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[23\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704954 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[24\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[24\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704954 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[25\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[25\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704954 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[26\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[26\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704954 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[27\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[27\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704954 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[28\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[28\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704954 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[29\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[29\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704954 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[30\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[30\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704954 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[31\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[31\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704954 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_control RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control " "Elaborating entity \"ALU_control\" for hierarchy \"RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "ALU_control" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325704959 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_control.v(25) " "Verilog HDL Case Statement warning at ALU_control.v(25): incomplete case statement has no default case item" {  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1722325704960 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|ALU_control:ALU_control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_control.v(37) " "Verilog HDL Case Statement warning at ALU_control.v(37): incomplete case statement has no default case item" {  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 37 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1722325704960 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|ALU_control:ALU_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_Ctrl_o ALU_control.v(15) " "Verilog HDL Always Construct warning at ALU_control.v(15): inferring latch(es) for variable \"ALU_Ctrl_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722325704960 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|ALU_control:ALU_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Ctrl_o\[0\] ALU_control.v(15) " "Inferred latch for \"ALU_Ctrl_o\[0\]\" at ALU_control.v(15)" {  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704961 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|ALU_control:ALU_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Ctrl_o\[1\] ALU_control.v(15) " "Inferred latch for \"ALU_Ctrl_o\[1\]\" at ALU_control.v(15)" {  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704961 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|ALU_control:ALU_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Ctrl_o\[2\] ALU_control.v(15) " "Inferred latch for \"ALU_Ctrl_o\[2\]\" at ALU_control.v(15)" {  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704961 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|ALU_control:ALU_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Ctrl_o\[3\] ALU_control.v(15) " "Inferred latch for \"ALU_Ctrl_o\[3\]\" at ALU_control.v(15)" {  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704961 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|ALU_control:ALU_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU RISCV_CPU:RISCV_CPU\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"RISCV_CPU:RISCV_CPU\|ALU:ALU\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "ALU" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325704971 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(17) " "Verilog HDL assignment warning at ALU.v(17): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu/ALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722325704972 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MALU RISCV_CPU:RISCV_CPU\|MALU:MALU " "Elaborating entity \"MALU\" for hierarchy \"RISCV_CPU:RISCV_CPU\|MALU:MALU\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "MALU" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325704985 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MALU.v(29) " "Verilog HDL Case Statement warning at MALU.v(29): incomplete case statement has no default case item" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1722325704987 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_data0 MALU.v(29) " "Verilog HDL Always Construct warning at MALU.v(29): inferring latch(es) for variable \"unsigned_data0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722325704988 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_data1 MALU.v(29) " "Verilog HDL Always Construct warning at MALU.v(29): inferring latch(es) for variable \"unsigned_data1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722325704988 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_o MALU.v(29) " "Verilog HDL Always Construct warning at MALU.v(29): inferring latch(es) for variable \"data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722325704988 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "negative_product MALU.v(29) " "Verilog HDL Always Construct warning at MALU.v(29): inferring latch(es) for variable \"negative_product\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722325704988 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[0\] MALU.v(29) " "Inferred latch for \"data_o\[0\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704992 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[1\] MALU.v(29) " "Inferred latch for \"data_o\[1\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704992 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[2\] MALU.v(29) " "Inferred latch for \"data_o\[2\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704992 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[3\] MALU.v(29) " "Inferred latch for \"data_o\[3\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704992 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[4\] MALU.v(29) " "Inferred latch for \"data_o\[4\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704992 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[5\] MALU.v(29) " "Inferred latch for \"data_o\[5\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704992 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[6\] MALU.v(29) " "Inferred latch for \"data_o\[6\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704992 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[7\] MALU.v(29) " "Inferred latch for \"data_o\[7\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704992 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[8\] MALU.v(29) " "Inferred latch for \"data_o\[8\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704992 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[9\] MALU.v(29) " "Inferred latch for \"data_o\[9\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704992 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[10\] MALU.v(29) " "Inferred latch for \"data_o\[10\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704992 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[11\] MALU.v(29) " "Inferred latch for \"data_o\[11\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704992 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[12\] MALU.v(29) " "Inferred latch for \"data_o\[12\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704992 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[13\] MALU.v(29) " "Inferred latch for \"data_o\[13\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704992 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[14\] MALU.v(29) " "Inferred latch for \"data_o\[14\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704993 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[15\] MALU.v(29) " "Inferred latch for \"data_o\[15\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704993 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[16\] MALU.v(29) " "Inferred latch for \"data_o\[16\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704993 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[17\] MALU.v(29) " "Inferred latch for \"data_o\[17\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704993 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[18\] MALU.v(29) " "Inferred latch for \"data_o\[18\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704993 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[19\] MALU.v(29) " "Inferred latch for \"data_o\[19\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704993 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[20\] MALU.v(29) " "Inferred latch for \"data_o\[20\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704993 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[21\] MALU.v(29) " "Inferred latch for \"data_o\[21\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704993 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[22\] MALU.v(29) " "Inferred latch for \"data_o\[22\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704993 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[23\] MALU.v(29) " "Inferred latch for \"data_o\[23\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704993 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[24\] MALU.v(29) " "Inferred latch for \"data_o\[24\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704993 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[25\] MALU.v(29) " "Inferred latch for \"data_o\[25\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704993 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[26\] MALU.v(29) " "Inferred latch for \"data_o\[26\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704993 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[27\] MALU.v(29) " "Inferred latch for \"data_o\[27\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704993 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[28\] MALU.v(29) " "Inferred latch for \"data_o\[28\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704993 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[29\] MALU.v(29) " "Inferred latch for \"data_o\[29\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704993 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[30\] MALU.v(29) " "Inferred latch for \"data_o\[30\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704993 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[31\] MALU.v(29) " "Inferred latch for \"data_o\[31\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704994 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[0\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[0\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704994 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[1\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[1\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704994 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[2\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[2\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704994 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[3\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[3\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704994 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[4\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[4\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704994 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[5\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[5\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704994 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[6\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[6\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704994 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[7\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[7\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704994 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[8\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[8\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704994 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[9\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[9\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704994 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[10\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[10\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704994 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[11\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[11\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704994 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[12\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[12\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704994 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[13\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[13\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704994 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[14\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[14\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704995 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[15\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[15\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704995 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[16\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[16\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704995 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[17\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[17\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704995 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[18\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[18\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704995 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[19\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[19\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704995 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[20\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[20\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704995 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[21\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[21\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704995 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[22\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[22\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704995 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[23\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[23\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704995 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[24\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[24\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704995 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[25\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[25\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704995 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[26\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[26\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704995 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[27\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[27\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704995 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[28\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[28\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704995 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[29\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[29\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704996 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[30\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[30\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704996 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[31\] MALU.v(29) " "Inferred latch for \"unsigned_data1\[31\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704996 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[0\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[0\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704996 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[1\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[1\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704996 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[2\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[2\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704996 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[3\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[3\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704996 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[4\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[4\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704996 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[5\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[5\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704996 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[6\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[6\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704996 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[7\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[7\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704996 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[8\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[8\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704996 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[9\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[9\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704996 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[10\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[10\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704996 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[11\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[11\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704996 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[12\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[12\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704997 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[13\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[13\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704997 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[14\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[14\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704997 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[15\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[15\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704997 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[16\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[16\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704997 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[17\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[17\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704997 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[18\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[18\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704997 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[19\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[19\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704997 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[20\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[20\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704997 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[21\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[21\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704997 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[22\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[22\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704997 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[23\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[23\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704997 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[24\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[24\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704997 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[25\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[25\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704997 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[26\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[26\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704998 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[27\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[27\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704998 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[28\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[28\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704998 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[29\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[29\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704998 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[30\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[30\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704998 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[31\] MALU.v(29) " "Inferred latch for \"unsigned_data0\[31\]\" at MALU.v(29)" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1722325704998 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|MALU:MALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DALU RISCV_CPU:RISCV_CPU\|DALU:DALU " "Elaborating entity \"DALU\" for hierarchy \"RISCV_CPU:RISCV_CPU\|DALU:DALU\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "DALU" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325705016 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DALU.v(124) " "Verilog HDL assignment warning at DALU.v(124): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/cpu/DALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/DALU.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722325705018 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|DALU:DALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_control RISCV_CPU:RISCV_CPU\|csr_control:csr_control " "Elaborating entity \"csr_control\" for hierarchy \"RISCV_CPU:RISCV_CPU\|csr_control:csr_control\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "csr_control" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325705042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr RISCV_CPU:RISCV_CPU\|csr:csr " "Elaborating entity \"csr\" for hierarchy \"RISCV_CPU:RISCV_CPU\|csr:csr\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "csr" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325705055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clint RISCV_CPU:RISCV_CPU\|clint:clint " "Elaborating entity \"clint\" for hierarchy \"RISCV_CPU:RISCV_CPU\|clint:clint\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "clint" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325705087 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "clint.v(195) " "Verilog HDL Case Statement information at clint.v(195): all case item expressions in this case statement are onehot" {  } { { "../rtl/cpu/clint.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/clint.v" 195 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1722325705090 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|clint:clint"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "clint.v(245) " "Verilog HDL Case Statement information at clint.v(245): all case item expressions in this case statement are onehot" {  } { { "../rtl/cpu/clint.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/clint.v" 245 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1722325705090 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|clint:clint"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM RISCV_CPU:RISCV_CPU\|EX_MEM:EX_MEM " "Elaborating entity \"EX_MEM\" for hierarchy \"RISCV_CPU:RISCV_CPU\|EX_MEM:EX_MEM\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "EX_MEM" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325705118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_control RISCV_CPU:RISCV_CPU\|branch_control:branch_control " "Elaborating entity \"branch_control\" for hierarchy \"RISCV_CPU:RISCV_CPU\|branch_control:branch_control\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "branch_control" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325705135 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_control.v(15) " "Verilog HDL assignment warning at branch_control.v(15): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu/branch_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722325705148 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|branch_control:branch_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_control.v(19) " "Verilog HDL assignment warning at branch_control.v(19): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu/branch_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722325705149 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|branch_control:branch_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_control.v(23) " "Verilog HDL assignment warning at branch_control.v(23): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu/branch_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722325705149 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|branch_control:branch_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_control.v(27) " "Verilog HDL assignment warning at branch_control.v(27): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu/branch_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722325705149 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|branch_control:branch_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_control.v(31) " "Verilog HDL assignment warning at branch_control.v(31): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu/branch_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722325705149 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|branch_control:branch_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_control.v(35) " "Verilog HDL assignment warning at branch_control.v(35): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu/branch_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722325705149 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|branch_control:branch_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory RISCV_CPU:RISCV_CPU\|data_memory:data_memory " "Elaborating entity \"data_memory\" for hierarchy \"RISCV_CPU:RISCV_CPU\|data_memory:data_memory\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "data_memory" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325705150 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out_0 data_memory.v(34) " "Verilog HDL or VHDL warning at data_memory.v(34): object \"data_out_0\" assigned a value but never read" {  } { { "../rtl/cpu/data_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1722325705152 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|data_memory:data_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out_1 data_memory.v(35) " "Verilog HDL or VHDL warning at data_memory.v(35): object \"data_out_1\" assigned a value but never read" {  } { { "../rtl/cpu/data_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1722325705152 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|data_memory:data_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out_2 data_memory.v(36) " "Verilog HDL or VHDL warning at data_memory.v(36): object \"data_out_2\" assigned a value but never read" {  } { { "../rtl/cpu/data_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1722325705152 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|data_memory:data_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out_3 data_memory.v(37) " "Verilog HDL or VHDL warning at data_memory.v(37): object \"data_out_3\" assigned a value but never read" {  } { { "../rtl/cpu/data_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1722325705152 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|data_memory:data_memory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i data_memory.v(87) " "Verilog HDL Always Construct warning at data_memory.v(87): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cpu/data_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1722325705167 "|RISC_V_SOC_TOP|RISCV_CPU:RISCV_CPU|data_memory:data_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB RISCV_CPU:RISCV_CPU\|MEM_WB:MEM_WB " "Elaborating entity \"MEM_WB\" for hierarchy \"RISCV_CPU:RISCV_CPU\|MEM_WB:MEM_WB\"" {  } { { "../rtl/cpu/RISCV_CPU.v" "MEM_WB" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325705304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus bus:bus " "Elaborating entity \"bus\" for hierarchy \"bus:bus\"" {  } { { "../rtl/top/RISC_V_SOC_TOP.v" "bus" { Text "C:/Users/user/side project/RISV-V CPU/rtl/top/RISC_V_SOC_TOP.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325705323 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.v(54) " "Verilog HDL Case Statement information at bus.v(54): all case item expressions in this case statement are onehot" {  } { { "../rtl/bus/bus.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/bus/bus.v" 54 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1722325705338 "|RISC_V_SOC_TOP|bus:bus"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.v(85) " "Verilog HDL Case Statement information at bus.v(85): all case item expressions in this case statement are onehot" {  } { { "../rtl/bus/bus.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/bus/bus.v" 85 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1722325705338 "|RISC_V_SOC_TOP|bus:bus"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.v(108) " "Verilog HDL Case Statement information at bus.v(108): all case item expressions in this case statement are onehot" {  } { { "../rtl/bus/bus.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/bus/bus.v" 108 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1722325705338 "|RISC_V_SOC_TOP|bus:bus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart " "Elaborating entity \"uart\" for hierarchy \"uart:uart\"" {  } { { "../rtl/top/RISC_V_SOC_TOP.v" "uart" { Text "C:/Users/user/side project/RISV-V CPU/rtl/top/RISC_V_SOC_TOP.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325705341 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart.v(143) " "Verilog HDL assignment warning at uart.v(143): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/perips/uart.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/uart.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722325705343 "|RISC_V_SOC_TOP|uart:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart.v(186) " "Verilog HDL assignment warning at uart.v(186): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/perips/uart.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/uart.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722325705343 "|RISC_V_SOC_TOP|uart:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart.v(246) " "Verilog HDL assignment warning at uart.v(246): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/perips/uart.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/uart.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1722325705344 "|RISC_V_SOC_TOP|uart:uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio gpio:gpio " "Elaborating entity \"gpio\" for hierarchy \"gpio:gpio\"" {  } { { "../rtl/top/RISC_V_SOC_TOP.v" "gpio" { Text "C:/Users/user/side project/RISV-V CPU/rtl/top/RISC_V_SOC_TOP.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325705367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer " "Elaborating entity \"timer\" for hierarchy \"timer:timer\"" {  } { { "../rtl/top/RISC_V_SOC_TOP.v" "timer" { Text "C:/Users/user/side project/RISV-V CPU/rtl/top/RISC_V_SOC_TOP.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325705381 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISCV_CPU:RISCV_CPU\|address " "Net \"RISCV_CPU:RISCV_CPU\|address\" is missing source, defaulting to GND" {  } { { "../rtl/cpu/RISCV_CPU.v" "address" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 385 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1722325705669 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1722325705669 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[31\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[31\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[30\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[30\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[29\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[29\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[28\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[28\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[27\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[27\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[26\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[26\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[25\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[25\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[24\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[24\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[23\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[23\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[22\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[22\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[21\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[21\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[20\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[20\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[19\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[19\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[18\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[18\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[17\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[17\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[16\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[16\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[15\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[15\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[14\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[14\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[13\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[13\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[12\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[12\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[11\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[11\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[10\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[10\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[9\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[9\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[8\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[8\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[7\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[7\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[6\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[6\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[5\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[5\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[4\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[4\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[3\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[3\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[2\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[2\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[1\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[1\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[0\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData2\|data_o\[0\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[31\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[31\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[30\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[30\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[29\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[29\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[28\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[28\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[27\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[27\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[26\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[26\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[25\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[25\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[24\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[24\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[23\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[23\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[22\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[22\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[21\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[21\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[20\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[20\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[19\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[19\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[18\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[18\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[17\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[17\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[16\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[16\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[15\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[15\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[14\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[14\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[13\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[13\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[12\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[12\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[11\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[11\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[10\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[10\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[9\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[9\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[8\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[8\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[7\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[7\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[6\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[6\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[5\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[5\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[4\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[4\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[3\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[3\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[2\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[2\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[1\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[1\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[0\] " "LATCH primitive \"RISCV_CPU:RISCV_CPU\|forwardingMUX:ForwardToData1\|data_o\[0\]\" is permanently enabled" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1722325709080 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "RISCV_CPU:RISCV_CPU\|MALU:MALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"RISCV_CPU:RISCV_CPU\|MALU:MALU\|Mult0\"" {  } { { "../rtl/cpu/MALU.v" "Mult0" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722325713366 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1722325713366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RISCV_CPU:RISCV_CPU\|MALU:MALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"RISCV_CPU:RISCV_CPU\|MALU:MALU\|lpm_mult:Mult0\"" {  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722325713786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RISCV_CPU:RISCV_CPU\|MALU:MALU\|lpm_mult:Mult0 " "Instantiated megafunction \"RISCV_CPU:RISCV_CPU\|MALU:MALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325713788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325713788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325713788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325713788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325713788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325713788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325713788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325713788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722325713788 ""}  } { { "../rtl/cpu/MALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MALU.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1722325713788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/user/side project/RISV-V CPU/quartus_prj/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722325713860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722325713860 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1722325714876 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1722325714924 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1722325714924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[1\] " "Latch RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[2\] " "Ports D and ENA on the latch are fed by the same signal RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[2\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722325715017 ""}  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722325715017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[2\] " "Latch RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[2\] " "Ports D and ENA on the latch are fed by the same signal RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[2\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722325715017 ""}  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722325715017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[0\] " "Latch RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[2\] " "Ports D and ENA on the latch are fed by the same signal RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[2\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722325715017 ""}  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722325715017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[3\] " "Latch RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[2\] " "Ports D and ENA on the latch are fed by the same signal RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[2\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722325715017 ""}  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722325715017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV_CPU:RISCV_CPU\|pcIm_control:pcIm_control\|pc_type\[0\] " "Latch RISCV_CPU:RISCV_CPU\|pcIm_control:pcIm_control\|pc_type\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\]" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722325715017 ""}  } { { "../rtl/cpu/pcIm_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722325715017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV_CPU:RISCV_CPU\|pcIm_control:pcIm_control\|pc_type\[1\] " "Latch RISCV_CPU:RISCV_CPU\|pcIm_control:pcIm_control\|pc_type\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\]" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1722325715018 ""}  } { { "../rtl/cpu/pcIm_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1722325715018 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/perips/uart.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/perips/uart.v" 9 -1 0 } } { "../rtl/cpu/RISCV_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 54 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1722325715038 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1722325715038 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1722325718766 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "226 " "226 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1722325725296 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/side project/RISV-V CPU/quartus_prj/output_files/RISCV_CPU.map.smsg " "Generated suppressed messages file C:/Users/user/side project/RISV-V CPU/quartus_prj/output_files/RISCV_CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1722325725533 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1722325725986 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722325725986 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uart_rx " "No output dependent on input pin \"uart_rx\"" {  } { { "../rtl/top/RISC_V_SOC_TOP.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/top/RISC_V_SOC_TOP.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722325726555 "|RISC_V_SOC_TOP|uart_rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1722325726555 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8319 " "Implemented 8319 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1722325726557 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1722325726557 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8303 " "Implemented 8303 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1722325726557 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1722325726557 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1722325726557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1722325726593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 30 15:48:46 2024 " "Processing ended: Tue Jul 30 15:48:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1722325726593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1722325726593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1722325726593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1722325726593 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1722325727742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1722325727743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 30 15:48:47 2024 " "Processing started: Tue Jul 30 15:48:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1722325727743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1722325727743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISCV_CPU -c RISCV_CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISCV_CPU -c RISCV_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1722325727743 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1722325727899 ""}
{ "Info" "0" "" "Project  = RISCV_CPU" {  } {  } 0 0 "Project  = RISCV_CPU" 0 0 "Fitter" 0 0 1722325727902 ""}
{ "Info" "0" "" "Revision = RISCV_CPU" {  } {  } 0 0 "Revision = RISCV_CPU" 0 0 "Fitter" 0 0 1722325727903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1722325728070 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RISCV_CPU EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"RISCV_CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1722325728119 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1722325728150 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1722325728154 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1722325728154 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1722325728549 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1722325728906 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1722325728906 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1722325728906 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1722325728906 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 11711 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1722325728926 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 11713 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1722325728926 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 11715 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1722325728926 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 11717 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1722325728926 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 11719 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1722325728926 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1722325728926 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1722325728930 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 8 " "No exact pin location assignment(s) for 1 pins of 8 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sys_reset " "Pin sys_reset not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { sys_reset } } } { "../rtl/top/RISC_V_SOC_TOP.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/top/RISC_V_SOC_TOP.v" 6 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1722325729381 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1722325729381 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "102 " "TimeQuest Timing Analyzer is analyzing 102 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1722325730180 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISCV_CPU.sdc " "Synopsys Design Constraints File file not found: 'RISCV_CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1722325730186 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1722325730188 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1722325730248 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1722325730249 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1722325730250 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1722325730519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[14\] " "Destination node RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[14\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 74 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|ID_EX:ID_EX|instr_o[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 2020 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[12\] " "Destination node RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[12\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 74 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|ID_EX:ID_EX|instr_o[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 2022 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[13\] " "Destination node RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[13\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 74 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|ID_EX:ID_EX|instr_o[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 2021 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[1\] " "Destination node RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[1\]" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 18 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|IF_ID:IF_ID|instr_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 3288 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[30\] " "Destination node RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[30\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 74 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|ID_EX:ID_EX|instr_o[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 2014 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[28\] " "Destination node RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[28\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 74 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|ID_EX:ID_EX|instr_o[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 2016 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[29\] " "Destination node RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[29\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 74 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|ID_EX:ID_EX|instr_o[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 2015 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[31\] " "Destination node RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[31\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 74 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|ID_EX:ID_EX|instr_o[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 2013 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[27\] " "Destination node RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[27\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 74 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|ID_EX:ID_EX|instr_o[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 2017 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[26\] " "Destination node RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|instr_o\[26\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 74 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|ID_EX:ID_EX|instr_o[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 2018 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730519 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1722325730519 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1722325730519 ""}  } { { "../rtl/top/RISC_V_SOC_TOP.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/top/RISC_V_SOC_TOP.v" 5 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 11707 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722325730519 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[14\]~215  " "Automatically promoted node RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[14\]~215 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1722325730520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[17\]~217 " "Destination node RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[17\]~217" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|mux:ALU_mux|data_o[17]~217 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 5118 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[18\]~284 " "Destination node RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[18\]~284" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|mux:ALU_mux|data_o[18]~284 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 5233 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[19\]~294 " "Destination node RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[19\]~294" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|mux:ALU_mux|data_o[19]~294 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 5243 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[20\]~303 " "Destination node RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[20\]~303" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|mux:ALU_mux|data_o[20]~303 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 5252 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[21\]~313 " "Destination node RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[21\]~313" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|mux:ALU_mux|data_o[21]~313 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 5263 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[23\]~322 " "Destination node RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[23\]~322" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|mux:ALU_mux|data_o[23]~322 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 5273 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730520 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[22\]~331 " "Destination node RISCV_CPU:RISCV_CPU\|mux:ALU_mux\|data_o\[22\]~331" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|mux:ALU_mux|data_o[22]~331 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 5282 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730520 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1722325730520 ""}  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|mux:ALU_mux|data_o[14]~215 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 5116 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722325730520 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|Mux2~21  " "Automatically promoted node RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|Mux2~21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1722325730521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[3\] " "Destination node RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[3\]" {  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 15 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|ALU_control:ALU_control|ALU_Ctrl_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 1946 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730521 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1722325730521 ""}  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 15 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|ALU_control:ALU_control|Mux2~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 6666 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722325730521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RISCV_CPU:RISCV_CPU\|pcIm_control:pcIm_control\|WideOr0~3  " "Automatically promoted node RISCV_CPU:RISCV_CPU\|pcIm_control:pcIm_control\|WideOr0~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1722325730521 ""}  } { { "../rtl/cpu/pcIm_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v" 10 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|pcIm_control:pcIm_control|WideOr0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 11679 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722325730521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_reset~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node sys_reset~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1722325730521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|clint:clint\|int_state.INT_IDLE~0 " "Destination node RISCV_CPU:RISCV_CPU\|clint:clint\|int_state.INT_IDLE~0" {  } { { "../rtl/cpu/clint.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/clint.v" 48 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|clint:clint|int_state.INT_IDLE~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 5545 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|DALU:DALU\|dividend_sign~0 " "Destination node RISCV_CPU:RISCV_CPU\|DALU:DALU\|dividend_sign~0" {  } { { "../rtl/cpu/DALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/DALU.v" 19 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|DALU:DALU|dividend_sign~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 9736 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|clint:clint\|int_state.INT_SYNC_ASSERT~0 " "Destination node RISCV_CPU:RISCV_CPU\|clint:clint\|int_state.INT_SYNC_ASSERT~0" {  } { { "../rtl/cpu/clint.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/clint.v" 48 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|clint:clint|int_state.INT_SYNC_ASSERT~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 10199 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|clint:clint\|Selector0~0 " "Destination node RISCV_CPU:RISCV_CPU\|clint:clint\|Selector0~0" {  } { { "../rtl/cpu/clint.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/clint.v" 115 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|clint:clint|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 10200 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|clint:clint\|csr_state~17 " "Destination node RISCV_CPU:RISCV_CPU\|clint:clint\|csr_state~17" {  } { { "../rtl/cpu/clint.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/clint.v" 49 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|clint:clint|csr_state~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 11212 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|clint:clint\|csr_state~19 " "Destination node RISCV_CPU:RISCV_CPU\|clint:clint\|csr_state~19" {  } { { "../rtl/cpu/clint.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/clint.v" 49 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|clint:clint|csr_state~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 11524 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730521 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1722325730521 ""}  } { { "../rtl/top/RISC_V_SOC_TOP.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/top/RISC_V_SOC_TOP.v" 6 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 11708 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722325730521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RISCV_CPU:RISCV_CPU\|sys_start  " "Automatically promoted node RISCV_CPU:RISCV_CPU\|sys_start " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1722325730522 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|sys_start~0 " "Destination node RISCV_CPU:RISCV_CPU\|sys_start~0" {  } { { "../rtl/cpu/RISCV_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 136 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|sys_start~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 5320 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730522 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~4 " "Destination node RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~4" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 14 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|IF_ID:IF_ID|instr_o~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 9522 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730522 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[7\]~5 " "Destination node RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[7\]~5" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 18 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|IF_ID:IF_ID|instr_o[7]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 9523 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730522 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[7\]~6 " "Destination node RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[7\]~6" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 18 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|IF_ID:IF_ID|instr_o[7]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 9662 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730522 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~12 " "Destination node RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~12" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 14 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|IF_ID:IF_ID|instr_o~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 9673 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730522 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~18 " "Destination node RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~18" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 14 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|IF_ID:IF_ID|instr_o~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 9679 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730522 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~27 " "Destination node RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~27" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 14 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|IF_ID:IF_ID|instr_o~27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 10020 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730522 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~37 " "Destination node RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~37" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 14 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|IF_ID:IF_ID|instr_o~37 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 10035 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730522 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~38 " "Destination node RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~38" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 14 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|IF_ID:IF_ID|instr_o~38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 10164 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730522 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~39 " "Destination node RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o~39" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 14 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|IF_ID:IF_ID|instr_o~39 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 10165 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1722325730522 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1722325730522 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1722325730522 ""}  } { { "../rtl/cpu/RISCV_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISCV_CPU.v" 136 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV_CPU:RISCV_CPU|sys_start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 3444 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722325730522 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1722325731290 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1722325731297 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1722325731298 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1722325731304 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1722325731310 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1722325731318 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1722325732187 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1722325732193 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1722325732193 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sys_start " "Node \"sys_start\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_start" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1722325732269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_debug_pin " "Node \"uart_debug_pin\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_debug_pin" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1722325732269 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1722325732269 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722325732269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1722325733229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722325734951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1722325734992 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1722325745558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722325745559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1722325746577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "30 " "Router estimated average interconnect usage is 30% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "38 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 1 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1722325751740 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1722325751740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722325764433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1722325764435 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1722325764435 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.55 " "Total time spent on timing analysis during the Fitter is 4.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1722325764592 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1722325764645 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1722325765360 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1722325765411 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1722325766335 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722325767395 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1722325767780 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/side project/RISV-V CPU/quartus_prj/output_files/RISCV_CPU.fit.smsg " "Generated suppressed messages file C:/Users/user/side project/RISV-V CPU/quartus_prj/output_files/RISCV_CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1722325768240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5412 " "Peak virtual memory: 5412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1722325769617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 30 15:49:29 2024 " "Processing ended: Tue Jul 30 15:49:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1722325769617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1722325769617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1722325769617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1722325769617 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1722325770688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1722325770688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 30 15:49:30 2024 " "Processing started: Tue Jul 30 15:49:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1722325770688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1722325770688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RISCV_CPU -c RISCV_CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RISCV_CPU -c RISCV_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1722325770688 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1722325771519 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1722325771542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1722325771867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 30 15:49:31 2024 " "Processing ended: Tue Jul 30 15:49:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1722325771867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1722325771867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1722325771867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1722325771867 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1722325772562 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1722325773148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1722325773148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 30 15:49:32 2024 " "Processing started: Tue Jul 30 15:49:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1722325773148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1722325773148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISCV_CPU -c RISCV_CPU " "Command: quartus_sta RISCV_CPU -c RISCV_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1722325773149 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1722325773274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1722325773518 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1722325773519 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1722325773550 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1722325773550 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "102 " "TimeQuest Timing Analyzer is analyzing 102 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1722325773992 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISCV_CPU.sdc " "Synopsys Design Constraints File file not found: 'RISCV_CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1722325774103 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1722325774104 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sys_clk sys_clk " "create_clock -period 1.000 -name sys_clk sys_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774124 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[0\] RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[0\] " "create_clock -period 1.000 -name RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[0\] RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774124 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[2\] RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[2\] " "create_clock -period 1.000 -name RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[2\] RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774124 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\] RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\] " "create_clock -period 1.000 -name RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\] RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774124 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774124 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1722325774219 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774220 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1722325774222 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1722325774240 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1722325774716 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1722325774716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.733 " "Worst-case setup slack is -19.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.733    -20977.647 sys_clk  " "  -19.733    -20977.647 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.173      -980.630 RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[2\]  " "  -16.173      -980.630 RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.016       -19.608 RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[0\]  " "   -6.016       -19.608 RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.149        -2.267 RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\]  " "   -1.149        -2.267 RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722325774717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.750 " "Worst-case hold slack is -3.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.750        -9.444 RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[0\]  " "   -3.750        -9.444 RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.614        -7.226 RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\]  " "   -3.614        -7.226 RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431         0.000 sys_clk  " "    0.431         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.666         0.000 RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[2\]  " "    0.666         0.000 RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722325774749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.110 " "Worst-case recovery slack is -2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.110      -789.771 sys_clk  " "   -2.110      -789.771 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722325774757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.977 " "Worst-case removal slack is 1.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.977         0.000 sys_clk  " "    1.977         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722325774766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -3365.107 sys_clk  " "   -3.000     -3365.107 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223         0.000 RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[0\]  " "    0.223         0.000 RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274         0.000 RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\]  " "    0.274         0.000 RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289         0.000 RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[2\]  " "    0.289         0.000 RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325774769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722325774769 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1722325775190 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1722325775224 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1722325776291 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1722325776684 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1722325776763 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1722325776763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.596 " "Worst-case setup slack is -18.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325776767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325776767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.596    -19702.874 sys_clk  " "  -18.596    -19702.874 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325776767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.709      -900.758 RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[2\]  " "  -14.709      -900.758 RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325776767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.686       -18.707 RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[0\]  " "   -5.686       -18.707 RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325776767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.217        -2.402 RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\]  " "   -1.217        -2.402 RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325776767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722325776767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.371 " "Worst-case hold slack is -3.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325776800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325776800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.371        -8.548 RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[0\]  " "   -3.371        -8.548 RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325776800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.226        -6.450 RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\]  " "   -3.226        -6.450 RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325776800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381         0.000 sys_clk  " "    0.381         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325776800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464         0.000 RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[2\]  " "    0.464         0.000 RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325776800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722325776800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.803 " "Worst-case recovery slack is -1.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325776812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325776812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.803      -660.944 sys_clk  " "   -1.803      -660.944 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325776812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722325776812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.771 " "Worst-case removal slack is 1.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325776821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325776821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.771         0.000 sys_clk  " "    1.771         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325776821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722325776821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325776828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325776828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -3365.107 sys_clk  " "   -3.000     -3365.107 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325776828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.039         0.000 RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\]  " "    0.039         0.000 RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325776828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.046         0.000 RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[0\]  " "    0.046         0.000 RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325776828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073         0.000 RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[2\]  " "    0.073         0.000 RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325776828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722325776828 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1722325777243 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1722325777552 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1722325777579 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1722325777579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.012 " "Worst-case setup slack is -8.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325777586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325777586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.012     -7952.350 sys_clk  " "   -8.012     -7952.350 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325777586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.567      -388.481 RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[2\]  " "   -6.567      -388.481 RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325777586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.437        -7.289 RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[0\]  " "   -2.437        -7.289 RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325777586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150        -0.284 RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\]  " "   -0.150        -0.284 RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325777586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722325777586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.790 " "Worst-case hold slack is -1.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325777621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325777621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.790        -4.392 RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[0\]  " "   -1.790        -4.392 RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325777621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.731        -3.458 RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\]  " "   -1.731        -3.458 RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325777621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132         0.000 sys_clk  " "    0.132         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325777621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328         0.000 RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[2\]  " "    0.328         0.000 RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325777621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722325777621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.447 " "Worst-case recovery slack is -0.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325777634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325777634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.447      -135.558 sys_clk  " "   -0.447      -135.558 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325777634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722325777634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.907 " "Worst-case removal slack is 0.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325777644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325777644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.907         0.000 sys_clk  " "    0.907         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325777644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722325777644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325777653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325777653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -2462.333 sys_clk  " "   -3.000     -2462.333 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325777653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290         0.000 RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[2\]  " "    0.290         0.000 RISCV_CPU:RISCV_CPU\|ALU_control:ALU_control\|ALU_Ctrl_o\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325777653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319         0.000 RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\]  " "    0.319         0.000 RISCV_CPU:RISCV_CPU\|IF_ID:IF_ID\|instr_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325777653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335         0.000 RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[0\]  " "    0.335         0.000 RISCV_CPU:RISCV_CPU\|ID_EX:ID_EX\|ALUop_o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1722325777653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1722325777653 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1722325778395 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1722325778399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1722325778578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 30 15:49:38 2024 " "Processing ended: Tue Jul 30 15:49:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1722325778578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1722325778578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1722325778578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1722325778578 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1722325779615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1722325779616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 30 15:49:39 2024 " "Processing started: Tue Jul 30 15:49:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1722325779616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1722325779616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RISCV_CPU -c RISCV_CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RISCV_CPU -c RISCV_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1722325779616 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISCV_CPU_8_1200mv_85c_slow.vo C:/Users/user/side project/RISV-V CPU/quartus_prj/simulation/modelsim/ simulation " "Generated file RISCV_CPU_8_1200mv_85c_slow.vo in folder \"C:/Users/user/side project/RISV-V CPU/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1722325781345 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISCV_CPU_8_1200mv_0c_slow.vo C:/Users/user/side project/RISV-V CPU/quartus_prj/simulation/modelsim/ simulation " "Generated file RISCV_CPU_8_1200mv_0c_slow.vo in folder \"C:/Users/user/side project/RISV-V CPU/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1722325782158 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISCV_CPU_min_1200mv_0c_fast.vo C:/Users/user/side project/RISV-V CPU/quartus_prj/simulation/modelsim/ simulation " "Generated file RISCV_CPU_min_1200mv_0c_fast.vo in folder \"C:/Users/user/side project/RISV-V CPU/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1722325782979 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISCV_CPU.vo C:/Users/user/side project/RISV-V CPU/quartus_prj/simulation/modelsim/ simulation " "Generated file RISCV_CPU.vo in folder \"C:/Users/user/side project/RISV-V CPU/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1722325783815 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISCV_CPU_8_1200mv_85c_v_slow.sdo C:/Users/user/side project/RISV-V CPU/quartus_prj/simulation/modelsim/ simulation " "Generated file RISCV_CPU_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/user/side project/RISV-V CPU/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1722325784493 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISCV_CPU_8_1200mv_0c_v_slow.sdo C:/Users/user/side project/RISV-V CPU/quartus_prj/simulation/modelsim/ simulation " "Generated file RISCV_CPU_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/user/side project/RISV-V CPU/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1722325785168 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISCV_CPU_min_1200mv_0c_v_fast.sdo C:/Users/user/side project/RISV-V CPU/quartus_prj/simulation/modelsim/ simulation " "Generated file RISCV_CPU_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/user/side project/RISV-V CPU/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1722325785848 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISCV_CPU_v.sdo C:/Users/user/side project/RISV-V CPU/quartus_prj/simulation/modelsim/ simulation " "Generated file RISCV_CPU_v.sdo in folder \"C:/Users/user/side project/RISV-V CPU/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1722325786528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1722325786626 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 30 15:49:46 2024 " "Processing ended: Tue Jul 30 15:49:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1722325786626 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1722325786626 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1722325786626 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1722325786626 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 131 s " "Quartus II Full Compilation was successful. 0 errors, 131 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1722325787259 ""}
