// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module ShuttleDCacheMSHRFile(	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
  input         clock,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
  input         reset,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
  output        io_req_ready,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  input         io_req_valid,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  input  [39:0] io_req_bits_addr,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  input  [6:0]  io_req_bits_tag,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  input  [4:0]  io_req_bits_cmd,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  input  [1:0]  io_req_bits_size,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  input         io_req_bits_signed,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  input  [63:0] io_req_bits_data,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  input         io_req_bits_tag_match,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  input  [1:0]  io_req_bits_old_meta_coh_state,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  input  [19:0] io_req_bits_old_meta_tag,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  input  [3:0]  io_req_bits_way_en,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  input  [63:0] io_req_data,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  input  [31:0] io_probe_addr,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  input         io_resp_ready,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output        io_resp_valid,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output        io_resp_bits_has_data,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output [6:0]  io_resp_bits_tag,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output [63:0] io_resp_bits_data,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output [1:0]  io_resp_bits_size,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output        io_secondary_miss,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  input         io_mem_acquire_ready,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output        io_mem_acquire_valid,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output [2:0]  io_mem_acquire_bits_opcode,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output [2:0]  io_mem_acquire_bits_param,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output [3:0]  io_mem_acquire_bits_size,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output [2:0]  io_mem_acquire_bits_source,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output [31:0] io_mem_acquire_bits_address,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output [7:0]  io_mem_acquire_bits_mask,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output [63:0] io_mem_acquire_bits_data,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  input         io_mem_grant_valid,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  input  [2:0]  io_mem_grant_bits_opcode,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  input  [1:0]  io_mem_grant_bits_param,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  input  [3:0]  io_mem_grant_bits_size,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  input  [2:0]  io_mem_grant_bits_source,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  input  [3:0]  io_mem_grant_bits_sink,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  input  [63:0] io_mem_grant_bits_data,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  input         io_mem_finish_ready,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output        io_mem_finish_valid,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output [3:0]  io_mem_finish_bits_sink,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output [3:0]  io_refill_way_en,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output [11:0] io_refill_addr,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  input         io_meta_write_ready,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output        io_meta_write_valid,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output [5:0]  io_meta_write_bits_idx,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output [3:0]  io_meta_write_bits_way_en,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output [1:0]  io_meta_write_bits_data_coh_state,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output [19:0] io_meta_write_bits_data_tag,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  input         io_replay_ready,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output        io_replay_valid,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output [39:0] io_replay_bits_addr,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output [6:0]  io_replay_bits_tag,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output [4:0]  io_replay_bits_cmd,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output [1:0]  io_replay_bits_size,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output        io_replay_bits_signed,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output [63:0] io_replay_bits_data,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output [3:0]  io_replay_way,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  input         io_wb_req_ready,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output        io_wb_req_valid,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output [19:0] io_wb_req_bits_tag,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output [5:0]  io_wb_req_bits_idx,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output [2:0]  io_wb_req_bits_source,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output [2:0]  io_wb_req_bits_param,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output [3:0]  io_wb_req_bits_way_en,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output        io_probe_rdy,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output        io_fence_rdy,	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
  output        io_store_pending	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:14:14]
);

  wire             _mmios_0_io_req_ready;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:122:22]
  wire             _mmios_0_io_resp_valid;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:122:22]
  wire             _mmios_0_io_resp_bits_has_data;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:122:22]
  wire [6:0]       _mmios_0_io_resp_bits_tag;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:122:22]
  wire [63:0]      _mmios_0_io_resp_bits_data;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:122:22]
  wire [1:0]       _mmios_0_io_resp_bits_size;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:122:22]
  wire             _mmios_0_io_mem_access_valid;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:122:22]
  wire [2:0]       _mmios_0_io_mem_access_bits_opcode;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:122:22]
  wire [2:0]       _mmios_0_io_mem_access_bits_param;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:122:22]
  wire [3:0]       _mmios_0_io_mem_access_bits_size;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:122:22]
  wire [2:0]       _mmios_0_io_mem_access_bits_source;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:122:22]
  wire [31:0]      _mmios_0_io_mem_access_bits_address;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:122:22]
  wire [7:0]       _mmios_0_io_mem_access_bits_mask;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:122:22]
  wire [63:0]      _mmios_0_io_mem_access_bits_data;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:122:22]
  wire             _mmios_0_io_store_pending;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:122:22]
  wire             _resp_arb_io_in_0_ready;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:115:24]
  wire             _mmio_alloc_arb_io_in_0_ready;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:113:30]
  wire             _mshrs_3_io_req_pri_rdy;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_3_io_req_sec_rdy;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_3_io_idx_match;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [19:0]      _mshrs_3_io_tag;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_3_io_mem_acquire_valid;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [2:0]       _mshrs_3_io_mem_acquire_bits_param;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [31:0]      _mshrs_3_io_mem_acquire_bits_address;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_3_io_mem_finish_valid;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [3:0]       _mshrs_3_io_mem_finish_bits_sink;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [3:0]       _mshrs_3_io_refill_way_en;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [11:0]      _mshrs_3_io_refill_addr;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_3_io_meta_write_valid;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [5:0]       _mshrs_3_io_meta_write_bits_idx;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [3:0]       _mshrs_3_io_meta_write_bits_way_en;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [1:0]       _mshrs_3_io_meta_write_bits_data_coh_state;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [19:0]      _mshrs_3_io_meta_write_bits_data_tag;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_3_io_replay_valid;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [39:0]      _mshrs_3_io_replay_bits_addr;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [6:0]       _mshrs_3_io_replay_bits_tag;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [4:0]       _mshrs_3_io_replay_bits_cmd;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [1:0]       _mshrs_3_io_replay_bits_size;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_3_io_replay_bits_signed;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [63:0]      _mshrs_3_io_replay_bits_data;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [4:0]       _mshrs_3_io_replay_bits_sdq_id;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_3_io_wb_req_valid;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [19:0]      _mshrs_3_io_wb_req_bits_tag;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [5:0]       _mshrs_3_io_wb_req_bits_idx;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [2:0]       _mshrs_3_io_wb_req_bits_param;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [3:0]       _mshrs_3_io_wb_req_bits_way_en;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_3_io_probe_rdy;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_2_io_req_pri_rdy;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_2_io_req_sec_rdy;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_2_io_idx_match;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [19:0]      _mshrs_2_io_tag;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_2_io_mem_acquire_valid;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [2:0]       _mshrs_2_io_mem_acquire_bits_param;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [31:0]      _mshrs_2_io_mem_acquire_bits_address;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_2_io_mem_finish_valid;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [3:0]       _mshrs_2_io_mem_finish_bits_sink;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [3:0]       _mshrs_2_io_refill_way_en;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [11:0]      _mshrs_2_io_refill_addr;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_2_io_meta_write_valid;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [5:0]       _mshrs_2_io_meta_write_bits_idx;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [3:0]       _mshrs_2_io_meta_write_bits_way_en;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [1:0]       _mshrs_2_io_meta_write_bits_data_coh_state;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [19:0]      _mshrs_2_io_meta_write_bits_data_tag;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_2_io_replay_valid;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [39:0]      _mshrs_2_io_replay_bits_addr;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [6:0]       _mshrs_2_io_replay_bits_tag;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [4:0]       _mshrs_2_io_replay_bits_cmd;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [1:0]       _mshrs_2_io_replay_bits_size;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_2_io_replay_bits_signed;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [63:0]      _mshrs_2_io_replay_bits_data;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [4:0]       _mshrs_2_io_replay_bits_sdq_id;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_2_io_wb_req_valid;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [19:0]      _mshrs_2_io_wb_req_bits_tag;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [5:0]       _mshrs_2_io_wb_req_bits_idx;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [2:0]       _mshrs_2_io_wb_req_bits_param;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [3:0]       _mshrs_2_io_wb_req_bits_way_en;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_2_io_probe_rdy;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_1_io_req_pri_rdy;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_1_io_req_sec_rdy;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_1_io_idx_match;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [19:0]      _mshrs_1_io_tag;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_1_io_mem_acquire_valid;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [2:0]       _mshrs_1_io_mem_acquire_bits_param;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [31:0]      _mshrs_1_io_mem_acquire_bits_address;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_1_io_mem_finish_valid;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [3:0]       _mshrs_1_io_mem_finish_bits_sink;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [3:0]       _mshrs_1_io_refill_way_en;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [11:0]      _mshrs_1_io_refill_addr;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_1_io_meta_write_valid;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [5:0]       _mshrs_1_io_meta_write_bits_idx;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [3:0]       _mshrs_1_io_meta_write_bits_way_en;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [1:0]       _mshrs_1_io_meta_write_bits_data_coh_state;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [19:0]      _mshrs_1_io_meta_write_bits_data_tag;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_1_io_replay_valid;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [39:0]      _mshrs_1_io_replay_bits_addr;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [6:0]       _mshrs_1_io_replay_bits_tag;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [4:0]       _mshrs_1_io_replay_bits_cmd;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [1:0]       _mshrs_1_io_replay_bits_size;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_1_io_replay_bits_signed;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [63:0]      _mshrs_1_io_replay_bits_data;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [4:0]       _mshrs_1_io_replay_bits_sdq_id;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_1_io_wb_req_valid;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [19:0]      _mshrs_1_io_wb_req_bits_tag;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [5:0]       _mshrs_1_io_wb_req_bits_idx;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [2:0]       _mshrs_1_io_wb_req_bits_param;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [3:0]       _mshrs_1_io_wb_req_bits_way_en;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_1_io_probe_rdy;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_0_io_req_pri_rdy;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_0_io_req_sec_rdy;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_0_io_idx_match;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [19:0]      _mshrs_0_io_tag;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_0_io_mem_acquire_valid;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [2:0]       _mshrs_0_io_mem_acquire_bits_param;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [31:0]      _mshrs_0_io_mem_acquire_bits_address;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_0_io_mem_finish_valid;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [3:0]       _mshrs_0_io_mem_finish_bits_sink;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [3:0]       _mshrs_0_io_refill_way_en;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [11:0]      _mshrs_0_io_refill_addr;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_0_io_meta_write_valid;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [5:0]       _mshrs_0_io_meta_write_bits_idx;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [3:0]       _mshrs_0_io_meta_write_bits_way_en;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [1:0]       _mshrs_0_io_meta_write_bits_data_coh_state;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [19:0]      _mshrs_0_io_meta_write_bits_data_tag;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_0_io_replay_valid;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [39:0]      _mshrs_0_io_replay_bits_addr;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [6:0]       _mshrs_0_io_replay_bits_tag;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [4:0]       _mshrs_0_io_replay_bits_cmd;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [1:0]       _mshrs_0_io_replay_bits_size;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_0_io_replay_bits_signed;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [63:0]      _mshrs_0_io_replay_bits_data;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [4:0]       _mshrs_0_io_replay_bits_sdq_id;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_0_io_wb_req_valid;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [19:0]      _mshrs_0_io_wb_req_bits_tag;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [5:0]       _mshrs_0_io_wb_req_bits_idx;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [2:0]       _mshrs_0_io_wb_req_bits_param;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire [3:0]       _mshrs_0_io_wb_req_bits_way_en;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _mshrs_0_io_probe_rdy;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _alloc_arb_io_in_0_ready;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:64:25]
  wire             _alloc_arb_io_in_1_ready;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:64:25]
  wire             _alloc_arb_io_in_2_ready;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:64:25]
  wire             _alloc_arb_io_in_3_ready;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:64:25]
  wire             _replay_arb_io_in_0_ready;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:63:26]
  wire             _replay_arb_io_in_1_ready;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:63:26]
  wire             _replay_arb_io_in_2_ready;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:63:26]
  wire             _replay_arb_io_in_3_ready;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:63:26]
  wire             _replay_arb_io_out_valid;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:63:26]
  wire [4:0]       _replay_arb_io_out_bits_cmd;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:63:26]
  wire [4:0]       _replay_arb_io_out_bits_sdq_id;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:63:26]
  wire [1:0]       _replay_arb_io_chosen;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:63:26]
  wire             _wb_req_arb_io_in_0_ready;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:62:26]
  wire             _wb_req_arb_io_in_1_ready;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:62:26]
  wire             _wb_req_arb_io_in_2_ready;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:62:26]
  wire             _wb_req_arb_io_in_3_ready;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:62:26]
  wire             _meta_write_arb_io_in_0_ready;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:61:30]
  wire             _meta_write_arb_io_in_1_ready;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:61:30]
  wire             _meta_write_arb_io_in_2_ready;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:61:30]
  wire             _meta_write_arb_io_in_3_ready;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:61:30]
  wire             cacheable = {io_req_bits_addr[31], io_req_bits_addr[27:26] ^ 2'h2, io_req_bits_addr[16]} == 4'h0 | io_req_bits_addr[31];	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, generators/rocket-chip/src/main/scala/tilelink/Parameters.scala:685:42, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, src/main/scala/chisel3/util/Mux.scala:30:73]
  reg  [16:0]      sdq_val;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:41:24]
  wire [15:0]      _sdq_alloc_id_T_1 = ~(sdq_val[15:0]);	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:41:24, :42:38]
  wire [4:0]       sdq_alloc_id = _sdq_alloc_id_T_1[0] ? 5'h0 : _sdq_alloc_id_T_1[1] ? 5'h1 : _sdq_alloc_id_T_1[2] ? 5'h2 : _sdq_alloc_id_T_1[3] ? 5'h3 : _sdq_alloc_id_T_1[4] ? 5'h4 : _sdq_alloc_id_T_1[5] ? 5'h5 : _sdq_alloc_id_T_1[6] ? 5'h6 : _sdq_alloc_id_T_1[7] ? 5'h7 : _sdq_alloc_id_T_1[8] ? 5'h8 : _sdq_alloc_id_T_1[9] ? 5'h9 : _sdq_alloc_id_T_1[10] ? 5'hA : _sdq_alloc_id_T_1[11] ? 5'hB : _sdq_alloc_id_T_1[12] ? 5'hC : _sdq_alloc_id_T_1[13] ? 5'hD : _sdq_alloc_id_T_1[14] ? 5'hE : _sdq_alloc_id_T_1[15] ? 5'hF : 5'h10;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:42:38, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:48:45]
  wire             sdq_rdy = sdq_val != 17'h1FFFF;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:41:24, :43:26, :166:74]
  wire             addr_match_0 = _mshrs_0_io_idx_match & {8'h0, _mshrs_0_io_tag} == io_req_bits_addr[39:12];	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :56:{65,70,91}, :74:22]
  wire             addr_match_1 = _mshrs_1_io_idx_match & {8'h0, _mshrs_1_io_tag} == io_req_bits_addr[39:12];	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :56:{65,70,91}, :74:22]
  wire             addr_match_2 = _mshrs_2_io_idx_match & {8'h0, _mshrs_2_io_tag} == io_req_bits_addr[39:12];	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :56:{65,70,91}, :74:22]
  wire             addr_match_3 = _mshrs_3_io_idx_match & {8'h0, _mshrs_3_io_tag} == io_req_bits_addr[39:12];	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :56:{65,70,91}, :74:22]
  wire             _alloc_arb_io_out_ready_T = io_req_valid & sdq_rdy;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:43:26, :83:41]
  wire             slot_match_2 = _mshrs_2_io_idx_match & _mshrs_2_io_meta_write_bits_way_en == io_req_bits_way_en;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22, :105:{63,94}]
  wire             slot_match_3 = _mshrs_3_io_idx_match & _mshrs_3_io_meta_write_bits_way_en == io_req_bits_way_en;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22, :105:{63,94}]
  wire             _io_secondary_miss_T = addr_match_0 | addr_match_1;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:56:65, :108:90]
  wire             _io_secondary_miss_T_3 = _mshrs_0_io_idx_match & _mshrs_0_io_meta_write_bits_way_en == io_req_bits_way_en | _mshrs_1_io_idx_match & _mshrs_1_io_meta_write_bits_way_en == io_req_bits_way_en;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22, :105:{63,94}, :108:117]
  reg  [8:0]       beatsLeft;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30]
  wire             idle = beatsLeft == 9'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :61:28, :84:44]
  wire             _GEN = _mshrs_1_io_mem_acquire_valid | _mshrs_0_io_mem_acquire_valid;	// @[generators/rocket-chip/src/main/scala/util/package.scala:253:43, generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _GEN_0 = _mshrs_3_io_mem_acquire_valid | _mshrs_2_io_mem_acquire_valid | _GEN;	// @[generators/rocket-chip/src/main/scala/util/package.scala:253:43, generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _GEN_1 = _mshrs_2_io_mem_acquire_valid | _mshrs_1_io_mem_acquire_valid | _mshrs_0_io_mem_acquire_valid;	// @[generators/rocket-chip/src/main/scala/util/package.scala:253:43, generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             winner_1 = ~_mshrs_0_io_mem_acquire_valid & _mshrs_1_io_mem_acquire_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:16:61, :71:69, generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             winner_2 = ~_GEN & _mshrs_2_io_mem_acquire_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:16:61, :71:69, generators/rocket-chip/src/main/scala/util/package.scala:253:43, generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             winner_3 = ~_GEN_1 & _mshrs_3_io_mem_acquire_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:16:61, :71:69, generators/rocket-chip/src/main/scala/util/package.scala:253:43, generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             winner_4 = ~_GEN_0 & _mmios_0_io_mem_access_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:16:61, :71:69, generators/rocket-chip/src/main/scala/util/package.scala:253:43, generators/shuttle/src/main/scala/dmem/MSHRs.scala:122:22]
  wire             _io_mem_acquire_valid_T = _mshrs_0_io_mem_acquire_valid | _mshrs_1_io_mem_acquire_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:31, generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  reg              state_0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
  reg              state_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
  reg              state_2;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
  reg              state_3;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
  reg              state_4;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
  wire             muxState_0 = idle ? _mshrs_0_io_mem_acquire_valid : state_0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :88:26, :89:25, generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             muxState_1 = idle ? winner_1 : state_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25]
  wire             muxState_2 = idle ? winner_2 : state_2;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25]
  wire             muxState_3 = idle ? winner_3 : state_3;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25]
  wire             muxState_4 = idle ? winner_4 : state_4;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25]
  wire             _io_mem_acquire_valid_output = idle ? _io_mem_acquire_valid_T | _mshrs_2_io_mem_acquire_valid | _mshrs_3_io_mem_acquire_valid | _mmios_0_io_mem_access_valid : state_0 & _mshrs_0_io_mem_acquire_valid | state_1 & _mshrs_1_io_mem_acquire_valid | state_2 & _mshrs_2_io_mem_acquire_valid | state_3 & _mshrs_3_io_mem_acquire_valid | state_4 & _mmios_0_io_mem_access_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:{24,46}, generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22, :122:22, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire             _GEN_2 = muxState_0 | muxState_1 | muxState_2 | muxState_3;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  reg              beatsLeft_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30]
  wire             _GEN_3 = _mshrs_1_io_mem_finish_valid | _mshrs_0_io_mem_finish_valid;	// @[generators/rocket-chip/src/main/scala/util/package.scala:253:43, generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _GEN_4 = _mshrs_2_io_mem_finish_valid | _mshrs_1_io_mem_finish_valid | _mshrs_0_io_mem_finish_valid;	// @[generators/rocket-chip/src/main/scala/util/package.scala:253:43, generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             winner_1_1 = ~_mshrs_0_io_mem_finish_valid & _mshrs_1_io_mem_finish_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:16:61, :71:69, generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             winner_1_2 = ~_GEN_3 & _mshrs_2_io_mem_finish_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:16:61, :71:69, generators/rocket-chip/src/main/scala/util/package.scala:253:43, generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             winner_1_3 = ~_GEN_4 & _mshrs_3_io_mem_finish_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:16:61, :71:69, generators/rocket-chip/src/main/scala/util/package.scala:253:43, generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  wire             _io_mem_finish_valid_T = _mshrs_0_io_mem_finish_valid | _mshrs_1_io_mem_finish_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:31, generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
  `ifndef SYNTHESIS	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:57:9]
    wire       prefixOR_2 = _mshrs_0_io_mem_acquire_valid | winner_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :76:48, generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    wire       prefixOR_3 = prefixOR_2 | winner_2;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :76:48]
    wire       prefixOR_2_1 = _mshrs_0_io_mem_finish_valid | winner_1_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :76:48, generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    wire [2:0] _GEN_5 = {1'h0, {1'h0, addr_match_0} + {1'h0, addr_match_1}} + {1'h0, {1'h0, addr_match_2} + {1'h0, addr_match_3}};	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :56:65, :57:18]
    always @(posedge clock) begin	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:57:9]
      if (~reset & (|(_GEN_5[2:1]))) begin	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:57:{9,18,31}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:57:9]
          $error("Assertion failed\n    at MSHRs.scala:57 assert(PopCount(addr_match) <= 1.U)\n");	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:57:9]
        if (`STOP_COND_)	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:57:9]
          $fatal;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:57:9]
      end
      if (~reset & ~((~_mshrs_0_io_mem_acquire_valid | ~winner_1) & (~prefixOR_2 | ~winner_2) & (~prefixOR_3 | ~winner_3) & (~(prefixOR_3 | winner_3) | ~winner_4))) begin	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :76:48, :77:{13,56,59,62,77}, generators/shuttle/src/main/scala/dmem/MSHRs.scala:57:9, :74:22]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
      end
      if (~reset & ~(~(_io_mem_acquire_valid_T | _mshrs_2_io_mem_acquire_valid | _mshrs_3_io_mem_acquire_valid | _mmios_0_io_mem_access_valid) | _mshrs_0_io_mem_acquire_valid | winner_1 | winner_2 | winner_3 | winner_4)) begin	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :79:{14,15,31,36}, generators/shuttle/src/main/scala/dmem/MSHRs.scala:57:9, :74:22, :122:22]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
      end
      if (~reset & ~((~_mshrs_0_io_mem_finish_valid | ~winner_1_1) & (~prefixOR_2_1 | ~winner_1_2) & (~(prefixOR_2_1 | winner_1_2) | ~winner_1_3))) begin	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :76:48, :77:{13,56,59,62,77}, generators/shuttle/src/main/scala/dmem/MSHRs.scala:57:9, :74:22]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
      end
      if (~reset & ~(~(_io_mem_finish_valid_T | _mshrs_2_io_mem_finish_valid | _mshrs_3_io_mem_finish_valid) | _mshrs_0_io_mem_finish_valid | winner_1_1 | winner_1_2 | winner_1_3)) begin	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :79:{14,15,31,36}, generators/shuttle/src/main/scala/dmem/MSHRs.scala:57:9, :74:22]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg              state_1_0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
  reg              state_1_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
  reg              state_1_2;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
  reg              state_1_3;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
  wire             _io_mem_finish_valid_output = beatsLeft_1 ? state_1_0 & _mshrs_0_io_mem_finish_valid | state_1_1 & _mshrs_1_io_mem_finish_valid | state_1_2 & _mshrs_2_io_mem_finish_valid | state_1_3 & _mshrs_3_io_mem_finish_valid : _io_mem_finish_valid_T | _mshrs_2_io_mem_finish_valid | _mshrs_3_io_mem_finish_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :79:31, :88:26, :96:{24,46}, generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire             _io_req_ready_output = cacheable ? sdq_rdy & (_io_secondary_miss_T | addr_match_2 | addr_match_3 ? addr_match_0 & _mshrs_0_io_req_sec_rdy | addr_match_1 & _mshrs_1_io_req_sec_rdy | addr_match_2 & _mshrs_2_io_req_sec_rdy | addr_match_3 & _mshrs_3_io_req_sec_rdy : ~(_io_secondary_miss_T_3 | slot_match_2 | slot_match_3) & (_mshrs_0_io_req_pri_rdy | _mshrs_1_io_req_pri_rdy | _mshrs_2_io_req_pri_rdy | _mshrs_3_io_req_pri_rdy)) : _mmios_0_io_req_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Parameters.scala:685:42, generators/shuttle/src/main/scala/dmem/MSHRs.scala:43:26, :56:65, :74:22, :96:23, :105:63, :108:{90,117}, :122:22, :151:22, :153:{13,19,39,57,77}, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [3:0][3:0]  _GEN_6 = {{_mshrs_3_io_refill_way_en}, {_mshrs_2_io_refill_way_en}, {_mshrs_1_io_refill_way_en}, {_mshrs_0_io_refill_way_en}};	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22, :155:13]
  wire [3:0][11:0] _GEN_7 = {{_mshrs_3_io_refill_addr}, {_mshrs_2_io_refill_addr}, {_mshrs_1_io_refill_addr}, {_mshrs_0_io_refill_addr}};	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22, :155:13]
  wire [16:0]      _sdq_val_T_6 = ~sdq_val;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:41:24, :167:34]
  wire [31:0]      _sdq_val_T = 32'h1 << _replay_arb_io_out_bits_sdq_id;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:63:26, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [26:0]      _decode_T_12 = 27'hFFF << _mmios_0_io_mem_access_bits_size;	// @[generators/rocket-chip/src/main/scala/util/package.scala:243:71, generators/shuttle/src/main/scala/dmem/MSHRs.scala:122:22]
  wire             sdq_enq = io_req_valid & _io_req_ready_output & cacheable & (io_req_bits_cmd == 5'h1 | io_req_bits_cmd == 5'h11 | io_req_bits_cmd == 5'h7 | io_req_bits_cmd == 5'h4 | io_req_bits_cmd == 5'h9 | io_req_bits_cmd == 5'hA | io_req_bits_cmd == 5'hB | io_req_bits_cmd == 5'h8 | io_req_bits_cmd == 5'hC | io_req_bits_cmd == 5'hD | io_req_bits_cmd == 5'hE | io_req_bits_cmd == 5'hF);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:{32,49,66,76}, generators/rocket-chip/src/main/scala/tilelink/Parameters.scala:685:42, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/MSHRs.scala:44:59, :151:22, src/main/scala/chisel3/util/Mux.scala:50:70]
  always @(posedge clock) begin	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
    if (reset) begin	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
      sdq_val <= 17'h0;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:41:24]
      beatsLeft <= 9'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :84:44]
      state_0 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
      state_1 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
      state_2 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
      state_3 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
      state_4 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
      beatsLeft_1 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
      state_1_0 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
      state_1_1 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
      state_1_2 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
      state_1_3 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
    end
    else begin	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
      if (_replay_arb_io_out_valid | sdq_enq)	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:44:59, :63:26, :165:25]
        sdq_val <= ~(_sdq_val_T[16:0] & {17{io_replay_ready & _replay_arb_io_out_valid & (_replay_arb_io_out_bits_cmd == 5'h1 | _replay_arb_io_out_bits_cmd == 5'h11 | _replay_arb_io_out_bits_cmd == 5'h7 | _replay_arb_io_out_bits_cmd == 5'h4 | _replay_arb_io_out_bits_cmd == 5'h9 | _replay_arb_io_out_bits_cmd == 5'hA | _replay_arb_io_out_bits_cmd == 5'hB | _replay_arb_io_out_bits_cmd == 5'h8 | _replay_arb_io_out_bits_cmd == 5'hC | _replay_arb_io_out_bits_cmd == 5'hD | _replay_arb_io_out_bits_cmd == 5'hE | _replay_arb_io_out_bits_cmd == 5'hF)}}) & sdq_val | (_sdq_val_T_6[0] ? 17'h1 : _sdq_val_T_6[1] ? 17'h2 : _sdq_val_T_6[2] ? 17'h4 : _sdq_val_T_6[3] ? 17'h8 : _sdq_val_T_6[4] ? 17'h10 : _sdq_val_T_6[5] ? 17'h20 : _sdq_val_T_6[6] ? 17'h40 : _sdq_val_T_6[7] ? 17'h80 : _sdq_val_T_6[8] ? 17'h100 : _sdq_val_T_6[9] ? 17'h200 : _sdq_val_T_6[10] ? 17'h400 : _sdq_val_T_6[11] ? 17'h800 : _sdq_val_T_6[12] ? 17'h1000 : _sdq_val_T_6[13] ? 17'h2000 : _sdq_val_T_6[14] ? 17'h4000 : _sdq_val_T_6[15] ? 17'h8000 : {_sdq_val_T_6[16], 16'h0}) & {17{sdq_enq}};	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:{32,49,66,76}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, generators/shuttle/src/main/scala/dmem/MSHRs.scala:41:24, :44:59, :63:26, :157:33, :166:{24,26,68,74,96}, :167:{34,58,64}, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:58:35, :85:71]
      if (idle & io_mem_acquire_ready)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :62:24]
        beatsLeft <= winner_4 & ~(_mmios_0_io_mem_access_bits_opcode[2]) ? ~(_decode_T_12[11:3]) : 9'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :71:69, :82:69, :84:44, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:92:{28,37}, :221:14, generators/rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}, generators/shuttle/src/main/scala/dmem/MSHRs.scala:122:22]
      else	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:62:24]
        beatsLeft <= beatsLeft - {8'h0, io_mem_acquire_ready & _io_mem_acquire_valid_output};	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, :96:24, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      if (idle) begin	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28]
        state_0 <= _mshrs_0_io_mem_acquire_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
        state_1 <= winner_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :88:26]
        state_2 <= winner_2;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :88:26]
        state_3 <= winner_3;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :88:26]
        state_4 <= winner_4;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :88:26]
      end
      beatsLeft_1 <= ~(~beatsLeft_1 & io_mem_finish_ready) & beatsLeft_1 - (io_mem_finish_ready & _io_mem_finish_valid_output);	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :61:28, :62:24, :85:{23,52}, :96:24, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      if (beatsLeft_1) begin	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30]
      end
      else begin	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30]
        state_1_0 <= _mshrs_0_io_mem_finish_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
        state_1_1 <= winner_1_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :88:26]
        state_1_2 <= winner_1_2;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :88:26]
        state_1_3 <= winner_1_3;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :88:26]
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
    initial begin	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
        `INIT_RANDOM_PROLOG_	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
        end	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
        sdq_val = _RANDOM[1'h0][16:0];	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :41:24]
        beatsLeft = _RANDOM[1'h0][25:17];	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :41:24]
        state_0 = _RANDOM[1'h0][26];	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :41:24]
        state_1 = _RANDOM[1'h0][27];	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :41:24]
        state_2 = _RANDOM[1'h0][28];	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :41:24]
        state_3 = _RANDOM[1'h0][29];	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :41:24]
        state_4 = _RANDOM[1'h0][30];	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :41:24]
        beatsLeft_1 = _RANDOM[1'h0][31];	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :41:24]
        state_1_0 = _RANDOM[1'h1][0];	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
        state_1_1 = _RANDOM[1'h1][1];	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
        state_1_2 = _RANDOM[1'h1][2];	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
        state_1_3 = _RANDOM[1'h1][3];	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Arbiter4_L1MetaWriteReq meta_write_arb (	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:61:30]
    .io_in_0_ready               (_meta_write_arb_io_in_0_ready),
    .io_in_0_valid               (_mshrs_0_io_meta_write_valid),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_0_bits_idx            (_mshrs_0_io_meta_write_bits_idx),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_0_bits_way_en         (_mshrs_0_io_meta_write_bits_way_en),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_0_bits_data_coh_state (_mshrs_0_io_meta_write_bits_data_coh_state),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_0_bits_data_tag       (_mshrs_0_io_meta_write_bits_data_tag),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_1_ready               (_meta_write_arb_io_in_1_ready),
    .io_in_1_valid               (_mshrs_1_io_meta_write_valid),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_1_bits_idx            (_mshrs_1_io_meta_write_bits_idx),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_1_bits_way_en         (_mshrs_1_io_meta_write_bits_way_en),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_1_bits_data_coh_state (_mshrs_1_io_meta_write_bits_data_coh_state),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_1_bits_data_tag       (_mshrs_1_io_meta_write_bits_data_tag),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_2_ready               (_meta_write_arb_io_in_2_ready),
    .io_in_2_valid               (_mshrs_2_io_meta_write_valid),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_2_bits_idx            (_mshrs_2_io_meta_write_bits_idx),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_2_bits_way_en         (_mshrs_2_io_meta_write_bits_way_en),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_2_bits_data_coh_state (_mshrs_2_io_meta_write_bits_data_coh_state),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_2_bits_data_tag       (_mshrs_2_io_meta_write_bits_data_tag),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_3_ready               (_meta_write_arb_io_in_3_ready),
    .io_in_3_valid               (_mshrs_3_io_meta_write_valid),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_3_bits_idx            (_mshrs_3_io_meta_write_bits_idx),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_3_bits_way_en         (_mshrs_3_io_meta_write_bits_way_en),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_3_bits_data_coh_state (_mshrs_3_io_meta_write_bits_data_coh_state),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_3_bits_data_tag       (_mshrs_3_io_meta_write_bits_data_tag),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_out_ready                (io_meta_write_ready),
    .io_out_valid                (io_meta_write_valid),
    .io_out_bits_idx             (io_meta_write_bits_idx),
    .io_out_bits_way_en          (io_meta_write_bits_way_en),
    .io_out_bits_data_coh_state  (io_meta_write_bits_data_coh_state),
    .io_out_bits_data_tag        (io_meta_write_bits_data_tag)
  );
  Arbiter4_WritebackReq wb_req_arb (	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:62:26]
    .io_in_0_ready       (_wb_req_arb_io_in_0_ready),
    .io_in_0_valid       (_mshrs_0_io_wb_req_valid),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_0_bits_tag    (_mshrs_0_io_wb_req_bits_tag),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_0_bits_idx    (_mshrs_0_io_wb_req_bits_idx),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_0_bits_param  (_mshrs_0_io_wb_req_bits_param),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_0_bits_way_en (_mshrs_0_io_wb_req_bits_way_en),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_1_ready       (_wb_req_arb_io_in_1_ready),
    .io_in_1_valid       (_mshrs_1_io_wb_req_valid),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_1_bits_tag    (_mshrs_1_io_wb_req_bits_tag),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_1_bits_idx    (_mshrs_1_io_wb_req_bits_idx),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_1_bits_param  (_mshrs_1_io_wb_req_bits_param),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_1_bits_way_en (_mshrs_1_io_wb_req_bits_way_en),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_2_ready       (_wb_req_arb_io_in_2_ready),
    .io_in_2_valid       (_mshrs_2_io_wb_req_valid),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_2_bits_tag    (_mshrs_2_io_wb_req_bits_tag),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_2_bits_idx    (_mshrs_2_io_wb_req_bits_idx),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_2_bits_param  (_mshrs_2_io_wb_req_bits_param),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_2_bits_way_en (_mshrs_2_io_wb_req_bits_way_en),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_3_ready       (_wb_req_arb_io_in_3_ready),
    .io_in_3_valid       (_mshrs_3_io_wb_req_valid),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_3_bits_tag    (_mshrs_3_io_wb_req_bits_tag),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_3_bits_idx    (_mshrs_3_io_wb_req_bits_idx),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_3_bits_param  (_mshrs_3_io_wb_req_bits_param),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_3_bits_way_en (_mshrs_3_io_wb_req_bits_way_en),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_out_ready        (io_wb_req_ready),
    .io_out_valid        (io_wb_req_valid),
    .io_out_bits_tag     (io_wb_req_bits_tag),
    .io_out_bits_idx     (io_wb_req_bits_idx),
    .io_out_bits_source  (io_wb_req_bits_source),
    .io_out_bits_param   (io_wb_req_bits_param),
    .io_out_bits_way_en  (io_wb_req_bits_way_en)
  );
  Arbiter4_ShuttleMSHRReq replay_arb (	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:63:26]
    .io_in_0_ready       (_replay_arb_io_in_0_ready),
    .io_in_0_valid       (_mshrs_0_io_replay_valid),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_0_bits_addr   (_mshrs_0_io_replay_bits_addr),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_0_bits_tag    (_mshrs_0_io_replay_bits_tag),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_0_bits_cmd    (_mshrs_0_io_replay_bits_cmd),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_0_bits_size   (_mshrs_0_io_replay_bits_size),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_0_bits_signed (_mshrs_0_io_replay_bits_signed),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_0_bits_data   (_mshrs_0_io_replay_bits_data),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_0_bits_sdq_id (_mshrs_0_io_replay_bits_sdq_id),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_1_ready       (_replay_arb_io_in_1_ready),
    .io_in_1_valid       (_mshrs_1_io_replay_valid),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_1_bits_addr   (_mshrs_1_io_replay_bits_addr),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_1_bits_tag    (_mshrs_1_io_replay_bits_tag),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_1_bits_cmd    (_mshrs_1_io_replay_bits_cmd),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_1_bits_size   (_mshrs_1_io_replay_bits_size),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_1_bits_signed (_mshrs_1_io_replay_bits_signed),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_1_bits_data   (_mshrs_1_io_replay_bits_data),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_1_bits_sdq_id (_mshrs_1_io_replay_bits_sdq_id),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_2_ready       (_replay_arb_io_in_2_ready),
    .io_in_2_valid       (_mshrs_2_io_replay_valid),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_2_bits_addr   (_mshrs_2_io_replay_bits_addr),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_2_bits_tag    (_mshrs_2_io_replay_bits_tag),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_2_bits_cmd    (_mshrs_2_io_replay_bits_cmd),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_2_bits_size   (_mshrs_2_io_replay_bits_size),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_2_bits_signed (_mshrs_2_io_replay_bits_signed),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_2_bits_data   (_mshrs_2_io_replay_bits_data),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_2_bits_sdq_id (_mshrs_2_io_replay_bits_sdq_id),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_3_ready       (_replay_arb_io_in_3_ready),
    .io_in_3_valid       (_mshrs_3_io_replay_valid),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_3_bits_addr   (_mshrs_3_io_replay_bits_addr),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_3_bits_tag    (_mshrs_3_io_replay_bits_tag),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_3_bits_cmd    (_mshrs_3_io_replay_bits_cmd),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_3_bits_size   (_mshrs_3_io_replay_bits_size),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_3_bits_signed (_mshrs_3_io_replay_bits_signed),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_3_bits_data   (_mshrs_3_io_replay_bits_data),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_3_bits_sdq_id (_mshrs_3_io_replay_bits_sdq_id),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_out_ready        (io_replay_ready),
    .io_out_valid        (_replay_arb_io_out_valid),
    .io_out_bits_addr    (io_replay_bits_addr),
    .io_out_bits_tag     (io_replay_bits_tag),
    .io_out_bits_cmd     (_replay_arb_io_out_bits_cmd),
    .io_out_bits_size    (io_replay_bits_size),
    .io_out_bits_signed  (io_replay_bits_signed),
    .io_out_bits_data    (io_replay_bits_data),
    .io_out_bits_sdq_id  (_replay_arb_io_out_bits_sdq_id),
    .io_chosen           (_replay_arb_io_chosen)
  );
  Arbiter4_Bool alloc_arb (	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:64:25]
    .io_in_0_ready (_alloc_arb_io_in_0_ready),
    .io_in_0_valid (_mshrs_0_io_req_pri_rdy),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_1_ready (_alloc_arb_io_in_1_ready),
    .io_in_1_valid (_mshrs_1_io_req_pri_rdy),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_2_ready (_alloc_arb_io_in_2_ready),
    .io_in_2_valid (_mshrs_2_io_req_pri_rdy),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_in_3_ready (_alloc_arb_io_in_3_ready),
    .io_out_ready  (_alloc_arb_io_out_ready_T & cacheable & ~(_io_secondary_miss_T | addr_match_2 | addr_match_3 | _io_secondary_miss_T_3 | slot_match_2 | slot_match_3))	// @[generators/rocket-chip/src/main/scala/tilelink/Parameters.scala:685:42, generators/shuttle/src/main/scala/dmem/MSHRs.scala:56:65, :83:41, :105:63, :108:{66,69,90,95,117}]
  );
  ShuttleDCacheMSHR mshrs_0 (	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .clock                             (clock),
    .reset                             (reset),
    .io_req_pri_val                    (_alloc_arb_io_in_0_ready),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:64:25]
    .io_req_pri_rdy                    (_mshrs_0_io_req_pri_rdy),
    .io_req_sec_val                    (_alloc_arb_io_out_ready_T & addr_match_0),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:56:65, :83:{41,52}]
    .io_req_sec_rdy                    (_mshrs_0_io_req_sec_rdy),
    .io_req_bits_addr                  (io_req_bits_addr),
    .io_req_bits_tag                   (io_req_bits_tag),
    .io_req_bits_cmd                   (io_req_bits_cmd),
    .io_req_bits_size                  (io_req_bits_size),
    .io_req_bits_signed                (io_req_bits_signed),
    .io_req_bits_data                  (io_req_bits_data),
    .io_req_bits_tag_match             (io_req_bits_tag_match),
    .io_req_bits_old_meta_coh_state    (io_req_bits_old_meta_coh_state),
    .io_req_bits_old_meta_tag          (io_req_bits_old_meta_tag),
    .io_req_bits_way_en                (io_req_bits_way_en),
    .io_req_bits_sdq_id                (sdq_alloc_id),	// @[src/main/scala/chisel3/util/Mux.scala:50:70]
    .io_probe_addr                     (io_probe_addr),
    .io_idx_match                      (_mshrs_0_io_idx_match),
    .io_tag                            (_mshrs_0_io_tag),
    .io_mem_acquire_ready              (io_mem_acquire_ready & (idle | state_0)),	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :88:26, :92:24, :94:31]
    .io_mem_acquire_valid              (_mshrs_0_io_mem_acquire_valid),
    .io_mem_acquire_bits_param         (_mshrs_0_io_mem_acquire_bits_param),
    .io_mem_acquire_bits_address       (_mshrs_0_io_mem_acquire_bits_address),
    .io_mem_grant_valid                (io_mem_grant_valid & io_mem_grant_bits_source == 3'h0),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:62:26, :74:22, :92:{51,79}, src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_mem_grant_bits_opcode          (io_mem_grant_bits_opcode),
    .io_mem_grant_bits_param           (io_mem_grant_bits_param),
    .io_mem_grant_bits_size            (io_mem_grant_bits_size),
    .io_mem_grant_bits_sink            (io_mem_grant_bits_sink),
    .io_mem_finish_ready               (io_mem_finish_ready & (~beatsLeft_1 | state_1_0)),	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :61:28, :88:26, :92:24, :94:31]
    .io_mem_finish_valid               (_mshrs_0_io_mem_finish_valid),
    .io_mem_finish_bits_sink           (_mshrs_0_io_mem_finish_bits_sink),
    .io_refill_way_en                  (_mshrs_0_io_refill_way_en),
    .io_refill_addr                    (_mshrs_0_io_refill_addr),
    .io_meta_write_ready               (_meta_write_arb_io_in_0_ready),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:61:30]
    .io_meta_write_valid               (_mshrs_0_io_meta_write_valid),
    .io_meta_write_bits_idx            (_mshrs_0_io_meta_write_bits_idx),
    .io_meta_write_bits_way_en         (_mshrs_0_io_meta_write_bits_way_en),
    .io_meta_write_bits_data_coh_state (_mshrs_0_io_meta_write_bits_data_coh_state),
    .io_meta_write_bits_data_tag       (_mshrs_0_io_meta_write_bits_data_tag),
    .io_replay_ready                   (_replay_arb_io_in_0_ready),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:63:26]
    .io_replay_valid                   (_mshrs_0_io_replay_valid),
    .io_replay_bits_addr               (_mshrs_0_io_replay_bits_addr),
    .io_replay_bits_tag                (_mshrs_0_io_replay_bits_tag),
    .io_replay_bits_cmd                (_mshrs_0_io_replay_bits_cmd),
    .io_replay_bits_size               (_mshrs_0_io_replay_bits_size),
    .io_replay_bits_signed             (_mshrs_0_io_replay_bits_signed),
    .io_replay_bits_data               (_mshrs_0_io_replay_bits_data),
    .io_replay_bits_sdq_id             (_mshrs_0_io_replay_bits_sdq_id),
    .io_wb_req_ready                   (_wb_req_arb_io_in_0_ready),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:62:26]
    .io_wb_req_valid                   (_mshrs_0_io_wb_req_valid),
    .io_wb_req_bits_tag                (_mshrs_0_io_wb_req_bits_tag),
    .io_wb_req_bits_idx                (_mshrs_0_io_wb_req_bits_idx),
    .io_wb_req_bits_param              (_mshrs_0_io_wb_req_bits_param),
    .io_wb_req_bits_way_en             (_mshrs_0_io_wb_req_bits_way_en),
    .io_probe_rdy                      (_mshrs_0_io_probe_rdy)
  );
  ShuttleDCacheMSHR_1 mshrs_1 (	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .clock                             (clock),
    .reset                             (reset),
    .io_req_pri_val                    (_alloc_arb_io_in_1_ready),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:64:25]
    .io_req_pri_rdy                    (_mshrs_1_io_req_pri_rdy),
    .io_req_sec_val                    (_alloc_arb_io_out_ready_T & addr_match_1),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:56:65, :83:{41,52}]
    .io_req_sec_rdy                    (_mshrs_1_io_req_sec_rdy),
    .io_req_bits_addr                  (io_req_bits_addr),
    .io_req_bits_tag                   (io_req_bits_tag),
    .io_req_bits_cmd                   (io_req_bits_cmd),
    .io_req_bits_size                  (io_req_bits_size),
    .io_req_bits_signed                (io_req_bits_signed),
    .io_req_bits_data                  (io_req_bits_data),
    .io_req_bits_tag_match             (io_req_bits_tag_match),
    .io_req_bits_old_meta_coh_state    (io_req_bits_old_meta_coh_state),
    .io_req_bits_old_meta_tag          (io_req_bits_old_meta_tag),
    .io_req_bits_way_en                (io_req_bits_way_en),
    .io_req_bits_sdq_id                (sdq_alloc_id),	// @[src/main/scala/chisel3/util/Mux.scala:50:70]
    .io_probe_addr                     (io_probe_addr),
    .io_idx_match                      (_mshrs_1_io_idx_match),
    .io_tag                            (_mshrs_1_io_tag),
    .io_mem_acquire_ready              (io_mem_acquire_ready & (idle ? ~_mshrs_0_io_mem_acquire_valid : state_1)),	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:16:61, :61:28, :88:26, :92:24, :94:31, generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_mem_acquire_valid              (_mshrs_1_io_mem_acquire_valid),
    .io_mem_acquire_bits_param         (_mshrs_1_io_mem_acquire_bits_param),
    .io_mem_acquire_bits_address       (_mshrs_1_io_mem_acquire_bits_address),
    .io_mem_grant_valid                (io_mem_grant_valid & io_mem_grant_bits_source == 3'h1),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:62:26, :74:22, :92:{51,79}]
    .io_mem_grant_bits_opcode          (io_mem_grant_bits_opcode),
    .io_mem_grant_bits_param           (io_mem_grant_bits_param),
    .io_mem_grant_bits_size            (io_mem_grant_bits_size),
    .io_mem_grant_bits_sink            (io_mem_grant_bits_sink),
    .io_mem_finish_ready               (io_mem_finish_ready & (beatsLeft_1 ? state_1_1 : ~_mshrs_0_io_mem_finish_valid)),	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:16:61, :60:30, :88:26, :92:24, :94:31, generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .io_mem_finish_valid               (_mshrs_1_io_mem_finish_valid),
    .io_mem_finish_bits_sink           (_mshrs_1_io_mem_finish_bits_sink),
    .io_refill_way_en                  (_mshrs_1_io_refill_way_en),
    .io_refill_addr                    (_mshrs_1_io_refill_addr),
    .io_meta_write_ready               (_meta_write_arb_io_in_1_ready),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:61:30]
    .io_meta_write_valid               (_mshrs_1_io_meta_write_valid),
    .io_meta_write_bits_idx            (_mshrs_1_io_meta_write_bits_idx),
    .io_meta_write_bits_way_en         (_mshrs_1_io_meta_write_bits_way_en),
    .io_meta_write_bits_data_coh_state (_mshrs_1_io_meta_write_bits_data_coh_state),
    .io_meta_write_bits_data_tag       (_mshrs_1_io_meta_write_bits_data_tag),
    .io_replay_ready                   (_replay_arb_io_in_1_ready),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:63:26]
    .io_replay_valid                   (_mshrs_1_io_replay_valid),
    .io_replay_bits_addr               (_mshrs_1_io_replay_bits_addr),
    .io_replay_bits_tag                (_mshrs_1_io_replay_bits_tag),
    .io_replay_bits_cmd                (_mshrs_1_io_replay_bits_cmd),
    .io_replay_bits_size               (_mshrs_1_io_replay_bits_size),
    .io_replay_bits_signed             (_mshrs_1_io_replay_bits_signed),
    .io_replay_bits_data               (_mshrs_1_io_replay_bits_data),
    .io_replay_bits_sdq_id             (_mshrs_1_io_replay_bits_sdq_id),
    .io_wb_req_ready                   (_wb_req_arb_io_in_1_ready),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:62:26]
    .io_wb_req_valid                   (_mshrs_1_io_wb_req_valid),
    .io_wb_req_bits_tag                (_mshrs_1_io_wb_req_bits_tag),
    .io_wb_req_bits_idx                (_mshrs_1_io_wb_req_bits_idx),
    .io_wb_req_bits_param              (_mshrs_1_io_wb_req_bits_param),
    .io_wb_req_bits_way_en             (_mshrs_1_io_wb_req_bits_way_en),
    .io_probe_rdy                      (_mshrs_1_io_probe_rdy)
  );
  ShuttleDCacheMSHR_2 mshrs_2 (	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .clock                             (clock),
    .reset                             (reset),
    .io_req_pri_val                    (_alloc_arb_io_in_2_ready),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:64:25]
    .io_req_pri_rdy                    (_mshrs_2_io_req_pri_rdy),
    .io_req_sec_val                    (_alloc_arb_io_out_ready_T & addr_match_2),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:56:65, :83:{41,52}]
    .io_req_sec_rdy                    (_mshrs_2_io_req_sec_rdy),
    .io_req_bits_addr                  (io_req_bits_addr),
    .io_req_bits_tag                   (io_req_bits_tag),
    .io_req_bits_cmd                   (io_req_bits_cmd),
    .io_req_bits_size                  (io_req_bits_size),
    .io_req_bits_signed                (io_req_bits_signed),
    .io_req_bits_data                  (io_req_bits_data),
    .io_req_bits_tag_match             (io_req_bits_tag_match),
    .io_req_bits_old_meta_coh_state    (io_req_bits_old_meta_coh_state),
    .io_req_bits_old_meta_tag          (io_req_bits_old_meta_tag),
    .io_req_bits_way_en                (io_req_bits_way_en),
    .io_req_bits_sdq_id                (sdq_alloc_id),	// @[src/main/scala/chisel3/util/Mux.scala:50:70]
    .io_probe_addr                     (io_probe_addr),
    .io_idx_match                      (_mshrs_2_io_idx_match),
    .io_tag                            (_mshrs_2_io_tag),
    .io_mem_acquire_ready              (io_mem_acquire_ready & (idle ? ~_GEN : state_2)),	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:16:61, :61:28, :88:26, :92:24, :94:31, generators/rocket-chip/src/main/scala/util/package.scala:253:43]
    .io_mem_acquire_valid              (_mshrs_2_io_mem_acquire_valid),
    .io_mem_acquire_bits_param         (_mshrs_2_io_mem_acquire_bits_param),
    .io_mem_acquire_bits_address       (_mshrs_2_io_mem_acquire_bits_address),
    .io_mem_grant_valid                (io_mem_grant_valid & io_mem_grant_bits_source == 3'h2),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:62:26, :74:22, :92:{51,79}]
    .io_mem_grant_bits_opcode          (io_mem_grant_bits_opcode),
    .io_mem_grant_bits_param           (io_mem_grant_bits_param),
    .io_mem_grant_bits_size            (io_mem_grant_bits_size),
    .io_mem_grant_bits_sink            (io_mem_grant_bits_sink),
    .io_mem_finish_ready               (io_mem_finish_ready & (beatsLeft_1 ? state_1_2 : ~_GEN_3)),	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:16:61, :60:30, :88:26, :92:24, :94:31, generators/rocket-chip/src/main/scala/util/package.scala:253:43]
    .io_mem_finish_valid               (_mshrs_2_io_mem_finish_valid),
    .io_mem_finish_bits_sink           (_mshrs_2_io_mem_finish_bits_sink),
    .io_refill_way_en                  (_mshrs_2_io_refill_way_en),
    .io_refill_addr                    (_mshrs_2_io_refill_addr),
    .io_meta_write_ready               (_meta_write_arb_io_in_2_ready),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:61:30]
    .io_meta_write_valid               (_mshrs_2_io_meta_write_valid),
    .io_meta_write_bits_idx            (_mshrs_2_io_meta_write_bits_idx),
    .io_meta_write_bits_way_en         (_mshrs_2_io_meta_write_bits_way_en),
    .io_meta_write_bits_data_coh_state (_mshrs_2_io_meta_write_bits_data_coh_state),
    .io_meta_write_bits_data_tag       (_mshrs_2_io_meta_write_bits_data_tag),
    .io_replay_ready                   (_replay_arb_io_in_2_ready),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:63:26]
    .io_replay_valid                   (_mshrs_2_io_replay_valid),
    .io_replay_bits_addr               (_mshrs_2_io_replay_bits_addr),
    .io_replay_bits_tag                (_mshrs_2_io_replay_bits_tag),
    .io_replay_bits_cmd                (_mshrs_2_io_replay_bits_cmd),
    .io_replay_bits_size               (_mshrs_2_io_replay_bits_size),
    .io_replay_bits_signed             (_mshrs_2_io_replay_bits_signed),
    .io_replay_bits_data               (_mshrs_2_io_replay_bits_data),
    .io_replay_bits_sdq_id             (_mshrs_2_io_replay_bits_sdq_id),
    .io_wb_req_ready                   (_wb_req_arb_io_in_2_ready),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:62:26]
    .io_wb_req_valid                   (_mshrs_2_io_wb_req_valid),
    .io_wb_req_bits_tag                (_mshrs_2_io_wb_req_bits_tag),
    .io_wb_req_bits_idx                (_mshrs_2_io_wb_req_bits_idx),
    .io_wb_req_bits_param              (_mshrs_2_io_wb_req_bits_param),
    .io_wb_req_bits_way_en             (_mshrs_2_io_wb_req_bits_way_en),
    .io_probe_rdy                      (_mshrs_2_io_probe_rdy)
  );
  ShuttleDCacheMSHR_3 mshrs_3 (	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:74:22]
    .clock                             (clock),
    .reset                             (reset),
    .io_req_pri_val                    (_alloc_arb_io_in_3_ready),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:64:25]
    .io_req_pri_rdy                    (_mshrs_3_io_req_pri_rdy),
    .io_req_sec_val                    (_alloc_arb_io_out_ready_T & addr_match_3),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:56:65, :83:{41,52}]
    .io_req_sec_rdy                    (_mshrs_3_io_req_sec_rdy),
    .io_req_bits_addr                  (io_req_bits_addr),
    .io_req_bits_tag                   (io_req_bits_tag),
    .io_req_bits_cmd                   (io_req_bits_cmd),
    .io_req_bits_size                  (io_req_bits_size),
    .io_req_bits_signed                (io_req_bits_signed),
    .io_req_bits_data                  (io_req_bits_data),
    .io_req_bits_tag_match             (io_req_bits_tag_match),
    .io_req_bits_old_meta_coh_state    (io_req_bits_old_meta_coh_state),
    .io_req_bits_old_meta_tag          (io_req_bits_old_meta_tag),
    .io_req_bits_way_en                (io_req_bits_way_en),
    .io_req_bits_sdq_id                (sdq_alloc_id),	// @[src/main/scala/chisel3/util/Mux.scala:50:70]
    .io_probe_addr                     (io_probe_addr),
    .io_idx_match                      (_mshrs_3_io_idx_match),
    .io_tag                            (_mshrs_3_io_tag),
    .io_mem_acquire_ready              (io_mem_acquire_ready & (idle ? ~_GEN_1 : state_3)),	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:16:61, :61:28, :88:26, :92:24, :94:31, generators/rocket-chip/src/main/scala/util/package.scala:253:43]
    .io_mem_acquire_valid              (_mshrs_3_io_mem_acquire_valid),
    .io_mem_acquire_bits_param         (_mshrs_3_io_mem_acquire_bits_param),
    .io_mem_acquire_bits_address       (_mshrs_3_io_mem_acquire_bits_address),
    .io_mem_grant_valid                (io_mem_grant_valid & io_mem_grant_bits_source == 3'h3),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:62:26, :74:22, :92:{51,79}]
    .io_mem_grant_bits_opcode          (io_mem_grant_bits_opcode),
    .io_mem_grant_bits_param           (io_mem_grant_bits_param),
    .io_mem_grant_bits_size            (io_mem_grant_bits_size),
    .io_mem_grant_bits_sink            (io_mem_grant_bits_sink),
    .io_mem_finish_ready               (io_mem_finish_ready & (beatsLeft_1 ? state_1_3 : ~_GEN_4)),	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:16:61, :60:30, :88:26, :92:24, :94:31, generators/rocket-chip/src/main/scala/util/package.scala:253:43]
    .io_mem_finish_valid               (_mshrs_3_io_mem_finish_valid),
    .io_mem_finish_bits_sink           (_mshrs_3_io_mem_finish_bits_sink),
    .io_refill_way_en                  (_mshrs_3_io_refill_way_en),
    .io_refill_addr                    (_mshrs_3_io_refill_addr),
    .io_meta_write_ready               (_meta_write_arb_io_in_3_ready),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:61:30]
    .io_meta_write_valid               (_mshrs_3_io_meta_write_valid),
    .io_meta_write_bits_idx            (_mshrs_3_io_meta_write_bits_idx),
    .io_meta_write_bits_way_en         (_mshrs_3_io_meta_write_bits_way_en),
    .io_meta_write_bits_data_coh_state (_mshrs_3_io_meta_write_bits_data_coh_state),
    .io_meta_write_bits_data_tag       (_mshrs_3_io_meta_write_bits_data_tag),
    .io_replay_ready                   (_replay_arb_io_in_3_ready),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:63:26]
    .io_replay_valid                   (_mshrs_3_io_replay_valid),
    .io_replay_bits_addr               (_mshrs_3_io_replay_bits_addr),
    .io_replay_bits_tag                (_mshrs_3_io_replay_bits_tag),
    .io_replay_bits_cmd                (_mshrs_3_io_replay_bits_cmd),
    .io_replay_bits_size               (_mshrs_3_io_replay_bits_size),
    .io_replay_bits_signed             (_mshrs_3_io_replay_bits_signed),
    .io_replay_bits_data               (_mshrs_3_io_replay_bits_data),
    .io_replay_bits_sdq_id             (_mshrs_3_io_replay_bits_sdq_id),
    .io_wb_req_ready                   (_wb_req_arb_io_in_3_ready),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:62:26]
    .io_wb_req_valid                   (_mshrs_3_io_wb_req_valid),
    .io_wb_req_bits_tag                (_mshrs_3_io_wb_req_bits_tag),
    .io_wb_req_bits_idx                (_mshrs_3_io_wb_req_bits_idx),
    .io_wb_req_bits_param              (_mshrs_3_io_wb_req_bits_param),
    .io_wb_req_bits_way_en             (_mshrs_3_io_wb_req_bits_way_en),
    .io_probe_rdy                      (_mshrs_3_io_probe_rdy)
  );
  Arbiter1_Bool mmio_alloc_arb (	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:113:30]
    .io_in_0_ready (_mmio_alloc_arb_io_in_0_ready),
    .io_out_ready  (io_req_valid & ~cacheable)	// @[generators/rocket-chip/src/main/scala/tilelink/Parameters.scala:685:42, generators/shuttle/src/main/scala/dmem/MSHRs.scala:143:{47,50}]
  );
  Arbiter1_ShuttleDMemResp resp_arb (	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:115:24]
    .io_in_0_ready         (_resp_arb_io_in_0_ready),
    .io_in_0_valid         (_mmios_0_io_resp_valid),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:122:22]
    .io_in_0_bits_has_data (_mmios_0_io_resp_bits_has_data),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:122:22]
    .io_in_0_bits_tag      (_mmios_0_io_resp_bits_tag),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:122:22]
    .io_in_0_bits_data     (_mmios_0_io_resp_bits_data),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:122:22]
    .io_in_0_bits_size     (_mmios_0_io_resp_bits_size),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:122:22]
    .io_out_ready          (io_resp_ready),
    .io_out_valid          (io_resp_valid),
    .io_out_bits_has_data  (io_resp_bits_has_data),
    .io_out_bits_tag       (io_resp_bits_tag),
    .io_out_bits_data      (io_resp_bits_data),
    .io_out_bits_size      (io_resp_bits_size)
  );
  IOHandler mmios_0 (	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:122:22]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_mmios_0_io_req_ready),
    .io_req_valid               (_mmio_alloc_arb_io_in_0_ready),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:113:30]
    .io_req_bits_addr           (io_req_bits_addr),
    .io_req_bits_tag            (io_req_bits_tag),
    .io_req_bits_cmd            (io_req_bits_cmd),
    .io_req_bits_size           (io_req_bits_size),
    .io_req_bits_signed         (io_req_bits_signed),
    .io_req_bits_data           (io_req_data),
    .io_resp_ready              (_resp_arb_io_in_0_ready),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:115:24]
    .io_resp_valid              (_mmios_0_io_resp_valid),
    .io_resp_bits_has_data      (_mmios_0_io_resp_bits_has_data),
    .io_resp_bits_tag           (_mmios_0_io_resp_bits_tag),
    .io_resp_bits_data          (_mmios_0_io_resp_bits_data),
    .io_resp_bits_size          (_mmios_0_io_resp_bits_size),
    .io_mem_access_ready        (io_mem_acquire_ready & (idle ? ~_GEN_0 : state_4)),	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:16:61, :61:28, :88:26, :92:24, :94:31, generators/rocket-chip/src/main/scala/util/package.scala:253:43]
    .io_mem_access_valid        (_mmios_0_io_mem_access_valid),
    .io_mem_access_bits_opcode  (_mmios_0_io_mem_access_bits_opcode),
    .io_mem_access_bits_param   (_mmios_0_io_mem_access_bits_param),
    .io_mem_access_bits_size    (_mmios_0_io_mem_access_bits_size),
    .io_mem_access_bits_source  (_mmios_0_io_mem_access_bits_source),
    .io_mem_access_bits_address (_mmios_0_io_mem_access_bits_address),
    .io_mem_access_bits_mask    (_mmios_0_io_mem_access_bits_mask),
    .io_mem_access_bits_data    (_mmios_0_io_mem_access_bits_data),
    .io_mem_ack_valid           (io_mem_grant_valid & io_mem_grant_bits_source == 3'h4),	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:133:{49,77}, src/main/scala/chisel3/util/Mux.scala:50:70]
    .io_mem_ack_bits_data       (io_mem_grant_bits_data),
    .io_store_pending           (_mmios_0_io_store_pending)
  );
  assign io_req_ready = _io_req_ready_output;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :151:22]
  assign io_secondary_miss = _io_secondary_miss_T | addr_match_2 | addr_match_3 | _io_secondary_miss_T_3 | slot_match_2 | slot_match_3;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :56:65, :105:63, :108:{90,117}, :154:48]
  assign io_mem_acquire_valid = _io_mem_acquire_valid_output;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:96:24, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
  assign io_mem_acquire_bits_opcode = (_GEN_2 ? 3'h6 : 3'h0) | (muxState_4 ? _mmios_0_io_mem_access_bits_opcode : 3'h0);	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :62:26, :74:22, :122:22, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_mem_acquire_bits_param = (muxState_0 ? _mshrs_0_io_mem_acquire_bits_param : 3'h0) | (muxState_1 ? _mshrs_1_io_mem_acquire_bits_param : 3'h0) | (muxState_2 ? _mshrs_2_io_mem_acquire_bits_param : 3'h0) | (muxState_3 ? _mshrs_3_io_mem_acquire_bits_param : 3'h0) | (muxState_4 ? _mmios_0_io_mem_access_bits_param : 3'h0);	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :62:26, :74:22, :122:22, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_mem_acquire_bits_size = (_GEN_2 ? 4'h6 : 4'h0) | (muxState_4 ? _mmios_0_io_mem_access_bits_size : 4'h0);	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :74:22, :122:22, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_mem_acquire_bits_source = {1'h0, muxState_2, muxState_1} | (muxState_3 ? 3'h3 : 3'h0) | (muxState_4 ? _mmios_0_io_mem_access_bits_source : 3'h0);	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :62:26, :74:22, :122:22, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_mem_acquire_bits_address = (muxState_0 ? _mshrs_0_io_mem_acquire_bits_address : 32'h0) | (muxState_1 ? _mshrs_1_io_mem_acquire_bits_address : 32'h0) | (muxState_2 ? _mshrs_2_io_mem_acquire_bits_address : 32'h0) | (muxState_3 ? _mshrs_3_io_mem_acquire_bits_address : 32'h0) | (muxState_4 ? _mmios_0_io_mem_access_bits_address : 32'h0);	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :74:22, :122:22, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_mem_acquire_bits_mask = {8{muxState_0}} | {8{muxState_1}} | {8{muxState_2}} | {8{muxState_3}} | (muxState_4 ? _mmios_0_io_mem_access_bits_mask : 8'h0);	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :122:22, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_mem_acquire_bits_data = muxState_4 ? _mmios_0_io_mem_access_bits_data : 64'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :74:22, :122:22, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_mem_finish_valid = _io_mem_finish_valid_output;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:96:24, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7]
  assign io_mem_finish_bits_sink = ((beatsLeft_1 ? state_1_0 : _mshrs_0_io_mem_finish_valid) ? _mshrs_0_io_mem_finish_bits_sink : 4'h0) | ((beatsLeft_1 ? state_1_1 : winner_1_1) ? _mshrs_1_io_mem_finish_bits_sink : 4'h0) | ((beatsLeft_1 ? state_1_2 : winner_1_2) ? _mshrs_2_io_mem_finish_bits_sink : 4'h0) | ((beatsLeft_1 ? state_1_3 : winner_1_3) ? _mshrs_3_io_mem_finish_bits_sink : 4'h0);	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :71:69, :88:26, :89:25, generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :74:22, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_refill_way_en = _GEN_6[io_mem_grant_bits_source[1:0]];	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :155:13]
  assign io_refill_addr = _GEN_7[io_mem_grant_bits_source[1:0]];	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :155:13]
  assign io_replay_valid = _replay_arb_io_out_valid;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :63:26]
  assign io_replay_bits_cmd = _replay_arb_io_out_bits_cmd;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :63:26]
  assign io_replay_way = (_replay_arb_io_chosen == 2'h0 ? _mshrs_0_io_meta_write_bits_way_en : 4'h0) | (_replay_arb_io_chosen == 2'h1 ? _mshrs_1_io_meta_write_bits_way_en : 4'h0) | (_replay_arb_io_chosen == 2'h2 ? _mshrs_2_io_meta_write_bits_way_en : 4'h0) | ((&_replay_arb_io_chosen) ? _mshrs_3_io_meta_write_bits_way_en : 4'h0);	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :63:26, :74:22, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_probe_rdy = ~(~_mshrs_3_io_probe_rdy | ~_mshrs_2_io_probe_rdy | ~_mshrs_1_io_probe_rdy | ~_mshrs_0_io_probe_rdy);	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :71:16, :74:22, :100:{11,31,46}]
  assign io_fence_rdy = ~(~_mmios_0_io_req_ready | ~_mshrs_3_io_req_pri_rdy | ~_mshrs_2_io_req_pri_rdy | ~_mshrs_1_io_req_pri_rdy | ~_mshrs_0_io_req_pri_rdy);	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :70:16, :74:22, :99:{11,33,48}, :122:22, :137:{11,31,46}]
  assign io_store_pending = (|sdq_val) | _mmios_0_io_store_pending;	// @[generators/shuttle/src/main/scala/dmem/MSHRs.scala:13:7, :41:24, :122:22, :148:{31,39}]
endmodule

