<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Frames src/hotspot/share/c1/c1_LIRAssembler.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
    <script type="text/javascript" src="../../../../navigation.js"></script>
  </head>
<body onkeypress="keypress(event);">
<a name="0"></a>
<hr />
<pre>  1 /*
<a name="1" id="anc1"></a><span class="line-modified">  2  * Copyright (c) 2000, 2018, Oracle and/or its affiliates. All rights reserved.</span>
  3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  4  *
  5  * This code is free software; you can redistribute it and/or modify it
  6  * under the terms of the GNU General Public License version 2 only, as
  7  * published by the Free Software Foundation.
  8  *
  9  * This code is distributed in the hope that it will be useful, but WITHOUT
 10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 12  * version 2 for more details (a copy is included in the LICENSE file that
 13  * accompanied this code).
 14  *
 15  * You should have received a copy of the GNU General Public License version
 16  * 2 along with this work; if not, write to the Free Software Foundation,
 17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 18  *
 19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 20  * or visit www.oracle.com if you need additional information or have any
 21  * questions.
 22  *
 23  */
 24 
 25 #include &quot;precompiled.hpp&quot;
 26 #include &quot;asm/assembler.inline.hpp&quot;
 27 #include &quot;c1/c1_Compilation.hpp&quot;
 28 #include &quot;c1/c1_Instruction.hpp&quot;
 29 #include &quot;c1/c1_InstructionPrinter.hpp&quot;
 30 #include &quot;c1/c1_LIRAssembler.hpp&quot;
 31 #include &quot;c1/c1_MacroAssembler.hpp&quot;
 32 #include &quot;c1/c1_ValueStack.hpp&quot;
 33 #include &quot;ci/ciInstance.hpp&quot;
<a name="2" id="anc2"></a>
 34 #include &quot;gc/shared/barrierSet.hpp&quot;
 35 #include &quot;runtime/os.hpp&quot;
<a name="3" id="anc3"></a>
 36 
 37 void LIR_Assembler::patching_epilog(PatchingStub* patch, LIR_PatchCode patch_code, Register obj, CodeEmitInfo* info) {
 38   // We must have enough patching space so that call can be inserted.
 39   // We cannot use fat nops here, since the concurrent code rewrite may transiently
 40   // create the illegal instruction sequence.
 41   while ((intx) _masm-&gt;pc() - (intx) patch-&gt;pc_start() &lt; NativeGeneralJump::instruction_size) {
 42     _masm-&gt;nop();
 43   }
 44   patch-&gt;install(_masm, patch_code, obj, info);
 45   append_code_stub(patch);
 46 
 47 #ifdef ASSERT
 48   Bytecodes::Code code = info-&gt;scope()-&gt;method()-&gt;java_code_at_bci(info-&gt;stack()-&gt;bci());
 49   if (patch-&gt;id() == PatchingStub::access_field_id) {
 50     switch (code) {
 51       case Bytecodes::_putstatic:
 52       case Bytecodes::_getstatic:
 53       case Bytecodes::_putfield:
 54       case Bytecodes::_getfield:
 55         break;
 56       default:
 57         ShouldNotReachHere();
 58     }
 59   } else if (patch-&gt;id() == PatchingStub::load_klass_id) {
 60     switch (code) {
 61       case Bytecodes::_new:
<a name="4" id="anc4"></a>
 62       case Bytecodes::_anewarray:
 63       case Bytecodes::_multianewarray:
 64       case Bytecodes::_instanceof:
 65       case Bytecodes::_checkcast:
 66         break;
 67       default:
 68         ShouldNotReachHere();
 69     }
 70   } else if (patch-&gt;id() == PatchingStub::load_mirror_id) {
 71     switch (code) {
 72       case Bytecodes::_putstatic:
 73       case Bytecodes::_getstatic:
 74       case Bytecodes::_ldc:
 75       case Bytecodes::_ldc_w:
 76         break;
 77       default:
 78         ShouldNotReachHere();
 79     }
 80   } else if (patch-&gt;id() == PatchingStub::load_appendix_id) {
 81     Bytecodes::Code bc_raw = info-&gt;scope()-&gt;method()-&gt;raw_code_at_bci(info-&gt;stack()-&gt;bci());
 82     assert(Bytecodes::has_optional_appendix(bc_raw), &quot;unexpected appendix resolution&quot;);
 83   } else {
 84     ShouldNotReachHere();
 85   }
 86 #endif
 87 }
 88 
 89 PatchingStub::PatchID LIR_Assembler::patching_id(CodeEmitInfo* info) {
 90   IRScope* scope = info-&gt;scope();
 91   Bytecodes::Code bc_raw = scope-&gt;method()-&gt;raw_code_at_bci(info-&gt;stack()-&gt;bci());
 92   if (Bytecodes::has_optional_appendix(bc_raw)) {
 93     return PatchingStub::load_appendix_id;
 94   }
 95   return PatchingStub::load_mirror_id;
 96 }
 97 
 98 //---------------------------------------------------------------
 99 
100 
101 LIR_Assembler::LIR_Assembler(Compilation* c):
102    _masm(c-&gt;masm())
103  , _bs(BarrierSet::barrier_set())
104  , _compilation(c)
105  , _frame_map(c-&gt;frame_map())
106  , _current_block(NULL)
107  , _pending_non_safepoint(NULL)
108  , _pending_non_safepoint_offset(0)
109 {
110   _slow_case_stubs = new CodeStubList();
111 }
112 
113 
114 LIR_Assembler::~LIR_Assembler() {
115   // The unwind handler label may be unnbound if this destructor is invoked because of a bail-out.
116   // Reset it here to avoid an assertion.
117   _unwind_handler_entry.reset();
<a name="5" id="anc5"></a>
118 }
119 
120 
121 void LIR_Assembler::check_codespace() {
122   CodeSection* cs = _masm-&gt;code_section();
123   if (cs-&gt;remaining() &lt; (int)(NOT_LP64(1*K)LP64_ONLY(2*K))) {
124     BAILOUT(&quot;CodeBuffer overflow&quot;);
125   }
126 }
127 
128 
129 void LIR_Assembler::append_code_stub(CodeStub* stub) {
130   _slow_case_stubs-&gt;append(stub);
131 }
132 
133 void LIR_Assembler::emit_stubs(CodeStubList* stub_list) {
134   for (int m = 0; m &lt; stub_list-&gt;length(); m++) {
135     CodeStub* s = stub_list-&gt;at(m);
136 
137     check_codespace();
138     CHECK_BAILOUT();
139 
140 #ifndef PRODUCT
141     if (CommentedAssembly) {
142       stringStream st;
143       s-&gt;print_name(&amp;st);
144       st.print(&quot; slow case&quot;);
145       _masm-&gt;block_comment(st.as_string());
146     }
147 #endif
148     s-&gt;emit_code(this);
149 #ifdef ASSERT
150     s-&gt;assert_no_unbound_labels();
151 #endif
152   }
153 }
154 
155 
156 void LIR_Assembler::emit_slow_case_stubs() {
157   emit_stubs(_slow_case_stubs);
158 }
159 
160 
161 bool LIR_Assembler::needs_icache(ciMethod* method) const {
162   return !method-&gt;is_static();
163 }
164 
165 bool LIR_Assembler::needs_clinit_barrier_on_entry(ciMethod* method) const {
166   return VM_Version::supports_fast_class_init_checks() &amp;&amp; method-&gt;needs_clinit_barrier();
167 }
168 
169 int LIR_Assembler::code_offset() const {
170   return _masm-&gt;offset();
171 }
172 
173 
174 address LIR_Assembler::pc() const {
175   return _masm-&gt;pc();
176 }
177 
178 // To bang the stack of this compiled method we use the stack size
179 // that the interpreter would need in case of a deoptimization. This
180 // removes the need to bang the stack in the deoptimization blob which
181 // in turn simplifies stack overflow handling.
182 int LIR_Assembler::bang_size_in_bytes() const {
183   return MAX2(initial_frame_size_in_bytes() + os::extra_bang_size_in_bytes(), _compilation-&gt;interpreter_frame_size());
184 }
185 
186 void LIR_Assembler::emit_exception_entries(ExceptionInfoList* info_list) {
187   for (int i = 0; i &lt; info_list-&gt;length(); i++) {
188     XHandlers* handlers = info_list-&gt;at(i)-&gt;exception_handlers();
189 
190     for (int j = 0; j &lt; handlers-&gt;length(); j++) {
191       XHandler* handler = handlers-&gt;handler_at(j);
192       assert(handler-&gt;lir_op_id() != -1, &quot;handler not processed by LinearScan&quot;);
193       assert(handler-&gt;entry_code() == NULL ||
194              handler-&gt;entry_code()-&gt;instructions_list()-&gt;last()-&gt;code() == lir_branch ||
195              handler-&gt;entry_code()-&gt;instructions_list()-&gt;last()-&gt;code() == lir_delay_slot, &quot;last operation must be branch&quot;);
196 
197       if (handler-&gt;entry_pco() == -1) {
198         // entry code not emitted yet
199         if (handler-&gt;entry_code() != NULL &amp;&amp; handler-&gt;entry_code()-&gt;instructions_list()-&gt;length() &gt; 1) {
200           handler-&gt;set_entry_pco(code_offset());
201           if (CommentedAssembly) {
202             _masm-&gt;block_comment(&quot;Exception adapter block&quot;);
203           }
204           emit_lir_list(handler-&gt;entry_code());
205         } else {
206           handler-&gt;set_entry_pco(handler-&gt;entry_block()-&gt;exception_handler_pco());
207         }
208 
209         assert(handler-&gt;entry_pco() != -1, &quot;must be set now&quot;);
210       }
211     }
212   }
213 }
214 
215 
216 void LIR_Assembler::emit_code(BlockList* hir) {
217   if (PrintLIR) {
218     print_LIR(hir);
219   }
220 
221   int n = hir-&gt;length();
222   for (int i = 0; i &lt; n; i++) {
223     emit_block(hir-&gt;at(i));
224     CHECK_BAILOUT();
225   }
226 
227   flush_debug_info(code_offset());
228 
229   DEBUG_ONLY(check_no_unbound_labels());
230 }
231 
232 
233 void LIR_Assembler::emit_block(BlockBegin* block) {
234   if (block-&gt;is_set(BlockBegin::backward_branch_target_flag)) {
235     align_backward_branch_target();
236   }
237 
238   // if this block is the start of an exception handler, record the
239   // PC offset of the first instruction for later construction of
240   // the ExceptionHandlerTable
241   if (block-&gt;is_set(BlockBegin::exception_entry_flag)) {
242     block-&gt;set_exception_handler_pco(code_offset());
243   }
244 
245 #ifndef PRODUCT
246   if (PrintLIRWithAssembly) {
247     // don&#39;t print Phi&#39;s
248     InstructionPrinter ip(false);
249     block-&gt;print(ip);
250   }
251 #endif /* PRODUCT */
252 
253   assert(block-&gt;lir() != NULL, &quot;must have LIR&quot;);
254   X86_ONLY(assert(_masm-&gt;rsp_offset() == 0, &quot;frame size should be fixed&quot;));
255 
256 #ifndef PRODUCT
257   if (CommentedAssembly) {
258     stringStream st;
259     st.print_cr(&quot; block B%d [%d, %d]&quot;, block-&gt;block_id(), block-&gt;bci(), block-&gt;end()-&gt;printable_bci());
260     _masm-&gt;block_comment(st.as_string());
261   }
262 #endif
263 
264   emit_lir_list(block-&gt;lir());
265 
266   X86_ONLY(assert(_masm-&gt;rsp_offset() == 0, &quot;frame size should be fixed&quot;));
267 }
268 
269 
270 void LIR_Assembler::emit_lir_list(LIR_List* list) {
271   peephole(list);
272 
273   int n = list-&gt;length();
274   for (int i = 0; i &lt; n; i++) {
275     LIR_Op* op = list-&gt;at(i);
276 
277     check_codespace();
278     CHECK_BAILOUT();
279 
280 #ifndef PRODUCT
281     if (CommentedAssembly) {
282       // Don&#39;t record out every op since that&#39;s too verbose.  Print
283       // branches since they include block and stub names.  Also print
284       // patching moves since they generate funny looking code.
285       if (op-&gt;code() == lir_branch ||
286           (op-&gt;code() == lir_move &amp;&amp; op-&gt;as_Op1()-&gt;patch_code() != lir_patch_none) ||
287           (op-&gt;code() == lir_leal &amp;&amp; op-&gt;as_Op1()-&gt;patch_code() != lir_patch_none)) {
288         stringStream st;
289         op-&gt;print_on(&amp;st);
290         _masm-&gt;block_comment(st.as_string());
291       }
292     }
293     if (PrintLIRWithAssembly) {
294       // print out the LIR operation followed by the resulting assembly
295       list-&gt;at(i)-&gt;print(); tty-&gt;cr();
296     }
297 #endif /* PRODUCT */
298 
299     op-&gt;emit_code(this);
300 
301     if (compilation()-&gt;debug_info_recorder()-&gt;recording_non_safepoints()) {
302       process_debug_info(op);
303     }
304 
305 #ifndef PRODUCT
306     if (PrintLIRWithAssembly) {
307       _masm-&gt;code()-&gt;decode();
308     }
309 #endif /* PRODUCT */
310   }
311 }
312 
313 #ifdef ASSERT
314 void LIR_Assembler::check_no_unbound_labels() {
315   CHECK_BAILOUT();
316 
317   for (int i = 0; i &lt; _branch_target_blocks.length() - 1; i++) {
318     if (!_branch_target_blocks.at(i)-&gt;label()-&gt;is_bound()) {
319       tty-&gt;print_cr(&quot;label of block B%d is not bound&quot;, _branch_target_blocks.at(i)-&gt;block_id());
320       assert(false, &quot;unbound label&quot;);
321     }
322   }
323 }
324 #endif
325 
326 //----------------------------------debug info--------------------------------
327 
328 
329 void LIR_Assembler::add_debug_info_for_branch(CodeEmitInfo* info) {
330   int pc_offset = code_offset();
331   flush_debug_info(pc_offset);
332   info-&gt;record_debug_info(compilation()-&gt;debug_info_recorder(), pc_offset);
333   if (info-&gt;exception_handlers() != NULL) {
334     compilation()-&gt;add_exception_handlers_for_pco(pc_offset, info-&gt;exception_handlers());
335   }
336 }
337 
338 
<a name="6" id="anc6"></a><span class="line-modified">339 void LIR_Assembler::add_call_info(int pc_offset, CodeEmitInfo* cinfo) {</span>
340   flush_debug_info(pc_offset);
<a name="7" id="anc7"></a><span class="line-modified">341   cinfo-&gt;record_debug_info(compilation()-&gt;debug_info_recorder(), pc_offset);</span>
342   if (cinfo-&gt;exception_handlers() != NULL) {
343     compilation()-&gt;add_exception_handlers_for_pco(pc_offset, cinfo-&gt;exception_handlers());
344   }
345 }
346 
347 static ValueStack* debug_info(Instruction* ins) {
348   StateSplit* ss = ins-&gt;as_StateSplit();
349   if (ss != NULL) return ss-&gt;state();
350   return ins-&gt;state_before();
351 }
352 
353 void LIR_Assembler::process_debug_info(LIR_Op* op) {
354   Instruction* src = op-&gt;source();
355   if (src == NULL)  return;
356   int pc_offset = code_offset();
357   if (_pending_non_safepoint == src) {
358     _pending_non_safepoint_offset = pc_offset;
359     return;
360   }
361   ValueStack* vstack = debug_info(src);
362   if (vstack == NULL)  return;
363   if (_pending_non_safepoint != NULL) {
364     // Got some old debug info.  Get rid of it.
365     if (debug_info(_pending_non_safepoint) == vstack) {
366       _pending_non_safepoint_offset = pc_offset;
367       return;
368     }
369     if (_pending_non_safepoint_offset &lt; pc_offset) {
370       record_non_safepoint_debug_info();
371     }
372     _pending_non_safepoint = NULL;
373   }
374   // Remember the debug info.
375   if (pc_offset &gt; compilation()-&gt;debug_info_recorder()-&gt;last_pc_offset()) {
376     _pending_non_safepoint = src;
377     _pending_non_safepoint_offset = pc_offset;
378   }
379 }
380 
381 // Index caller states in s, where 0 is the oldest, 1 its callee, etc.
382 // Return NULL if n is too large.
383 // Returns the caller_bci for the next-younger state, also.
384 static ValueStack* nth_oldest(ValueStack* s, int n, int&amp; bci_result) {
385   ValueStack* t = s;
386   for (int i = 0; i &lt; n; i++) {
387     if (t == NULL)  break;
388     t = t-&gt;caller_state();
389   }
390   if (t == NULL)  return NULL;
391   for (;;) {
392     ValueStack* tc = t-&gt;caller_state();
393     if (tc == NULL)  return s;
394     t = tc;
395     bci_result = tc-&gt;bci();
396     s = s-&gt;caller_state();
397   }
398 }
399 
400 void LIR_Assembler::record_non_safepoint_debug_info() {
401   int         pc_offset = _pending_non_safepoint_offset;
402   ValueStack* vstack    = debug_info(_pending_non_safepoint);
403   int         bci       = vstack-&gt;bci();
404 
405   DebugInformationRecorder* debug_info = compilation()-&gt;debug_info_recorder();
406   assert(debug_info-&gt;recording_non_safepoints(), &quot;sanity&quot;);
407 
408   debug_info-&gt;add_non_safepoint(pc_offset);
409 
410   // Visit scopes from oldest to youngest.
411   for (int n = 0; ; n++) {
412     int s_bci = bci;
413     ValueStack* s = nth_oldest(vstack, n, s_bci);
414     if (s == NULL)  break;
415     IRScope* scope = s-&gt;scope();
416     //Always pass false for reexecute since these ScopeDescs are never used for deopt
417     methodHandle null_mh;
418     debug_info-&gt;describe_scope(pc_offset, null_mh, scope-&gt;method(), s-&gt;bci(), false/*reexecute*/);
419   }
420 
421   debug_info-&gt;end_non_safepoint(pc_offset);
422 }
423 
424 
425 ImplicitNullCheckStub* LIR_Assembler::add_debug_info_for_null_check_here(CodeEmitInfo* cinfo) {
426   return add_debug_info_for_null_check(code_offset(), cinfo);
427 }
428 
429 ImplicitNullCheckStub* LIR_Assembler::add_debug_info_for_null_check(int pc_offset, CodeEmitInfo* cinfo) {
430   ImplicitNullCheckStub* stub = new ImplicitNullCheckStub(pc_offset, cinfo);
431   append_code_stub(stub);
432   return stub;
433 }
434 
435 void LIR_Assembler::add_debug_info_for_div0_here(CodeEmitInfo* info) {
436   add_debug_info_for_div0(code_offset(), info);
437 }
438 
439 void LIR_Assembler::add_debug_info_for_div0(int pc_offset, CodeEmitInfo* cinfo) {
440   DivByZeroStub* stub = new DivByZeroStub(pc_offset, cinfo);
441   append_code_stub(stub);
442 }
443 
444 void LIR_Assembler::emit_rtcall(LIR_OpRTCall* op) {
445   rt_call(op-&gt;result_opr(), op-&gt;addr(), op-&gt;arguments(), op-&gt;tmp(), op-&gt;info());
446 }
447 
448 
449 void LIR_Assembler::emit_call(LIR_OpJavaCall* op) {
450   verify_oop_map(op-&gt;info());
451 
452   // must align calls sites, otherwise they can&#39;t be updated atomically
453   align_call(op-&gt;code());
454 
455   // emit the static call stub stuff out of line
456   emit_static_call_stub();
457   CHECK_BAILOUT();
458 
459   switch (op-&gt;code()) {
460   case lir_static_call:
461   case lir_dynamic_call:
462     call(op, relocInfo::static_call_type);
463     break;
464   case lir_optvirtual_call:
465     call(op, relocInfo::opt_virtual_call_type);
466     break;
467   case lir_icvirtual_call:
468     ic_call(op);
469     break;
470   case lir_virtual_call:
471     vtable_call(op);
472     break;
473   default:
474     fatal(&quot;unexpected op code: %s&quot;, op-&gt;name());
475     break;
476   }
477 
478   // JSR 292
479   // Record if this method has MethodHandle invokes.
480   if (op-&gt;is_method_handle_invoke()) {
481     compilation()-&gt;set_has_method_handle_invokes(true);
482   }
483 
<a name="8" id="anc8"></a>





484 #if defined(IA32) &amp;&amp; defined(TIERED)
485   // C2 leave fpu stack dirty clean it
486   if (UseSSE &lt; 2) {
487     int i;
488     for ( i = 1; i &lt;= 7 ; i++ ) {
489       ffree(i);
490     }
491     if (!op-&gt;result_opr()-&gt;is_float_kind()) {
492       ffree(0);
493     }
494   }
495 #endif // X86 &amp;&amp; TIERED
496 }
497 
498 
499 void LIR_Assembler::emit_opLabel(LIR_OpLabel* op) {
500   _masm-&gt;bind (*(op-&gt;label()));
501 }
502 
503 
504 void LIR_Assembler::emit_op1(LIR_Op1* op) {
505   switch (op-&gt;code()) {
506     case lir_move:
507       if (op-&gt;move_kind() == lir_move_volatile) {
508         assert(op-&gt;patch_code() == lir_patch_none, &quot;can&#39;t patch volatiles&quot;);
509         volatile_move_op(op-&gt;in_opr(), op-&gt;result_opr(), op-&gt;type(), op-&gt;info());
510       } else {
511         move_op(op-&gt;in_opr(), op-&gt;result_opr(), op-&gt;type(),
512                 op-&gt;patch_code(), op-&gt;info(), op-&gt;pop_fpu_stack(),
513                 op-&gt;move_kind() == lir_move_unaligned,
514                 op-&gt;move_kind() == lir_move_wide);
515       }
516       break;
517 
518     case lir_roundfp: {
519       LIR_OpRoundFP* round_op = op-&gt;as_OpRoundFP();
520       roundfp_op(round_op-&gt;in_opr(), round_op-&gt;tmp(), round_op-&gt;result_opr(), round_op-&gt;pop_fpu_stack());
521       break;
522     }
523 
524     case lir_return:
525       return_op(op-&gt;in_opr());
526       break;
527 
528     case lir_safepoint:
529       if (compilation()-&gt;debug_info_recorder()-&gt;last_pc_offset() == code_offset()) {
530         _masm-&gt;nop();
531       }
532       safepoint_poll(op-&gt;in_opr(), op-&gt;info());
533       break;
534 
535 #ifdef IA32
536     case lir_fxch:
537       fxch(op-&gt;in_opr()-&gt;as_jint());
538       break;
539 
540     case lir_fld:
541       fld(op-&gt;in_opr()-&gt;as_jint());
542       break;
543 #endif // IA32
544 
545     case lir_branch:
546       break;
547 
548     case lir_push:
549       push(op-&gt;in_opr());
550       break;
551 
552     case lir_pop:
553       pop(op-&gt;in_opr());
554       break;
555 
556     case lir_leal:
557       leal(op-&gt;in_opr(), op-&gt;result_opr(), op-&gt;patch_code(), op-&gt;info());
558       break;
559 
560     case lir_null_check: {
561       ImplicitNullCheckStub* stub = add_debug_info_for_null_check_here(op-&gt;info());
562 
563       if (op-&gt;in_opr()-&gt;is_single_cpu()) {
564         _masm-&gt;null_check(op-&gt;in_opr()-&gt;as_register(), stub-&gt;entry());
565       } else {
566         Unimplemented();
567       }
568       break;
569     }
570 
571     case lir_monaddr:
572       monitor_address(op-&gt;in_opr()-&gt;as_constant_ptr()-&gt;as_jint(), op-&gt;result_opr());
573       break;
574 
575 #ifdef SPARC
576     case lir_pack64:
577       pack64(op-&gt;in_opr(), op-&gt;result_opr());
578       break;
579 
580     case lir_unpack64:
581       unpack64(op-&gt;in_opr(), op-&gt;result_opr());
582       break;
583 #endif
584 
585     case lir_unwind:
586       unwind_op(op-&gt;in_opr());
587       break;
588 
589     default:
590       Unimplemented();
591       break;
592   }
593 }
594 
<a name="9" id="anc9"></a>






































































































































595 
596 void LIR_Assembler::emit_op0(LIR_Op0* op) {
597   switch (op-&gt;code()) {
598     case lir_nop:
599       assert(op-&gt;info() == NULL, &quot;not supported&quot;);
600       _masm-&gt;nop();
601       break;
602 
603     case lir_label:
604       Unimplemented();
605       break;
606 
<a name="10" id="anc10"></a><span class="line-modified">607     case lir_std_entry:</span>
<span class="line-removed">608       // init offsets</span>
<span class="line-removed">609       offsets()-&gt;set_value(CodeOffsets::OSR_Entry, _masm-&gt;offset());</span>
<span class="line-removed">610       _masm-&gt;align(CodeEntryAlignment);</span>
<span class="line-removed">611       if (needs_icache(compilation()-&gt;method())) {</span>
<span class="line-removed">612         check_icache();</span>
<span class="line-removed">613       }</span>
<span class="line-removed">614       offsets()-&gt;set_value(CodeOffsets::Verified_Entry, _masm-&gt;offset());</span>
<span class="line-removed">615       _masm-&gt;verified_entry();</span>
<span class="line-removed">616       if (needs_clinit_barrier_on_entry(compilation()-&gt;method())) {</span>
<span class="line-removed">617         clinit_barrier(compilation()-&gt;method());</span>
<span class="line-removed">618       }</span>
<span class="line-removed">619       build_frame();</span>
620       offsets()-&gt;set_value(CodeOffsets::Frame_Complete, _masm-&gt;offset());
621       break;
622 
623     case lir_osr_entry:
624       offsets()-&gt;set_value(CodeOffsets::OSR_Entry, _masm-&gt;offset());
625       osr_entry();
626       break;
627 
628 #ifdef IA32
629     case lir_fpop_raw:
630       fpop();
631       break;
632 #endif // IA32
633 
634     case lir_breakpoint:
635       breakpoint();
636       break;
637 
638     case lir_membar:
639       membar();
640       break;
641 
642     case lir_membar_acquire:
643       membar_acquire();
644       break;
645 
646     case lir_membar_release:
647       membar_release();
648       break;
649 
650     case lir_membar_loadload:
651       membar_loadload();
652       break;
653 
654     case lir_membar_storestore:
655       membar_storestore();
656       break;
657 
658     case lir_membar_loadstore:
659       membar_loadstore();
660       break;
661 
662     case lir_membar_storeload:
663       membar_storeload();
664       break;
665 
666     case lir_get_thread:
667       get_thread(op-&gt;result_opr());
668       break;
669 
670     case lir_on_spin_wait:
671       on_spin_wait();
672       break;
673 
<a name="11" id="anc11"></a>



674     default:
675       ShouldNotReachHere();
676       break;
677   }
678 }
679 
680 
681 void LIR_Assembler::emit_op2(LIR_Op2* op) {
682   switch (op-&gt;code()) {
683     case lir_cmp:
684       if (op-&gt;info() != NULL) {
685         assert(op-&gt;in_opr1()-&gt;is_address() || op-&gt;in_opr2()-&gt;is_address(),
686                &quot;shouldn&#39;t be codeemitinfo for non-address operands&quot;);
687         add_debug_info_for_null_check_here(op-&gt;info()); // exception possible
688       }
689       comp_op(op-&gt;condition(), op-&gt;in_opr1(), op-&gt;in_opr2(), op);
690       break;
691 
692     case lir_cmp_l2i:
693     case lir_cmp_fd2i:
694     case lir_ucmp_fd2i:
695       comp_fl2i(op-&gt;code(), op-&gt;in_opr1(), op-&gt;in_opr2(), op-&gt;result_opr(), op);
696       break;
697 
698     case lir_cmove:
699       cmove(op-&gt;condition(), op-&gt;in_opr1(), op-&gt;in_opr2(), op-&gt;result_opr(), op-&gt;type());
700       break;
701 
702     case lir_shl:
703     case lir_shr:
704     case lir_ushr:
705       if (op-&gt;in_opr2()-&gt;is_constant()) {
706         shift_op(op-&gt;code(), op-&gt;in_opr1(), op-&gt;in_opr2()-&gt;as_constant_ptr()-&gt;as_jint(), op-&gt;result_opr());
707       } else {
708         shift_op(op-&gt;code(), op-&gt;in_opr1(), op-&gt;in_opr2(), op-&gt;result_opr(), op-&gt;tmp1_opr());
709       }
710       break;
711 
712     case lir_add:
713     case lir_sub:
714     case lir_mul:
715     case lir_mul_strictfp:
716     case lir_div:
717     case lir_div_strictfp:
718     case lir_rem:
719       assert(op-&gt;fpu_pop_count() &lt; 2, &quot;&quot;);
720       arith_op(
721         op-&gt;code(),
722         op-&gt;in_opr1(),
723         op-&gt;in_opr2(),
724         op-&gt;result_opr(),
725         op-&gt;info(),
726         op-&gt;fpu_pop_count() == 1);
727       break;
728 
729     case lir_abs:
730     case lir_sqrt:
731     case lir_tan:
732     case lir_log10:
733       intrinsic_op(op-&gt;code(), op-&gt;in_opr1(), op-&gt;in_opr2(), op-&gt;result_opr(), op);
734       break;
735 
736     case lir_neg:
737       negate(op-&gt;in_opr1(), op-&gt;result_opr(), op-&gt;in_opr2());
738       break;
739 
740     case lir_logic_and:
741     case lir_logic_or:
742     case lir_logic_xor:
743       logic_op(
744         op-&gt;code(),
745         op-&gt;in_opr1(),
746         op-&gt;in_opr2(),
747         op-&gt;result_opr());
748       break;
749 
750     case lir_throw:
751       throw_op(op-&gt;in_opr1(), op-&gt;in_opr2(), op-&gt;info());
752       break;
753 
754     case lir_xadd:
755     case lir_xchg:
756       atomic_op(op-&gt;code(), op-&gt;in_opr1(), op-&gt;in_opr2(), op-&gt;result_opr(), op-&gt;tmp1_opr());
757       break;
758 
759     default:
760       Unimplemented();
761       break;
762   }
763 }
764 
765 
766 void LIR_Assembler::build_frame() {
<a name="12" id="anc12"></a><span class="line-modified">767   _masm-&gt;build_frame(initial_frame_size_in_bytes(), bang_size_in_bytes());</span>

768 }
769 
770 
771 void LIR_Assembler::roundfp_op(LIR_Opr src, LIR_Opr tmp, LIR_Opr dest, bool pop_fpu_stack) {
772   assert(strict_fp_requires_explicit_rounding, &quot;not required&quot;);
773   assert((src-&gt;is_single_fpu() &amp;&amp; dest-&gt;is_single_stack()) ||
774          (src-&gt;is_double_fpu() &amp;&amp; dest-&gt;is_double_stack()),
775          &quot;round_fp: rounds register -&gt; stack location&quot;);
776 
777   reg2stack (src, dest, src-&gt;type(), pop_fpu_stack);
778 }
779 
780 
781 void LIR_Assembler::move_op(LIR_Opr src, LIR_Opr dest, BasicType type, LIR_PatchCode patch_code, CodeEmitInfo* info, bool pop_fpu_stack, bool unaligned, bool wide) {
782   if (src-&gt;is_register()) {
783     if (dest-&gt;is_register()) {
784       assert(patch_code == lir_patch_none &amp;&amp; info == NULL, &quot;no patching and info allowed here&quot;);
785       reg2reg(src,  dest);
786     } else if (dest-&gt;is_stack()) {
787       assert(patch_code == lir_patch_none &amp;&amp; info == NULL, &quot;no patching and info allowed here&quot;);
788       reg2stack(src, dest, type, pop_fpu_stack);
789     } else if (dest-&gt;is_address()) {
790       reg2mem(src, dest, type, patch_code, info, pop_fpu_stack, wide, unaligned);
791     } else {
792       ShouldNotReachHere();
793     }
794 
795   } else if (src-&gt;is_stack()) {
796     assert(patch_code == lir_patch_none &amp;&amp; info == NULL, &quot;no patching and info allowed here&quot;);
797     if (dest-&gt;is_register()) {
798       stack2reg(src, dest, type);
799     } else if (dest-&gt;is_stack()) {
800       stack2stack(src, dest, type);
801     } else {
802       ShouldNotReachHere();
803     }
804 
805   } else if (src-&gt;is_constant()) {
806     if (dest-&gt;is_register()) {
807       const2reg(src, dest, patch_code, info); // patching is possible
808     } else if (dest-&gt;is_stack()) {
809       assert(patch_code == lir_patch_none &amp;&amp; info == NULL, &quot;no patching and info allowed here&quot;);
810       const2stack(src, dest);
811     } else if (dest-&gt;is_address()) {
812       assert(patch_code == lir_patch_none, &quot;no patching allowed here&quot;);
813       const2mem(src, dest, type, info, wide);
814     } else {
815       ShouldNotReachHere();
816     }
817 
818   } else if (src-&gt;is_address()) {
819     mem2reg(src, dest, type, patch_code, info, wide, unaligned);
820 
821   } else {
822     ShouldNotReachHere();
823   }
824 }
825 
826 
827 void LIR_Assembler::verify_oop_map(CodeEmitInfo* info) {
828 #ifndef PRODUCT
829   if (VerifyOops) {
830     OopMapStream s(info-&gt;oop_map());
831     while (!s.is_done()) {
832       OopMapValue v = s.current();
833       if (v.is_oop()) {
834         VMReg r = v.reg();
835         if (!r-&gt;is_stack()) {
836           stringStream st;
837           st.print(&quot;bad oop %s at %d&quot;, r-&gt;as_Register()-&gt;name(), _masm-&gt;offset());
838 #ifdef SPARC
839           _masm-&gt;_verify_oop(r-&gt;as_Register(), os::strdup(st.as_string(), mtCompiler), __FILE__, __LINE__);
840 #else
841           _masm-&gt;verify_oop(r-&gt;as_Register());
842 #endif
843         } else {
844           _masm-&gt;verify_stack_oop(r-&gt;reg2stack() * VMRegImpl::stack_slot_size);
845         }
846       }
847       check_codespace();
848       CHECK_BAILOUT();
849 
850       s.next();
851     }
852   }
853 #endif
854 }
<a name="13" id="anc13"></a><b style="font-size: large; color: red">--- EOF ---</b>
















































































</pre>
<input id="eof" value="13" type="hidden" />
</body>
</html>