{
  "Top": "ellipse_solver",
  "RtlTop": "ellipse_solver",
  "RtlPrefix": "",
  "RtlSubPrefix": "ellipse_solver_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "dataPoints": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_int<64>*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "dataPoints_address0",
          "name": "dataPoints_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "dataPoints_ce0",
          "name": "dataPoints_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "dataPoints_q0",
          "name": "dataPoints_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "matrix": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_int<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "matrix_address0",
          "name": "matrix_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "matrix_ce0",
          "name": "matrix_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "matrix_we0",
          "name": "matrix_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "matrix_d0",
          "name": "matrix_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "matrix_address1",
          "name": "matrix_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "matrix_ce1",
          "name": "matrix_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "matrix_we1",
          "name": "matrix_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "matrix_d1",
          "name": "matrix_d1",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top ellipse_solver -name ellipse_solver"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "ellipse_solver"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "50",
    "Latency": "49"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "ellipse_solver",
    "Version": "1.0",
    "DisplayName": "Ellipse_solver",
    "Revision": "2113303890",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_ellipse_solver_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/ellipse_solver.cpp"],
    "Vhdl": [
      "impl\/vhdl\/ellipse_solver_control_s_axi.vhd",
      "impl\/vhdl\/ellipse_solver_ellipse_solver_Pipeline_1.vhd",
      "impl\/vhdl\/ellipse_solver_ellipse_solver_Pipeline_first_loop.vhd",
      "impl\/vhdl\/ellipse_solver_ellipse_solver_Pipeline_second_loop.vhd",
      "impl\/vhdl\/ellipse_solver_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/ellipse_solver_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/ellipse_solver_mux_134_32_1_1.vhd",
      "impl\/vhdl\/ellipse_solver.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/ellipse_solver_control_s_axi.v",
      "impl\/verilog\/ellipse_solver_ellipse_solver_Pipeline_1.v",
      "impl\/verilog\/ellipse_solver_ellipse_solver_Pipeline_first_loop.v",
      "impl\/verilog\/ellipse_solver_ellipse_solver_Pipeline_second_loop.v",
      "impl\/verilog\/ellipse_solver_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/ellipse_solver_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/ellipse_solver_mux_134_32_1_1.v",
      "impl\/verilog\/ellipse_solver.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/ellipse_solver_v1_0\/data\/ellipse_solver.mdd",
      "impl\/misc\/drivers\/ellipse_solver_v1_0\/data\/ellipse_solver.tcl",
      "impl\/misc\/drivers\/ellipse_solver_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/ellipse_solver_v1_0\/src\/xellipse_solver.c",
      "impl\/misc\/drivers\/ellipse_solver_v1_0\/src\/xellipse_solver.h",
      "impl\/misc\/drivers\/ellipse_solver_v1_0\/src\/xellipse_solver_hw.h",
      "impl\/misc\/drivers\/ellipse_solver_v1_0\/src\/xellipse_solver_linux.c",
      "impl\/misc\/drivers\/ellipse_solver_v1_0\/src\/xellipse_solver_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/ellipse_solver.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "dataPoints_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"dataPoints_address0": "DATA"},
      "ports": ["dataPoints_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "dataPoints"
        }]
    },
    "dataPoints_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"dataPoints_q0": "DATA"},
      "ports": ["dataPoints_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "dataPoints"
        }]
    },
    "matrix_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"matrix_address0": "DATA"},
      "ports": ["matrix_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "matrix"
        }]
    },
    "matrix_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"matrix_d0": "DATA"},
      "ports": ["matrix_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "matrix"
        }]
    },
    "matrix_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"matrix_address1": "DATA"},
      "ports": ["matrix_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "matrix"
        }]
    },
    "matrix_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"matrix_d1": "DATA"},
      "ports": ["matrix_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "matrix"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "dataPoints_address0": {
      "dir": "out",
      "width": "3"
    },
    "dataPoints_ce0": {
      "dir": "out",
      "width": "1"
    },
    "dataPoints_q0": {
      "dir": "in",
      "width": "64"
    },
    "matrix_address0": {
      "dir": "out",
      "width": "5"
    },
    "matrix_ce0": {
      "dir": "out",
      "width": "1"
    },
    "matrix_we0": {
      "dir": "out",
      "width": "1"
    },
    "matrix_d0": {
      "dir": "out",
      "width": "32"
    },
    "matrix_address1": {
      "dir": "out",
      "width": "5"
    },
    "matrix_ce1": {
      "dir": "out",
      "width": "1"
    },
    "matrix_we1": {
      "dir": "out",
      "width": "1"
    },
    "matrix_d1": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "ellipse_solver",
      "Instances": [
        {
          "ModuleName": "ellipse_solver_Pipeline_1",
          "InstanceName": "grp_ellipse_solver_Pipeline_1_fu_892"
        },
        {
          "ModuleName": "ellipse_solver_Pipeline_first_loop",
          "InstanceName": "grp_ellipse_solver_Pipeline_first_loop_fu_909"
        },
        {
          "ModuleName": "ellipse_solver_Pipeline_second_loop",
          "InstanceName": "grp_ellipse_solver_Pipeline_second_loop_fu_1019"
        }
      ]
    },
    "Info": {
      "ellipse_solver_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ellipse_solver_Pipeline_first_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ellipse_solver_Pipeline_second_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ellipse_solver": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "ellipse_solver_Pipeline_1": {
        "Latency": {
          "LatencyBest": "16",
          "LatencyAvg": "16",
          "LatencyWorst": "16",
          "PipelineII": "16",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.224"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "14",
            "Latency": "14",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "6",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "48",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "ellipse_solver_Pipeline_first_loop": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.840"
        },
        "Loops": [{
            "Name": "first_loop",
            "TripCount": "8",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "33",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "3472",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "288",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "ellipse_solver_Pipeline_second_loop": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "15",
          "LatencyWorst": "15",
          "PipelineII": "15",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.569"
        },
        "Loops": [{
            "Name": "second_loop",
            "TripCount": "13",
            "Latency": "13",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "423",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1062",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "ellipse_solver": {
        "Latency": {
          "LatencyBest": "49",
          "LatencyAvg": "49",
          "LatencyWorst": "49",
          "PipelineII": "50",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.840"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "33",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "3959",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1990",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-11-20 13:30:35 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
