// Seed: 307717996
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input tri1 id_2,
    input uwire id_3,
    output wor module_0,
    output tri id_5,
    output supply1 id_6,
    output tri1 id_7,
    input uwire id_8,
    output tri id_9,
    output tri id_10,
    output wor id_11,
    input tri0 id_12
);
  if (!id_0#(.id_0(1))) begin
    wire id_14;
  end else begin
    assign id_7 = 1;
  end
  wire id_15, id_16;
endmodule
module module_1 (
    output wand id_0,
    input  tri  id_1
);
  wire id_3;
  wire id_4;
  wire id_5;
  module_0(
      id_1, id_1, id_1, id_1, id_0, id_0, id_0, id_0, id_1, id_0, id_0, id_0, id_1
  );
endmodule
