{
  "Top": "AES_Full",
  "RtlTop": "AES_Full",
  "RtlPrefix": "",
  "RtlSubPrefix": "AES_Full_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "mode_cipher": {
      "index": "0",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_CRTLS",
          "name": "mode_cipher",
          "usage": "data",
          "direction": "in"
        }]
    },
    "mode_inverse_cipher": {
      "index": "1",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_CRTLS",
          "name": "mode_inverse_cipher",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_in": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_CRTLS",
          "name": "data_in",
          "usage": "data",
          "direction": "in"
        }]
    },
    "expandedKey": {
      "index": "3",
      "direction": "in",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_CRTLS",
          "name": "expandedKey",
          "usage": "data",
          "direction": "in"
        }]
    },
    "Nr": {
      "index": "4",
      "direction": "in",
      "srcType": "unsigned short",
      "srcSize": "16",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_CRTLS",
          "name": "Nr",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_out": {
      "index": "5",
      "direction": "out",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_CRTLS",
          "name": "data_out",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=C:\/Users\/kuh4bd\/Documents\/FPGALab\/Project_UART",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top AES_Full -name AES_Full"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "AES_Full"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "AES_Full",
    "Version": "1.0",
    "DisplayName": "Aes_full",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_AES_Full_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/source\/AESfunctions.cpp"],
    "Vhdl": [
      "impl\/vhdl\/AES_Full_AddRoundKey.vhd",
      "impl\/vhdl\/AES_Full_AES_Full_Pipeline_L_copy.vhd",
      "impl\/vhdl\/AES_Full_AES_Full_Pipeline_L_copy1.vhd",
      "impl\/vhdl\/AES_Full_AES_Full_Pipeline_L_copy_o.vhd",
      "impl\/vhdl\/AES_Full_AES_Full_Pipeline_L_copy_o3.vhd",
      "impl\/vhdl\/AES_Full_AES_Full_Pipeline_L_rounds.vhd",
      "impl\/vhdl\/AES_Full_AES_Full_Pipeline_L_rounds2.vhd",
      "impl\/vhdl\/AES_Full_CRTLS_s_axi.vhd",
      "impl\/vhdl\/AES_Full_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/AES_Full_InvMixColumns.vhd",
      "impl\/vhdl\/AES_Full_InvMixColumns_mul09_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/AES_Full_InvMixColumns_mul11_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/AES_Full_InvMixColumns_mul13_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/AES_Full_InvMixColumns_mul14_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/AES_Full_InvShiftRows.vhd",
      "impl\/vhdl\/AES_Full_InvSubBytes.vhd",
      "impl\/vhdl\/AES_Full_InvSubBytes_inverted_s_box_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/AES_Full_MixColumns.vhd",
      "impl\/vhdl\/AES_Full_MixColumns_mul02_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/AES_Full_MixColumns_mul03_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/AES_Full_ShiftRows.vhd",
      "impl\/vhdl\/AES_Full_state_1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/AES_Full_SubBytes.vhd",
      "impl\/vhdl\/AES_Full_SubBytes_s_box_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/AES_Full.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/AES_Full_AddRoundKey.v",
      "impl\/verilog\/AES_Full_AES_Full_Pipeline_L_copy.v",
      "impl\/verilog\/AES_Full_AES_Full_Pipeline_L_copy1.v",
      "impl\/verilog\/AES_Full_AES_Full_Pipeline_L_copy_o.v",
      "impl\/verilog\/AES_Full_AES_Full_Pipeline_L_copy_o3.v",
      "impl\/verilog\/AES_Full_AES_Full_Pipeline_L_rounds.v",
      "impl\/verilog\/AES_Full_AES_Full_Pipeline_L_rounds2.v",
      "impl\/verilog\/AES_Full_CRTLS_s_axi.v",
      "impl\/verilog\/AES_Full_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/AES_Full_InvMixColumns.v",
      "impl\/verilog\/AES_Full_InvMixColumns_mul09_ROM_AUTO_1R.dat",
      "impl\/verilog\/AES_Full_InvMixColumns_mul09_ROM_AUTO_1R.v",
      "impl\/verilog\/AES_Full_InvMixColumns_mul11_ROM_AUTO_1R.dat",
      "impl\/verilog\/AES_Full_InvMixColumns_mul11_ROM_AUTO_1R.v",
      "impl\/verilog\/AES_Full_InvMixColumns_mul13_ROM_AUTO_1R.dat",
      "impl\/verilog\/AES_Full_InvMixColumns_mul13_ROM_AUTO_1R.v",
      "impl\/verilog\/AES_Full_InvMixColumns_mul14_ROM_AUTO_1R.dat",
      "impl\/verilog\/AES_Full_InvMixColumns_mul14_ROM_AUTO_1R.v",
      "impl\/verilog\/AES_Full_InvShiftRows.v",
      "impl\/verilog\/AES_Full_InvSubBytes.v",
      "impl\/verilog\/AES_Full_InvSubBytes_inverted_s_box_ROM_AUTO_1R.dat",
      "impl\/verilog\/AES_Full_InvSubBytes_inverted_s_box_ROM_AUTO_1R.v",
      "impl\/verilog\/AES_Full_MixColumns.v",
      "impl\/verilog\/AES_Full_MixColumns_mul02_ROM_AUTO_1R.dat",
      "impl\/verilog\/AES_Full_MixColumns_mul02_ROM_AUTO_1R.v",
      "impl\/verilog\/AES_Full_MixColumns_mul03_ROM_AUTO_1R.dat",
      "impl\/verilog\/AES_Full_MixColumns_mul03_ROM_AUTO_1R.v",
      "impl\/verilog\/AES_Full_ShiftRows.v",
      "impl\/verilog\/AES_Full_state_1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/AES_Full_SubBytes.v",
      "impl\/verilog\/AES_Full_SubBytes_s_box_ROM_AUTO_1R.dat",
      "impl\/verilog\/AES_Full_SubBytes_s_box_ROM_AUTO_1R.v",
      "impl\/verilog\/AES_Full.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/AES_Full_v1_0\/data\/AES_Full.mdd",
      "impl\/misc\/drivers\/AES_Full_v1_0\/data\/AES_Full.tcl",
      "impl\/misc\/drivers\/AES_Full_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/AES_Full_v1_0\/src\/xaes_full.c",
      "impl\/misc\/drivers\/AES_Full_v1_0\/src\/xaes_full.h",
      "impl\/misc\/drivers\/AES_Full_v1_0\/src\/xaes_full_hw.h",
      "impl\/misc\/drivers\/AES_Full_v1_0\/src\/xaes_full_linux.c",
      "impl\/misc\/drivers\/AES_Full_v1_0\/src\/xaes_full_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/AES_Full.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_CRTLS": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "9",
      "portPrefix": "s_axi_CRTLS_",
      "paramPrefix": "C_S_AXI_CRTLS_",
      "ports": [
        "s_axi_CRTLS_ARADDR",
        "s_axi_CRTLS_ARREADY",
        "s_axi_CRTLS_ARVALID",
        "s_axi_CRTLS_AWADDR",
        "s_axi_CRTLS_AWREADY",
        "s_axi_CRTLS_AWVALID",
        "s_axi_CRTLS_BREADY",
        "s_axi_CRTLS_BRESP",
        "s_axi_CRTLS_BVALID",
        "s_axi_CRTLS_RDATA",
        "s_axi_CRTLS_RREADY",
        "s_axi_CRTLS_RRESP",
        "s_axi_CRTLS_RVALID",
        "s_axi_CRTLS_WDATA",
        "s_axi_CRTLS_WREADY",
        "s_axi_CRTLS_WSTRB",
        "s_axi_CRTLS_WVALID"
      ],
      "memories": {
        "data_in": {
          "offset": "32",
          "range": "16"
        },
        "data_out": {
          "offset": "64",
          "range": "16"
        },
        "expandedKey": {
          "offset": "256",
          "range": "256"
        }
      },
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_4",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "3",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "5",
              "width": "1",
              "name": "CHAN2_INT_EN",
              "access": "RW",
              "description": "Enable Channel 2 (ap_local_deadlock) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "6",
              "width": "26",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "3",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "5",
              "width": "1",
              "name": "CHAN2_INT_ST",
              "access": "RTOW",
              "description": "Channel 2 (ap_local_deadlock) Interrupt Status. 0 = No Channel 2 input interrupt, 1 = Channel 2 input interrup"
            },
            {
              "offset": "6",
              "width": "26",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "mode_cipher",
          "access": "W",
          "description": "Data signal of mode_cipher",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "mode_cipher",
              "access": "W",
              "description": "Bit 0 to 0 of mode_cipher"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "mode_inverse_cipher",
          "access": "W",
          "description": "Data signal of mode_inverse_cipher",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "mode_inverse_cipher",
              "access": "W",
              "description": "Bit 0 to 0 of mode_inverse_cipher"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x30",
          "name": "Nr",
          "access": "W",
          "description": "Data signal of Nr",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "Nr",
              "access": "W",
              "description": "Bit 15 to 0 of Nr"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "mode_cipher"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "mode_inverse_cipher"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "data_in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "256",
          "argName": "expandedKey"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "Nr"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "data_out"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CRTLS",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    }
  },
  "RtlPorts": {
    "s_axi_CRTLS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTLS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTLS_AWADDR": {
      "dir": "in",
      "width": "9"
    },
    "s_axi_CRTLS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTLS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTLS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CRTLS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CRTLS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTLS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTLS_ARADDR": {
      "dir": "in",
      "width": "9"
    },
    "s_axi_CRTLS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTLS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTLS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CRTLS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CRTLS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTLS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTLS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "AES_Full",
      "Instances": [
        {
          "ModuleName": "AES_Full_Pipeline_L_copy",
          "InstanceName": "grp_AES_Full_Pipeline_L_copy_fu_122"
        },
        {
          "ModuleName": "AddRoundKey",
          "InstanceName": "grp_AddRoundKey_fu_130"
        },
        {
          "ModuleName": "AES_Full_Pipeline_L_rounds",
          "InstanceName": "grp_AES_Full_Pipeline_L_rounds_fu_139",
          "Instances": [
            {
              "ModuleName": "SubBytes",
              "InstanceName": "grp_SubBytes_fu_80"
            },
            {
              "ModuleName": "ShiftRows",
              "InstanceName": "grp_ShiftRows_fu_88"
            },
            {
              "ModuleName": "MixColumns",
              "InstanceName": "grp_MixColumns_fu_94"
            },
            {
              "ModuleName": "AddRoundKey",
              "InstanceName": "grp_AddRoundKey_fu_104"
            }
          ]
        },
        {
          "ModuleName": "AES_Full_Pipeline_L_copy_o",
          "InstanceName": "grp_AES_Full_Pipeline_L_copy_o_fu_154"
        },
        {
          "ModuleName": "AES_Full_Pipeline_L_copy1",
          "InstanceName": "grp_AES_Full_Pipeline_L_copy1_fu_161"
        },
        {
          "ModuleName": "AES_Full_Pipeline_L_rounds2",
          "InstanceName": "grp_AES_Full_Pipeline_L_rounds2_fu_168",
          "Instances": [
            {
              "ModuleName": "InvShiftRows",
              "InstanceName": "grp_InvShiftRows_fu_94"
            },
            {
              "ModuleName": "InvSubBytes",
              "InstanceName": "grp_InvSubBytes_fu_100"
            },
            {
              "ModuleName": "AddRoundKey",
              "InstanceName": "grp_AddRoundKey_fu_108"
            },
            {
              "ModuleName": "InvMixColumns",
              "InstanceName": "grp_InvMixColumns_fu_117"
            }
          ]
        },
        {
          "ModuleName": "AES_Full_Pipeline_L_copy_o3",
          "InstanceName": "grp_AES_Full_Pipeline_L_copy_o3_fu_188"
        }
      ]
    },
    "Info": {
      "AES_Full_Pipeline_L_copy": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AddRoundKey": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "SubBytes": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ShiftRows": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "MixColumns": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AES_Full_Pipeline_L_rounds": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AES_Full_Pipeline_L_copy_o": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AES_Full_Pipeline_L_copy1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "InvShiftRows": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "InvSubBytes": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "InvMixColumns": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AES_Full_Pipeline_L_rounds2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AES_Full_Pipeline_L_copy_o3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AES_Full": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "AES_Full_Pipeline_L_copy": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.644"
        },
        "Loops": [{
            "Name": "L_copy",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AddRoundKey": {
        "Latency": {
          "LatencyBest": "16",
          "LatencyAvg": "16",
          "LatencyWorst": "16",
          "PipelineII": "17",
          "PipelineDepth": "17",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.566"
        },
        "Area": {
          "FF": "169",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "759",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "SubBytes": {
        "Latency": {
          "LatencyBest": "17",
          "LatencyAvg": "17",
          "LatencyWorst": "17",
          "PipelineII": "18",
          "PipelineDepth": "18",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.576"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "130",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "428",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "ShiftRows": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "9",
          "PipelineDepth": "9",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.644"
        },
        "Area": {
          "FF": "41",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "248",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "MixColumns": {
        "Latency": {
          "LatencyBest": "17",
          "LatencyAvg": "17",
          "LatencyWorst": "17",
          "PipelineII": "18",
          "PipelineDepth": "18",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.566"
        },
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "314",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "933",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AES_Full_Pipeline_L_rounds": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.566"
        },
        "Loops": [{
            "Name": "L_rounds",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "62",
            "PipelineDepth": "63"
          }],
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "FF": "745",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "2959",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "5",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AES_Full_Pipeline_L_copy_o": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.644"
        },
        "Loops": [{
            "Name": "L_copy_o",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AES_Full_Pipeline_L_copy1": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.644"
        },
        "Loops": [{
            "Name": "L_copy",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "InvShiftRows": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "9",
          "PipelineDepth": "9",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.644"
        },
        "Area": {
          "FF": "41",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "227",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "InvSubBytes": {
        "Latency": {
          "LatencyBest": "17",
          "LatencyAvg": "17",
          "LatencyWorst": "17",
          "PipelineII": "18",
          "PipelineDepth": "18",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.576"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "130",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "428",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "InvMixColumns": {
        "Latency": {
          "LatencyBest": "17",
          "LatencyAvg": "17",
          "LatencyWorst": "17",
          "PipelineII": "18",
          "PipelineDepth": "18",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.566"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "FF": "330",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1059",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AES_Full_Pipeline_L_rounds2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.566"
        },
        "Loops": [{
            "Name": "L_rounds",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "62",
            "PipelineDepth": "63"
          }],
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "FF": "761",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "3077",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "5",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AES_Full_Pipeline_L_copy_o3": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.644"
        },
        "Loops": [{
            "Name": "L_copy_o",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "61",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AES_Full": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "9",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "3",
          "FF": "2186",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "8042",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "15",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-04-17 13:43:15 -0400",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
