{"vcs1":{"timestamp_begin":1699600607.712047469, "rt":1.39, "ut":0.54, "st":0.29}}
{"vcselab":{"timestamp_begin":1699600609.189591493, "rt":0.91, "ut":0.29, "st":0.18}}
{"link":{"timestamp_begin":1699600610.182348181, "rt":0.35, "ut":0.15, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699600606.892698497}
{"VCS_COMP_START_TIME": 1699600606.892698497}
{"VCS_COMP_END_TIME": 1699600611.735282410}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CYCLE_TIME_clk3=20.7 +notimingchecks"}
{"vcs1": {"peak_mem": 331332}}
{"stitch_vcselab": {"peak_mem": 223388}}
