code-generator
==============

Generate verilog code from struct &amp;state machine (FSM)

You can see more on https://sites.google.com/site/ferustigris/portfolio/verilog-generator
