
Selected circuits
===================
 - **Circuit**: 12-bit unsigned adders
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mse parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add12u_2UF | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](add12u_2UF.v)] [[Verilog<sub>PDK45</sub>](add12u_2UF_pdk45.v)] [[C](add12u_2UF.c)] |
| add12u_4NT | 0.012 | 0.024 | 75.00 | 0.034 | 1.5 |  [[Verilog](add12u_4NT.v)] [[Verilog<sub>PDK45</sub>](add12u_4NT_pdk45.v)] [[C](add12u_4NT.c)] |
| add12u_50U | 0.037 | 0.098 | 90.62 | 0.10 | 14 |  [[Verilog](add12u_50U.v)] [[Verilog<sub>PDK45</sub>](add12u_50U_pdk45.v)] [[C](add12u_50U.c)] |
| add12u_3K3 | 0.10 | 0.24 | 96.88 | 0.28 | 92 |  [[Verilog](add12u_3K3.v)]  [[C](add12u_3K3.c)] |
| add12u_0AZ | 0.21 | 0.82 | 97.84 | 0.58 | 474 |  [[Verilog](add12u_0AZ.v)]  [[C](add12u_0AZ.c)] |
| add12u_0B6 | 0.50 | 1.67 | 99.28 | 1.39 | 2518 |  [[Verilog](add12u_0B6.v)]  [[C](add12u_0B6.c)] |
| add12u_2L1 | 1.56 | 3.12 | 99.99 | 4.27 | 19387 |  [[Verilog](add12u_2L1.v)] [[Verilog<sub>PDK45</sub>](add12u_2L1_pdk45.v)] [[C](add12u_2L1.c)] |
| add12u_0G8 | 3.20 | 7.71 | 99.91 | 8.54 | 92047 |  [[Verilog](add12u_0G8.v)]  [[C](add12u_0G8.c)] |
| add12u_38J | 6.25 | 12.50 | 100.00 | 16.24 | 325756 |  [[Verilog](add12u_38J.v)] [[Verilog<sub>PDK45</sub>](add12u_38J_pdk45.v)] [[C](add12u_38J.c)] |
| add12u_28B | 12.50 | 25.00 | 100.00 | 30.64 | 12997.08e2 |  [[Verilog](add12u_28B.v)]  [[C](add12u_28B.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, Z. Vasicek and R. Hrbacek, "Role of circuit representation in evolutionary design of energy-efficient approximate circuits" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: [10.1049/iet-cdt.2017.0188](https://dx.doi.org/10.1049/iet-cdt.2017.0188)

             