# Verilog
the repo contains all the verilog code I wrote during my learning phase and all the projects i made
