Analysis & Synthesis report for ass
Wed Nov 14 00:58:26 2018
Quartus II Version 8.0 Build 215 05/29/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. Removed Registers Triggering Further Register Optimizations
  9. General Register Statistics
 10. Source assignments for stablizer:stb1|lpm_add_sub:Add0|addcore:adder
 11. Source assignments for stablizer:stb1|lpm_add_sub:Add1|addcore:adder
 12. Parameter Settings for Inferred Entity Instance: stablizer:stb1|lpm_add_sub:Add0
 13. Parameter Settings for Inferred Entity Instance: stablizer:stb1|lpm_add_sub:Add1
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Nov 14 00:58:26 2018    ;
; Quartus II Version          ; 8.0 Build 215 05/29/2008 SJ Full Version ;
; Revision Name               ; ass                                      ;
; Top-level Entity Name       ; ass                                      ;
; Family                      ; FLEX10K                                  ;
; Total logic elements        ; 59                                       ;
; Total pins                  ; 18                                       ;
; Total memory bits           ; 0                                        ;
+-----------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                  ;
+--------------------------------------------------------------+-----------------+---------------+
; Option                                                       ; Setting         ; Default Value ;
+--------------------------------------------------------------+-----------------+---------------+
; Device                                                       ; EPF10K70RC240-4 ;               ;
; Top-level entity name                                        ; ass             ; ass           ;
; Family name                                                  ; FLEX10K         ; Stratix II    ;
; Optimization Technique                                       ; Speed           ; Area          ;
; Use Generated Physical Constraints File                      ; Off             ;               ;
; Use smart compilation                                        ; Off             ; Off           ;
; Create Debugging Nodes for IP Cores                          ; Off             ; Off           ;
; Preserve fewer node names                                    ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                    ; Off             ; Off           ;
; Verilog Version                                              ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                 ; VHDL93          ; VHDL93        ;
; State Machine Processing                                     ; Auto            ; Auto          ;
; Safe State Machine                                           ; Off             ; Off           ;
; Extract Verilog State Machines                               ; On              ; On            ;
; Extract VHDL State Machines                                  ; On              ; On            ;
; Ignore Verilog initial constructs                            ; Off             ; Off           ;
; Iteration limit for constant Verilog loops                   ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops               ; 250             ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                      ; On              ; On            ;
; Parallel Synthesis                                           ; Off             ; Off           ;
; NOT Gate Push-Back                                           ; On              ; On            ;
; Power-Up Don't Care                                          ; On              ; On            ;
; Remove Redundant Logic Cells                                 ; Off             ; Off           ;
; Remove Duplicate Registers                                   ; On              ; On            ;
; Ignore CARRY Buffers                                         ; Off             ; Off           ;
; Ignore CASCADE Buffers                                       ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                        ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                    ; Off             ; Off           ;
; Ignore LCELL Buffers                                         ; Off             ; Off           ;
; Ignore SOFT Buffers                                          ; On              ; On            ;
; Limit AHDL Integers to 32 Bits                               ; Off             ; Off           ;
; Auto Implement in ROM                                        ; Off             ; Off           ;
; Carry Chain Length                                           ; 32              ; 32            ;
; Cascade Chain Length                                         ; 2               ; 2             ;
; Auto Carry Chains                                            ; On              ; On            ;
; Auto Open-Drain Pins                                         ; On              ; On            ;
; Auto ROM Replacement                                         ; On              ; On            ;
; Auto RAM Replacement                                         ; On              ; On            ;
; Auto Clock Enable Replacement                                ; On              ; On            ;
; Strict RAM Replacement                                       ; Off             ; Off           ;
; Auto Resource Sharing                                        ; Off             ; Off           ;
; Allow Any RAM Size For Recognition                           ; Off             ; Off           ;
; Allow Any ROM Size For Recognition                           ; Off             ; Off           ;
; Ignore translate_off and synthesis_off directives            ; Off             ; Off           ;
; Show Parameter Settings Tables in Synthesis Report           ; On              ; On            ;
; HDL message level                                            ; Level2          ; Level2        ;
; Suppress Register Optimization Related Messages              ; Off             ; Off           ;
; Number of Removed Registers Reported in Synthesis Report     ; 100             ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100             ; 100           ;
; Block Design Naming                                          ; Auto            ; Auto          ;
; Synthesis Effort                                             ; Auto            ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On              ; On            ;
+--------------------------------------------------------------+-----------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                             ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------+
; ass.v                            ; yes             ; User Verilog HDL File  ; D:/WorkSpace/Quartus8/ASS6/ass.v                                     ;
; stablizer.v                      ; yes             ; Other                  ; D:/WorkSpace/Quartus8/ASS6/stablizer.v                               ;
; switch.v                         ; yes             ; Other                  ; D:/WorkSpace/Quartus8/ASS6/switch.v                                  ;
; divider.v                        ; yes             ; Other                  ; D:/WorkSpace/Quartus8/ASS6/divider.v                                 ;
; counter.v                        ; yes             ; Other                  ; D:/WorkSpace/Quartus8/ASS6/counter.v                                 ;
; seg7dev.v                        ; yes             ; Other                  ; D:/WorkSpace/Quartus8/ASS6/seg7dev.v                                 ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction           ; d:/altera/80/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; Megafunction           ; d:/altera/80/quartus/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; Megafunction           ; d:/altera/80/quartus/libraries/megafunctions/look_add.inc            ;
; bypassff.inc                     ; yes             ; Megafunction           ; d:/altera/80/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction           ; d:/altera/80/quartus/libraries/megafunctions/altshift.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction           ; d:/altera/80/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction           ; d:/altera/80/quartus/libraries/megafunctions/alt_mercury_add_sub.inc ;
; aglobal80.inc                    ; yes             ; Megafunction           ; d:/altera/80/quartus/libraries/megafunctions/aglobal80.inc           ;
; addcore.tdf                      ; yes             ; Megafunction           ; d:/altera/80/quartus/libraries/megafunctions/addcore.tdf             ;
; a_csnbuffer.inc                  ; yes             ; Megafunction           ; d:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.inc         ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction           ; d:/altera/80/quartus/libraries/megafunctions/a_csnbuffer.tdf         ;
; altshift.tdf                     ; yes             ; Megafunction           ; d:/altera/80/quartus/libraries/megafunctions/altshift.tdf            ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+-----------------------------------+---------+
; Resource                          ; Usage   ;
+-----------------------------------+---------+
; Total logic elements              ; 59      ;
; Total combinational functions     ; 59      ;
;     -- Total 4-input functions    ; 10      ;
;     -- Total 3-input functions    ; 13      ;
;     -- Total 2-input functions    ; 1       ;
;     -- Total 1-input functions    ; 34      ;
;     -- Total 0-input functions    ; 1       ;
; Total registers                   ; 17      ;
; Total logic cells in carry chains ; 34      ;
; I/O pins                          ; 18      ;
; Maximum fan-out node              ; pause   ;
; Maximum fan-out                   ; 18      ;
; Total fan-out                     ; 182     ;
; Average fan-out                   ; 2.36    ;
+-----------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                      ;
+---------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node            ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                        ; Library Name ;
+---------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------+--------------+
; |ass                                  ; 59 (0)      ; 17           ; 0           ; 18   ; 42 (0)       ; 0 (0)             ; 17 (0)           ; 34 (0)          ; 0 (0)      ; |ass                                                                       ; work         ;
;    |stablizer:stb1|                   ; 59 (25)     ; 17           ; 0           ; 0    ; 42 (8)       ; 0 (0)             ; 17 (17)          ; 34 (1)          ; 0 (0)      ; |ass|stablizer:stb1                                                        ; work         ;
;       |lpm_add_sub:Add0|              ; 16 (0)      ; 0            ; 0           ; 0    ; 16 (0)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |ass|stablizer:stb1|lpm_add_sub:Add0                                       ; work         ;
;          |addcore:adder|              ; 16 (1)      ; 0            ; 0           ; 0    ; 16 (1)       ; 0 (0)             ; 0 (0)            ; 16 (1)          ; 0 (0)      ; |ass|stablizer:stb1|lpm_add_sub:Add0|addcore:adder                         ; work         ;
;             |a_csnbuffer:result_node| ; 15 (15)     ; 0            ; 0           ; 0    ; 15 (15)      ; 0 (0)             ; 0 (0)            ; 15 (15)         ; 0 (0)      ; |ass|stablizer:stb1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node ; work         ;
;       |lpm_add_sub:Add1|              ; 18 (0)      ; 0            ; 0           ; 0    ; 18 (0)       ; 0 (0)             ; 0 (0)            ; 17 (0)          ; 0 (0)      ; |ass|stablizer:stb1|lpm_add_sub:Add1                                       ; work         ;
;          |addcore:adder|              ; 18 (1)      ; 0            ; 0           ; 0    ; 18 (1)       ; 0 (0)             ; 0 (0)            ; 17 (1)          ; 0 (0)      ; |ass|stablizer:stb1|lpm_add_sub:Add1|addcore:adder                         ; work         ;
;             |a_csnbuffer:result_node| ; 17 (17)     ; 0            ; 0           ; 0    ; 17 (17)      ; 0 (0)             ; 0 (0)            ; 16 (16)         ; 0 (0)      ; |ass|stablizer:stb1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node ; work         ;
+---------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                            ;
+----------------------------------------+--------------------------------------+
; Register name                          ; Reason for Removal                   ;
+----------------------------------------+--------------------------------------+
; counter:cnt1|out[0..7]                 ; Stuck at GND due to stuck port clock ;
; switch:sw1|out_clk                     ; Lost fanout                          ;
; stablizer:stb2|counter[0..16]          ; Lost fanout                          ;
; Total Number of Removed Registers = 26 ;                                      ;
+----------------------------------------+--------------------------------------+


+----------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                            ;
+---------------------+-------------------------+----------------------------------------+
; Register name       ; Reason for Removal      ; Registers Removed due to This Register ;
+---------------------+-------------------------+----------------------------------------+
; counter:cnt1|out[0] ; Stuck at GND            ; switch:sw1|out_clk                     ;
;                     ; due to stuck port clock ;                                        ;
+---------------------+-------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 17    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 14    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------+
; Source assignments for stablizer:stb1|lpm_add_sub:Add0|addcore:adder ;
+---------------------------+-------+------+---------------------------+
; Assignment                ; Value ; From ; To                        ;
+---------------------------+-------+------+---------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                         ;
+---------------------------+-------+------+---------------------------+


+----------------------------------------------------------------------+
; Source assignments for stablizer:stb1|lpm_add_sub:Add1|addcore:adder ;
+---------------------------+-------+------+---------------------------+
; Assignment                ; Value ; From ; To                        ;
+---------------------------+-------+------+---------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                         ;
+---------------------------+-------+------+---------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stablizer:stb1|lpm_add_sub:Add0 ;
+------------------------+-------------+-------------------------------------------+
; Parameter Name         ; Value       ; Type                                      ;
+------------------------+-------------+-------------------------------------------+
; LPM_WIDTH              ; 17          ; Untyped                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                   ;
; LPM_DIRECTION          ; ADD         ; Untyped                                   ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                        ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                   ;
; USE_WYS                ; OFF         ; Untyped                                   ;
; STYLE                  ; FAST        ; Untyped                                   ;
; CBXI_PARAMETER         ; add_sub_voh ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                            ;
+------------------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: stablizer:stb1|lpm_add_sub:Add1 ;
+------------------------+-------------+-------------------------------------------+
; Parameter Name         ; Value       ; Type                                      ;
+------------------------+-------------+-------------------------------------------+
; LPM_WIDTH              ; 17          ; Untyped                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                   ;
; LPM_DIRECTION          ; ADD         ; Untyped                                   ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                        ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                   ;
; USE_WYS                ; OFF         ; Untyped                                   ;
; STYLE                  ; FAST        ; Untyped                                   ;
; CBXI_PARAMETER         ; add_sub_5eh ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                            ;
+------------------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.0 Build 215 05/29/2008 SJ Full Version
    Info: Processing started: Wed Nov 14 00:58:24 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ass -c ass
Warning (10236): Verilog HDL Implicit Net warning at ass.v(24): created implicit net for "count_clk"
Info: Found 1 design units, including 1 entities, in source file ass.v
    Info: Found entity 1: ass
Info: Elaborating entity "ass" for the top level hierarchy
Warning: Using design file stablizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: stablizer
Info: Elaborating entity "stablizer" for hierarchy "stablizer:stb1"
Warning (10230): Verilog HDL assignment warning at stablizer.v(16): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at stablizer.v(19): truncated value with size 32 to match size of target (17)
Warning: Using design file switch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: switch
Info: Elaborating entity "switch" for hierarchy "switch:sw1"
Warning: Using design file divider.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: divider
Info: Elaborating entity "divider" for hierarchy "divider:divder1"
Warning (10230): Verilog HDL assignment warning at divider.v(16): truncated value with size 32 to match size of target (17)
Warning: Using design file counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: counter
Info: Elaborating entity "counter" for hierarchy "counter:cnt1"
Warning (10230): Verilog HDL assignment warning at counter.v(17): truncated value with size 32 to match size of target (8)
Warning: Using design file seg7dev.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: seg7dev
Info: Elaborating entity "seg7dev" for hierarchy "seg7dev:drv1"
Warning (10230): Verilog HDL assignment warning at seg7dev.v(12): truncated value with size 8 to match size of target (7)
Warning (14110): No clock transition on "counter:cnt1|out[0]" register due to stuck clock or clock enable
Warning (14130): Reduced register "counter:cnt1|out[0]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "counter:cnt1|out[1]" register due to stuck clock or clock enable
Warning (14130): Reduced register "counter:cnt1|out[1]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "counter:cnt1|out[2]" register due to stuck clock or clock enable
Warning (14130): Reduced register "counter:cnt1|out[2]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "counter:cnt1|out[3]" register due to stuck clock or clock enable
Warning (14130): Reduced register "counter:cnt1|out[3]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "counter:cnt1|out[4]" register due to stuck clock or clock enable
Warning (14130): Reduced register "counter:cnt1|out[4]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "counter:cnt1|out[5]" register due to stuck clock or clock enable
Warning (14130): Reduced register "counter:cnt1|out[5]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "counter:cnt1|out[6]" register due to stuck clock or clock enable
Warning (14130): Reduced register "counter:cnt1|out[6]" with stuck clock port to stuck value GND
Warning (14110): No clock transition on "counter:cnt1|out[7]" register due to stuck clock or clock enable
Warning (14130): Reduced register "counter:cnt1|out[7]" with stuck clock port to stuck value GND
Info: Inferred 2 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "stablizer:stb1|Add0"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "stablizer:stb1|Add1"
Info: Elaborated megafunction instantiation "stablizer:stb1|lpm_add_sub:Add0"
Info: Instantiated megafunction "stablizer:stb1|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "17"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "stablizer:stb1|lpm_add_sub:Add0|addcore:adder", which is child of megafunction instantiation "stablizer:stb1|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "stablizer:stb1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "stablizer:stb1|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "stablizer:stb1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "stablizer:stb1|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "stablizer:stb1|lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "stablizer:stb1|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "stablizer:stb1|lpm_add_sub:Add0|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "stablizer:stb1|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "stablizer:stb1|lpm_add_sub:Add1"
Info: Instantiated megafunction "stablizer:stb1|lpm_add_sub:Add1" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "17"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "stablizer:stb1|lpm_add_sub:Add1|addcore:adder", which is child of megafunction instantiation "stablizer:stb1|lpm_add_sub:Add1"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "led_drv[0]" is stuck at VCC
    Warning (13410): Pin "led_drv[1]" is stuck at VCC
    Warning (13410): Pin "led_drv[2]" is stuck at VCC
    Warning (13410): Pin "led_drv[3]" is stuck at VCC
    Warning (13410): Pin "led_drv[4]" is stuck at VCC
    Warning (13410): Pin "led_drv[5]" is stuck at VCC
    Warning (13410): Pin "led_drv[6]" is stuck at VCC
    Warning (13410): Pin "led_drv[7]" is stuck at VCC
    Warning (13410): Pin "led_drv[8]" is stuck at VCC
    Warning (13410): Pin "led_drv[9]" is stuck at VCC
    Warning (13410): Pin "led_drv[10]" is stuck at VCC
    Warning (13410): Pin "led_drv[11]" is stuck at VCC
    Warning (13410): Pin "led_drv[12]" is stuck at VCC
    Warning (13410): Pin "led_drv[13]" is stuck at VCC
Info: 18 registers lost all their fanouts during netlist optimizations. The first 18 are displayed below.
    Info: Register "switch:sw1|out_clk" lost all its fanouts during netlist optimizations.
    Info: Register "stablizer:stb2|counter[2]" lost all its fanouts during netlist optimizations.
    Info: Register "stablizer:stb2|counter[1]" lost all its fanouts during netlist optimizations.
    Info: Register "stablizer:stb2|counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "stablizer:stb2|counter[3]" lost all its fanouts during netlist optimizations.
    Info: Register "stablizer:stb2|counter[4]" lost all its fanouts during netlist optimizations.
    Info: Register "stablizer:stb2|counter[5]" lost all its fanouts during netlist optimizations.
    Info: Register "stablizer:stb2|counter[6]" lost all its fanouts during netlist optimizations.
    Info: Register "stablizer:stb2|counter[7]" lost all its fanouts during netlist optimizations.
    Info: Register "stablizer:stb2|counter[8]" lost all its fanouts during netlist optimizations.
    Info: Register "stablizer:stb2|counter[9]" lost all its fanouts during netlist optimizations.
    Info: Register "stablizer:stb2|counter[10]" lost all its fanouts during netlist optimizations.
    Info: Register "stablizer:stb2|counter[11]" lost all its fanouts during netlist optimizations.
    Info: Register "stablizer:stb2|counter[12]" lost all its fanouts during netlist optimizations.
    Info: Register "stablizer:stb2|counter[13]" lost all its fanouts during netlist optimizations.
    Info: Register "stablizer:stb2|counter[14]" lost all its fanouts during netlist optimizations.
    Info: Register "stablizer:stb2|counter[15]" lost all its fanouts during netlist optimizations.
    Info: Register "stablizer:stb2|counter[16]" lost all its fanouts during netlist optimizations.
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clear"
Info: Implemented 77 device resources after synthesis - the final resource count might be different
    Info: Implemented 3 input pins
    Info: Implemented 15 output pins
    Info: Implemented 59 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 242 megabytes
    Info: Processing ended: Wed Nov 14 00:58:26 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


