<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="111" />
   <irq preferredWidth="34" />
   <description preferredWidth="74" />
   <baseaddress preferredWidth="114" />
   <endaddress preferredWidth="96" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1396" height="747" x="331" y="103" />
 <hdlexample language="VHDL" />
 <generation synthesis="VHDL" simulation="NONE" />
</preferences>
