//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19856038
// Cuda compilation tools, release 7.5, V7.5.17
// Based on LLVM 3.4svn
//

.version 4.3
.target sm_20
.address_size 64

	// .globl	_Z18saxpy_line6_kernelifPfS_

.visible .entry _Z18saxpy_line6_kernelifPfS_(
	.param .u32 _Z18saxpy_line6_kernelifPfS__param_0,
	.param .f32 _Z18saxpy_line6_kernelifPfS__param_1,
	.param .u64 _Z18saxpy_line6_kernelifPfS__param_2,
	.param .u64 _Z18saxpy_line6_kernelifPfS__param_3
)
{
	.reg .f32 	%f<5>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<8>;


	ld.param.f32 	%f1, [_Z18saxpy_line6_kernelifPfS__param_1];
	ld.param.u64 	%rd1, [_Z18saxpy_line6_kernelifPfS__param_2];
	ld.param.u64 	%rd2, [_Z18saxpy_line6_kernelifPfS__param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r2, %r1, %r3;
	mul.wide.s32 	%rd5, %r4, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.f32 	%f2, [%rd6];
	add.s64 	%rd7, %rd3, %rd5;
	ld.global.f32 	%f3, [%rd7];
	fma.rn.f32 	%f4, %f2, %f1, %f3;
	st.global.f32 	[%rd7], %f4;
	ret;
}


