--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf
BPC3003-Papilio_One-general.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s500e,vq100,-4 (PRODUCTION 1.27 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_name/CLKIN_IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_name/CLKIN_IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_name/DCM_SP_INST/CLKIN
  Logical resource: clk_name/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_name/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 21.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_name/DCM_SP_INST/CLKIN
  Logical resource: clk_name/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_name/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 27.084ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: clk_name/DCM_SP_INST/CLKIN
  Logical resource: clk_name/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_name/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clk_name/CLKFX_BUF" derived from  
NET "clk_name/CLKIN_IBUFG" PERIOD = 31.25 ns HIGH 50%;  divided by 2.50 to 
12.500 nS and duty cycle corrected to HIGH 6.250 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3238 paths analyzed, 125 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.335ns.
--------------------------------------------------------------------------------

Paths for end point vga_name/hc_6 (SLICE_X23Y54.SR), 152 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_name/hc_0 (FF)
  Destination:          vga_name/hc_6 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.331ns (Levels of Logic = 9)
  Clock Path Skew:      -0.004ns (0.012 - 0.016)
  Source Clock:         a rising at 0.000ns
  Destination Clock:    a rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_name/hc_0 to vga_name/hc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y51.XQ      Tcko                  0.591   vga_name/hc<0>
                                                       vga_name/hc_0
    SLICE_X21Y52.F1      net (fanout=4)        0.649   vga_name/hc<0>
    SLICE_X21Y52.COUT    Topcyf                1.162   vga_name/old_hc_4_add0000<0>
                                                       vga_name/Madd_old_hc_4_add0000_lut<0>_INV_0
                                                       vga_name/Madd_old_hc_4_add0000_cy<0>
                                                       vga_name/Madd_old_hc_4_add0000_cy<1>
    SLICE_X21Y53.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<1>
    SLICE_X21Y53.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<2>
                                                       vga_name/Madd_old_hc_4_add0000_cy<2>
                                                       vga_name/Madd_old_hc_4_add0000_cy<3>
    SLICE_X21Y54.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<3>
    SLICE_X21Y54.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<4>
                                                       vga_name/Madd_old_hc_4_add0000_cy<4>
                                                       vga_name/Madd_old_hc_4_add0000_cy<5>
    SLICE_X21Y55.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<5>
    SLICE_X21Y55.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<6>
                                                       vga_name/Madd_old_hc_4_add0000_cy<6>
                                                       vga_name/Madd_old_hc_4_add0000_cy<7>
    SLICE_X21Y56.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<7>
    SLICE_X21Y56.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<8>
                                                       vga_name/Madd_old_hc_4_add0000_cy<8>
                                                       vga_name/Madd_old_hc_4_add0000_cy<9>
    SLICE_X21Y57.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<9>
    SLICE_X21Y57.Y       Tciny                 0.869   vga_name/old_hc_4_add0000<10>
                                                       vga_name/Madd_old_hc_4_add0000_cy<10>
                                                       vga_name/Madd_old_hc_4_add0000_xor<11>
    SLICE_X19Y56.F2      net (fanout=1)        0.428   vga_name/old_hc_4_add0000<11>
    SLICE_X19Y56.COUT    Topcyf                1.162   vga_name/hc_and0000_wg_cy<1>
                                                       vga_name/hc_and0000_wg_lut<0>_INV_0
                                                       vga_name/hc_and0000_wg_cy<0>
                                                       vga_name/hc_and0000_wg_cy<1>
    SLICE_X19Y57.CIN     net (fanout=1)        0.000   vga_name/hc_and0000_wg_cy<1>
    SLICE_X19Y57.COUT    Tbyp                  0.118   vga_name/hc_and0000_wg_cy<3>
                                                       vga_name/hc_and0000_wg_cy<2>
                                                       vga_name/hc_and0000_wg_cy<3>
    SLICE_X19Y58.CIN     net (fanout=1)        0.000   vga_name/hc_and0000_wg_cy<3>
    SLICE_X19Y58.XB      Tcinxb                0.404   vga_name/hc_and0000
                                                       vga_name/hc_and0000_wg_cy<4>
    SLICE_X23Y54.SR      net (fanout=8)        1.566   vga_name/hc_and0000
    SLICE_X23Y54.CLK     Tsrck                 0.910   vga_name/hc<6>
                                                       vga_name/hc_6
    -------------------------------------------------  ---------------------------
    Total                                      8.331ns (5.688ns logic, 2.643ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_name/hc_0 (FF)
  Destination:          vga_name/hc_6 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.330ns (Levels of Logic = 9)
  Clock Path Skew:      -0.004ns (0.012 - 0.016)
  Source Clock:         a rising at 0.000ns
  Destination Clock:    a rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_name/hc_0 to vga_name/hc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y51.XQ      Tcko                  0.591   vga_name/hc<0>
                                                       vga_name/hc_0
    SLICE_X21Y52.F1      net (fanout=4)        0.649   vga_name/hc<0>
    SLICE_X21Y52.COUT    Topcyf                1.162   vga_name/old_hc_4_add0000<0>
                                                       vga_name/Madd_old_hc_4_add0000_lut<0>_INV_0
                                                       vga_name/Madd_old_hc_4_add0000_cy<0>
                                                       vga_name/Madd_old_hc_4_add0000_cy<1>
    SLICE_X21Y53.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<1>
    SLICE_X21Y53.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<2>
                                                       vga_name/Madd_old_hc_4_add0000_cy<2>
                                                       vga_name/Madd_old_hc_4_add0000_cy<3>
    SLICE_X21Y54.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<3>
    SLICE_X21Y54.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<4>
                                                       vga_name/Madd_old_hc_4_add0000_cy<4>
                                                       vga_name/Madd_old_hc_4_add0000_cy<5>
    SLICE_X21Y55.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<5>
    SLICE_X21Y55.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<6>
                                                       vga_name/Madd_old_hc_4_add0000_cy<6>
                                                       vga_name/Madd_old_hc_4_add0000_cy<7>
    SLICE_X21Y56.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<7>
    SLICE_X21Y56.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<8>
                                                       vga_name/Madd_old_hc_4_add0000_cy<8>
                                                       vga_name/Madd_old_hc_4_add0000_cy<9>
    SLICE_X21Y57.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<9>
    SLICE_X21Y57.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<10>
                                                       vga_name/Madd_old_hc_4_add0000_cy<10>
                                                       vga_name/Madd_old_hc_4_add0000_cy<11>
    SLICE_X21Y58.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<11>
    SLICE_X21Y58.Y       Tciny                 0.869   vga_name/old_hc_4_add0000<12>
                                                       vga_name/Madd_old_hc_4_add0000_cy<12>
                                                       vga_name/Madd_old_hc_4_add0000_xor<13>
    SLICE_X19Y57.F2      net (fanout=1)        0.427   vga_name/old_hc_4_add0000<13>
    SLICE_X19Y57.COUT    Topcyf                1.162   vga_name/hc_and0000_wg_cy<3>
                                                       vga_name/hc_and0000_wg_lut<2>
                                                       vga_name/hc_and0000_wg_cy<2>
                                                       vga_name/hc_and0000_wg_cy<3>
    SLICE_X19Y58.CIN     net (fanout=1)        0.000   vga_name/hc_and0000_wg_cy<3>
    SLICE_X19Y58.XB      Tcinxb                0.404   vga_name/hc_and0000
                                                       vga_name/hc_and0000_wg_cy<4>
    SLICE_X23Y54.SR      net (fanout=8)        1.566   vga_name/hc_and0000
    SLICE_X23Y54.CLK     Tsrck                 0.910   vga_name/hc<6>
                                                       vga_name/hc_6
    -------------------------------------------------  ---------------------------
    Total                                      8.330ns (5.688ns logic, 2.642ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_name/hc_0 (FF)
  Destination:          vga_name/hc_6 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.309ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.012 - 0.016)
  Source Clock:         a rising at 0.000ns
  Destination Clock:    a rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_name/hc_0 to vga_name/hc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y51.XQ      Tcko                  0.591   vga_name/hc<0>
                                                       vga_name/hc_0
    SLICE_X21Y52.F1      net (fanout=4)        0.649   vga_name/hc<0>
    SLICE_X21Y52.COUT    Topcyf                1.162   vga_name/old_hc_4_add0000<0>
                                                       vga_name/Madd_old_hc_4_add0000_lut<0>_INV_0
                                                       vga_name/Madd_old_hc_4_add0000_cy<0>
                                                       vga_name/Madd_old_hc_4_add0000_cy<1>
    SLICE_X21Y53.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<1>
    SLICE_X21Y53.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<2>
                                                       vga_name/Madd_old_hc_4_add0000_cy<2>
                                                       vga_name/Madd_old_hc_4_add0000_cy<3>
    SLICE_X21Y54.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<3>
    SLICE_X21Y54.Y       Tciny                 0.869   vga_name/old_hc_4_add0000<4>
                                                       vga_name/Madd_old_hc_4_add0000_cy<4>
                                                       vga_name/Madd_old_hc_4_add0000_xor<5>
    SLICE_X19Y57.F3      net (fanout=1)        0.878   vga_name/old_hc_4_add0000<5>
    SLICE_X19Y57.COUT    Topcyf                1.162   vga_name/hc_and0000_wg_cy<3>
                                                       vga_name/hc_and0000_wg_lut<2>
                                                       vga_name/hc_and0000_wg_cy<2>
                                                       vga_name/hc_and0000_wg_cy<3>
    SLICE_X19Y58.CIN     net (fanout=1)        0.000   vga_name/hc_and0000_wg_cy<3>
    SLICE_X19Y58.XB      Tcinxb                0.404   vga_name/hc_and0000
                                                       vga_name/hc_and0000_wg_cy<4>
    SLICE_X23Y54.SR      net (fanout=8)        1.566   vga_name/hc_and0000
    SLICE_X23Y54.CLK     Tsrck                 0.910   vga_name/hc<6>
                                                       vga_name/hc_6
    -------------------------------------------------  ---------------------------
    Total                                      8.309ns (5.216ns logic, 3.093ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Paths for end point vga_name/hc_7 (SLICE_X23Y54.SR), 152 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_name/hc_0 (FF)
  Destination:          vga_name/hc_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.331ns (Levels of Logic = 9)
  Clock Path Skew:      -0.004ns (0.012 - 0.016)
  Source Clock:         a rising at 0.000ns
  Destination Clock:    a rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_name/hc_0 to vga_name/hc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y51.XQ      Tcko                  0.591   vga_name/hc<0>
                                                       vga_name/hc_0
    SLICE_X21Y52.F1      net (fanout=4)        0.649   vga_name/hc<0>
    SLICE_X21Y52.COUT    Topcyf                1.162   vga_name/old_hc_4_add0000<0>
                                                       vga_name/Madd_old_hc_4_add0000_lut<0>_INV_0
                                                       vga_name/Madd_old_hc_4_add0000_cy<0>
                                                       vga_name/Madd_old_hc_4_add0000_cy<1>
    SLICE_X21Y53.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<1>
    SLICE_X21Y53.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<2>
                                                       vga_name/Madd_old_hc_4_add0000_cy<2>
                                                       vga_name/Madd_old_hc_4_add0000_cy<3>
    SLICE_X21Y54.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<3>
    SLICE_X21Y54.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<4>
                                                       vga_name/Madd_old_hc_4_add0000_cy<4>
                                                       vga_name/Madd_old_hc_4_add0000_cy<5>
    SLICE_X21Y55.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<5>
    SLICE_X21Y55.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<6>
                                                       vga_name/Madd_old_hc_4_add0000_cy<6>
                                                       vga_name/Madd_old_hc_4_add0000_cy<7>
    SLICE_X21Y56.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<7>
    SLICE_X21Y56.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<8>
                                                       vga_name/Madd_old_hc_4_add0000_cy<8>
                                                       vga_name/Madd_old_hc_4_add0000_cy<9>
    SLICE_X21Y57.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<9>
    SLICE_X21Y57.Y       Tciny                 0.869   vga_name/old_hc_4_add0000<10>
                                                       vga_name/Madd_old_hc_4_add0000_cy<10>
                                                       vga_name/Madd_old_hc_4_add0000_xor<11>
    SLICE_X19Y56.F2      net (fanout=1)        0.428   vga_name/old_hc_4_add0000<11>
    SLICE_X19Y56.COUT    Topcyf                1.162   vga_name/hc_and0000_wg_cy<1>
                                                       vga_name/hc_and0000_wg_lut<0>_INV_0
                                                       vga_name/hc_and0000_wg_cy<0>
                                                       vga_name/hc_and0000_wg_cy<1>
    SLICE_X19Y57.CIN     net (fanout=1)        0.000   vga_name/hc_and0000_wg_cy<1>
    SLICE_X19Y57.COUT    Tbyp                  0.118   vga_name/hc_and0000_wg_cy<3>
                                                       vga_name/hc_and0000_wg_cy<2>
                                                       vga_name/hc_and0000_wg_cy<3>
    SLICE_X19Y58.CIN     net (fanout=1)        0.000   vga_name/hc_and0000_wg_cy<3>
    SLICE_X19Y58.XB      Tcinxb                0.404   vga_name/hc_and0000
                                                       vga_name/hc_and0000_wg_cy<4>
    SLICE_X23Y54.SR      net (fanout=8)        1.566   vga_name/hc_and0000
    SLICE_X23Y54.CLK     Tsrck                 0.910   vga_name/hc<6>
                                                       vga_name/hc_7
    -------------------------------------------------  ---------------------------
    Total                                      8.331ns (5.688ns logic, 2.643ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_name/hc_0 (FF)
  Destination:          vga_name/hc_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.330ns (Levels of Logic = 9)
  Clock Path Skew:      -0.004ns (0.012 - 0.016)
  Source Clock:         a rising at 0.000ns
  Destination Clock:    a rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_name/hc_0 to vga_name/hc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y51.XQ      Tcko                  0.591   vga_name/hc<0>
                                                       vga_name/hc_0
    SLICE_X21Y52.F1      net (fanout=4)        0.649   vga_name/hc<0>
    SLICE_X21Y52.COUT    Topcyf                1.162   vga_name/old_hc_4_add0000<0>
                                                       vga_name/Madd_old_hc_4_add0000_lut<0>_INV_0
                                                       vga_name/Madd_old_hc_4_add0000_cy<0>
                                                       vga_name/Madd_old_hc_4_add0000_cy<1>
    SLICE_X21Y53.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<1>
    SLICE_X21Y53.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<2>
                                                       vga_name/Madd_old_hc_4_add0000_cy<2>
                                                       vga_name/Madd_old_hc_4_add0000_cy<3>
    SLICE_X21Y54.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<3>
    SLICE_X21Y54.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<4>
                                                       vga_name/Madd_old_hc_4_add0000_cy<4>
                                                       vga_name/Madd_old_hc_4_add0000_cy<5>
    SLICE_X21Y55.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<5>
    SLICE_X21Y55.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<6>
                                                       vga_name/Madd_old_hc_4_add0000_cy<6>
                                                       vga_name/Madd_old_hc_4_add0000_cy<7>
    SLICE_X21Y56.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<7>
    SLICE_X21Y56.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<8>
                                                       vga_name/Madd_old_hc_4_add0000_cy<8>
                                                       vga_name/Madd_old_hc_4_add0000_cy<9>
    SLICE_X21Y57.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<9>
    SLICE_X21Y57.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<10>
                                                       vga_name/Madd_old_hc_4_add0000_cy<10>
                                                       vga_name/Madd_old_hc_4_add0000_cy<11>
    SLICE_X21Y58.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<11>
    SLICE_X21Y58.Y       Tciny                 0.869   vga_name/old_hc_4_add0000<12>
                                                       vga_name/Madd_old_hc_4_add0000_cy<12>
                                                       vga_name/Madd_old_hc_4_add0000_xor<13>
    SLICE_X19Y57.F2      net (fanout=1)        0.427   vga_name/old_hc_4_add0000<13>
    SLICE_X19Y57.COUT    Topcyf                1.162   vga_name/hc_and0000_wg_cy<3>
                                                       vga_name/hc_and0000_wg_lut<2>
                                                       vga_name/hc_and0000_wg_cy<2>
                                                       vga_name/hc_and0000_wg_cy<3>
    SLICE_X19Y58.CIN     net (fanout=1)        0.000   vga_name/hc_and0000_wg_cy<3>
    SLICE_X19Y58.XB      Tcinxb                0.404   vga_name/hc_and0000
                                                       vga_name/hc_and0000_wg_cy<4>
    SLICE_X23Y54.SR      net (fanout=8)        1.566   vga_name/hc_and0000
    SLICE_X23Y54.CLK     Tsrck                 0.910   vga_name/hc<6>
                                                       vga_name/hc_7
    -------------------------------------------------  ---------------------------
    Total                                      8.330ns (5.688ns logic, 2.642ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_name/hc_0 (FF)
  Destination:          vga_name/hc_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.309ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.012 - 0.016)
  Source Clock:         a rising at 0.000ns
  Destination Clock:    a rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_name/hc_0 to vga_name/hc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y51.XQ      Tcko                  0.591   vga_name/hc<0>
                                                       vga_name/hc_0
    SLICE_X21Y52.F1      net (fanout=4)        0.649   vga_name/hc<0>
    SLICE_X21Y52.COUT    Topcyf                1.162   vga_name/old_hc_4_add0000<0>
                                                       vga_name/Madd_old_hc_4_add0000_lut<0>_INV_0
                                                       vga_name/Madd_old_hc_4_add0000_cy<0>
                                                       vga_name/Madd_old_hc_4_add0000_cy<1>
    SLICE_X21Y53.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<1>
    SLICE_X21Y53.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<2>
                                                       vga_name/Madd_old_hc_4_add0000_cy<2>
                                                       vga_name/Madd_old_hc_4_add0000_cy<3>
    SLICE_X21Y54.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<3>
    SLICE_X21Y54.Y       Tciny                 0.869   vga_name/old_hc_4_add0000<4>
                                                       vga_name/Madd_old_hc_4_add0000_cy<4>
                                                       vga_name/Madd_old_hc_4_add0000_xor<5>
    SLICE_X19Y57.F3      net (fanout=1)        0.878   vga_name/old_hc_4_add0000<5>
    SLICE_X19Y57.COUT    Topcyf                1.162   vga_name/hc_and0000_wg_cy<3>
                                                       vga_name/hc_and0000_wg_lut<2>
                                                       vga_name/hc_and0000_wg_cy<2>
                                                       vga_name/hc_and0000_wg_cy<3>
    SLICE_X19Y58.CIN     net (fanout=1)        0.000   vga_name/hc_and0000_wg_cy<3>
    SLICE_X19Y58.XB      Tcinxb                0.404   vga_name/hc_and0000
                                                       vga_name/hc_and0000_wg_cy<4>
    SLICE_X23Y54.SR      net (fanout=8)        1.566   vga_name/hc_and0000
    SLICE_X23Y54.CLK     Tsrck                 0.910   vga_name/hc<6>
                                                       vga_name/hc_7
    -------------------------------------------------  ---------------------------
    Total                                      8.309ns (5.216ns logic, 3.093ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Paths for end point vga_name/hc_8 (SLICE_X23Y55.SR), 152 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_name/hc_0 (FF)
  Destination:          vga_name/hc_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.331ns (Levels of Logic = 9)
  Clock Path Skew:      -0.004ns (0.012 - 0.016)
  Source Clock:         a rising at 0.000ns
  Destination Clock:    a rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_name/hc_0 to vga_name/hc_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y51.XQ      Tcko                  0.591   vga_name/hc<0>
                                                       vga_name/hc_0
    SLICE_X21Y52.F1      net (fanout=4)        0.649   vga_name/hc<0>
    SLICE_X21Y52.COUT    Topcyf                1.162   vga_name/old_hc_4_add0000<0>
                                                       vga_name/Madd_old_hc_4_add0000_lut<0>_INV_0
                                                       vga_name/Madd_old_hc_4_add0000_cy<0>
                                                       vga_name/Madd_old_hc_4_add0000_cy<1>
    SLICE_X21Y53.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<1>
    SLICE_X21Y53.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<2>
                                                       vga_name/Madd_old_hc_4_add0000_cy<2>
                                                       vga_name/Madd_old_hc_4_add0000_cy<3>
    SLICE_X21Y54.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<3>
    SLICE_X21Y54.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<4>
                                                       vga_name/Madd_old_hc_4_add0000_cy<4>
                                                       vga_name/Madd_old_hc_4_add0000_cy<5>
    SLICE_X21Y55.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<5>
    SLICE_X21Y55.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<6>
                                                       vga_name/Madd_old_hc_4_add0000_cy<6>
                                                       vga_name/Madd_old_hc_4_add0000_cy<7>
    SLICE_X21Y56.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<7>
    SLICE_X21Y56.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<8>
                                                       vga_name/Madd_old_hc_4_add0000_cy<8>
                                                       vga_name/Madd_old_hc_4_add0000_cy<9>
    SLICE_X21Y57.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<9>
    SLICE_X21Y57.Y       Tciny                 0.869   vga_name/old_hc_4_add0000<10>
                                                       vga_name/Madd_old_hc_4_add0000_cy<10>
                                                       vga_name/Madd_old_hc_4_add0000_xor<11>
    SLICE_X19Y56.F2      net (fanout=1)        0.428   vga_name/old_hc_4_add0000<11>
    SLICE_X19Y56.COUT    Topcyf                1.162   vga_name/hc_and0000_wg_cy<1>
                                                       vga_name/hc_and0000_wg_lut<0>_INV_0
                                                       vga_name/hc_and0000_wg_cy<0>
                                                       vga_name/hc_and0000_wg_cy<1>
    SLICE_X19Y57.CIN     net (fanout=1)        0.000   vga_name/hc_and0000_wg_cy<1>
    SLICE_X19Y57.COUT    Tbyp                  0.118   vga_name/hc_and0000_wg_cy<3>
                                                       vga_name/hc_and0000_wg_cy<2>
                                                       vga_name/hc_and0000_wg_cy<3>
    SLICE_X19Y58.CIN     net (fanout=1)        0.000   vga_name/hc_and0000_wg_cy<3>
    SLICE_X19Y58.XB      Tcinxb                0.404   vga_name/hc_and0000
                                                       vga_name/hc_and0000_wg_cy<4>
    SLICE_X23Y55.SR      net (fanout=8)        1.566   vga_name/hc_and0000
    SLICE_X23Y55.CLK     Tsrck                 0.910   vga_name/hc<8>
                                                       vga_name/hc_8
    -------------------------------------------------  ---------------------------
    Total                                      8.331ns (5.688ns logic, 2.643ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_name/hc_0 (FF)
  Destination:          vga_name/hc_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.330ns (Levels of Logic = 9)
  Clock Path Skew:      -0.004ns (0.012 - 0.016)
  Source Clock:         a rising at 0.000ns
  Destination Clock:    a rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_name/hc_0 to vga_name/hc_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y51.XQ      Tcko                  0.591   vga_name/hc<0>
                                                       vga_name/hc_0
    SLICE_X21Y52.F1      net (fanout=4)        0.649   vga_name/hc<0>
    SLICE_X21Y52.COUT    Topcyf                1.162   vga_name/old_hc_4_add0000<0>
                                                       vga_name/Madd_old_hc_4_add0000_lut<0>_INV_0
                                                       vga_name/Madd_old_hc_4_add0000_cy<0>
                                                       vga_name/Madd_old_hc_4_add0000_cy<1>
    SLICE_X21Y53.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<1>
    SLICE_X21Y53.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<2>
                                                       vga_name/Madd_old_hc_4_add0000_cy<2>
                                                       vga_name/Madd_old_hc_4_add0000_cy<3>
    SLICE_X21Y54.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<3>
    SLICE_X21Y54.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<4>
                                                       vga_name/Madd_old_hc_4_add0000_cy<4>
                                                       vga_name/Madd_old_hc_4_add0000_cy<5>
    SLICE_X21Y55.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<5>
    SLICE_X21Y55.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<6>
                                                       vga_name/Madd_old_hc_4_add0000_cy<6>
                                                       vga_name/Madd_old_hc_4_add0000_cy<7>
    SLICE_X21Y56.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<7>
    SLICE_X21Y56.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<8>
                                                       vga_name/Madd_old_hc_4_add0000_cy<8>
                                                       vga_name/Madd_old_hc_4_add0000_cy<9>
    SLICE_X21Y57.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<9>
    SLICE_X21Y57.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<10>
                                                       vga_name/Madd_old_hc_4_add0000_cy<10>
                                                       vga_name/Madd_old_hc_4_add0000_cy<11>
    SLICE_X21Y58.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<11>
    SLICE_X21Y58.Y       Tciny                 0.869   vga_name/old_hc_4_add0000<12>
                                                       vga_name/Madd_old_hc_4_add0000_cy<12>
                                                       vga_name/Madd_old_hc_4_add0000_xor<13>
    SLICE_X19Y57.F2      net (fanout=1)        0.427   vga_name/old_hc_4_add0000<13>
    SLICE_X19Y57.COUT    Topcyf                1.162   vga_name/hc_and0000_wg_cy<3>
                                                       vga_name/hc_and0000_wg_lut<2>
                                                       vga_name/hc_and0000_wg_cy<2>
                                                       vga_name/hc_and0000_wg_cy<3>
    SLICE_X19Y58.CIN     net (fanout=1)        0.000   vga_name/hc_and0000_wg_cy<3>
    SLICE_X19Y58.XB      Tcinxb                0.404   vga_name/hc_and0000
                                                       vga_name/hc_and0000_wg_cy<4>
    SLICE_X23Y55.SR      net (fanout=8)        1.566   vga_name/hc_and0000
    SLICE_X23Y55.CLK     Tsrck                 0.910   vga_name/hc<8>
                                                       vga_name/hc_8
    -------------------------------------------------  ---------------------------
    Total                                      8.330ns (5.688ns logic, 2.642ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_name/hc_0 (FF)
  Destination:          vga_name/hc_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.309ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.012 - 0.016)
  Source Clock:         a rising at 0.000ns
  Destination Clock:    a rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_name/hc_0 to vga_name/hc_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y51.XQ      Tcko                  0.591   vga_name/hc<0>
                                                       vga_name/hc_0
    SLICE_X21Y52.F1      net (fanout=4)        0.649   vga_name/hc<0>
    SLICE_X21Y52.COUT    Topcyf                1.162   vga_name/old_hc_4_add0000<0>
                                                       vga_name/Madd_old_hc_4_add0000_lut<0>_INV_0
                                                       vga_name/Madd_old_hc_4_add0000_cy<0>
                                                       vga_name/Madd_old_hc_4_add0000_cy<1>
    SLICE_X21Y53.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<1>
    SLICE_X21Y53.COUT    Tbyp                  0.118   vga_name/old_hc_4_add0000<2>
                                                       vga_name/Madd_old_hc_4_add0000_cy<2>
                                                       vga_name/Madd_old_hc_4_add0000_cy<3>
    SLICE_X21Y54.CIN     net (fanout=1)        0.000   vga_name/Madd_old_hc_4_add0000_cy<3>
    SLICE_X21Y54.Y       Tciny                 0.869   vga_name/old_hc_4_add0000<4>
                                                       vga_name/Madd_old_hc_4_add0000_cy<4>
                                                       vga_name/Madd_old_hc_4_add0000_xor<5>
    SLICE_X19Y57.F3      net (fanout=1)        0.878   vga_name/old_hc_4_add0000<5>
    SLICE_X19Y57.COUT    Topcyf                1.162   vga_name/hc_and0000_wg_cy<3>
                                                       vga_name/hc_and0000_wg_lut<2>
                                                       vga_name/hc_and0000_wg_cy<2>
                                                       vga_name/hc_and0000_wg_cy<3>
    SLICE_X19Y58.CIN     net (fanout=1)        0.000   vga_name/hc_and0000_wg_cy<3>
    SLICE_X19Y58.XB      Tcinxb                0.404   vga_name/hc_and0000
                                                       vga_name/hc_and0000_wg_cy<4>
    SLICE_X23Y55.SR      net (fanout=8)        1.566   vga_name/hc_and0000
    SLICE_X23Y55.CLK     Tsrck                 0.910   vga_name/hc<8>
                                                       vga_name/hc_8
    -------------------------------------------------  ---------------------------
    Total                                      8.309ns (5.216ns logic, 3.093ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clk_name/CLKFX_BUF" derived from
 NET "clk_name/CLKIN_IBUFG" PERIOD = 31.25 ns HIGH 50%;
 divided by 2.50 to 12.500 nS and duty cycle corrected to HIGH 6.250 nS 

--------------------------------------------------------------------------------

Paths for end point vga_name/hcs_12 (SLICE_X19Y53.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_name/hcs_12 (FF)
  Destination:          vga_name/hcs_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         a rising at 12.500ns
  Destination Clock:    a rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_name/hcs_12 to vga_name/hcs_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y53.XQ      Tcko                  0.473   vga_name/hcs<12>
                                                       vga_name/hcs_12
    SLICE_X19Y53.F4      net (fanout=3)        0.333   vga_name/hcs<12>
    SLICE_X19Y53.CLK     Tckf        (-Th)    -0.801   vga_name/hcs<12>
                                                       vga_name/hcs<12>_rt
                                                       vga_name/Mcount_hcs_xor<12>
                                                       vga_name/hcs_12
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point vga_name/hcs_14 (SLICE_X19Y54.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_name/hcs_14 (FF)
  Destination:          vga_name/hcs_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         a rising at 12.500ns
  Destination Clock:    a rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_name/hcs_14 to vga_name/hcs_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y54.XQ      Tcko                  0.473   vga_name/hcs<14>
                                                       vga_name/hcs_14
    SLICE_X19Y54.F4      net (fanout=3)        0.333   vga_name/hcs<14>
    SLICE_X19Y54.CLK     Tckf        (-Th)    -0.801   vga_name/hcs<14>
                                                       vga_name/hcs<14>_rt
                                                       vga_name/Mcount_hcs_xor<14>
                                                       vga_name/hcs_14
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point vga_name/hc_0 (SLICE_X23Y51.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_name/hc_0 (FF)
  Destination:          vga_name/hc_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         a rising at 12.500ns
  Destination Clock:    a rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_name/hc_0 to vga_name/hc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y51.XQ      Tcko                  0.473   vga_name/hc<0>
                                                       vga_name/hc_0
    SLICE_X23Y51.F4      net (fanout=4)        0.333   vga_name/hc<0>
    SLICE_X23Y51.CLK     Tckf        (-Th)    -0.801   vga_name/hc<0>
                                                       vga_name/Mcount_hc_lut<0>_INV_0
                                                       vga_name/Mcount_hc_xor<0>
                                                       vga_name/hc_0
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clk_name/CLKFX_BUF" derived from
 NET "clk_name/CLKIN_IBUFG" PERIOD = 31.25 ns HIGH 50%;
 divided by 2.50 to 12.500 nS and duty cycle corrected to HIGH 6.250 nS 

--------------------------------------------------------------------------------
Slack: 9.433ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.067ns (326.052MHz) (Tdcmpfx)
  Physical resource: clk_name/DCM_SP_INST/CLKFX
  Logical resource: clk_name/DCM_SP_INST/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: clk_name/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 10.848ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: vga_name/vsync/CLK
  Logical resource: vga_name/vsync/CK
  Location pin: SLICE_X14Y27.CLK
  Clock network: a
--------------------------------------------------------------------------------
Slack: 10.848ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: vga_name/vsync/CLK
  Logical resource: vga_name/vsync/CK
  Location pin: SLICE_X14Y27.CLK
  Clock network: a
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_name/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_name/CLKIN_IBUFG           |     31.250ns|     10.000ns|     20.838ns|            0|            0|            0|         3238|
| clk_name/CLKFX_BUF            |     12.500ns|      8.335ns|          N/A|            0|            0|         3238|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkin          |    8.335|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3238 paths, 0 nets, and 187 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 26 17:39:25 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 189 MB



