# Semiconductor memory.

## Abstract
Disclosed is a dynamic RAM wherein each time a refresh address counter CT1, CT2 performs a plurality of steps of increment operations, an address switching circuit CT3, DCR is switched to specified refresh addresses held in an address storage circuit RO ... R3 , by utilizing the most significant bit of a divided by 2