$date
	Tue Jul 08 16:48:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module d_flipflop_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # din $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
x!
$end
#5000
0!
1"
#10000
0"
1#
#15000
1!
1"
#20000
0"
#25000
1"
#30000
0"
0#
#35000
0!
1"
#40000
0"
1#
#45000
1!
1"
#50000
0"
