<?php columnStart(1); ?>
<h3 id="article1">
80-BUS pin allocation
</h3>
<table class="bus-80-allocation">
<tr><th>PIN</th><th></th><th>SIGNAL</th><th>DESCRIPTION</th></tr>
<tr><td>1</td><td></td><td>GND</td><td>Ground</td></tr>
<tr><td>2</td><td></td><td>GND</td><td>Ground</td></tr>
<tr><td>3</td><td></td><td>GND</td><td>Ground</td></tr>
<tr><td>4</td><td></td><td>GND</td><td>Ground</td></tr>
<tr><td>5</td><td></td><td>CLOCK</td><td>System clock</td></tr>
<tr><td>6</td><td>*</td><td>/NMI SW</td><td>A low on this line initiates a short pulse on line 21</td></tr>
<tr><td>7</td><td></td><td>RSFU</td><td>Reserved for future use</td></tr>
<tr><td>8</td><td></td><td>AUX CLK</td><td>4MHz clock signal (optional)</td></tr>
<tr><td>9</td><td>*</td><td>/RAM DIS</td><td>Ram disable</td></tr>
<tr><td>10</td><td>*</td><td>/RESET SW</td><td>Reset switch</td></tr>
<tr><td>11</td><td>*</td><td>/NAS MEM</td><td>Memory decode to Nascom&nbsp;1</td></tr>
<tr><td>12</td><td>*</td><td>/NAS IO</td><td>I/O decode to Nascom&nbsp;1 and 2</td></tr>
<tr><td>13</td><td>*</td><td>/DBDR</td><td>Data bus drive, used to change the direction of the data bus buffers on the buffer board or Supermum.</td></tr>
<tr><td>14</td><td>*</td><td>/RESET</td><td>50uS reset pulse, resets entire system.</td></tr>
<tr><td>15</td><td></td><td>/HALT</td><td>Z80 halt signal</td></tr>
<tr><td>16</td><td></td><td>/BAL</td><td>DMA</td></tr>
<tr><td>17</td><td></td><td>/BAO</td><td>&nbsp; daisy chain</td></tr>
<tr><td>18</td><td></td><td>/BUSRQ</td><td>Z80 bus request</td></tr>
<tr><td>19</td><td></td><td>IEI</td><td>Interrupt</td></tr>
<tr><td>20</td><td></td><td>IEO</td><td>&nbsp; daisy chain</td></tr>
<tr><td>21</td><td>*</td><td>/NMI</td><td>Z80 NMI line, (not used by N1)</td></tr>
<tr><td>22</td><td>*</td><td>/INT</td><td>Z80 interrupt line</td></tr>
<tr><td>23</td><td>*</td><td>/WAIT</td><td>Z80 wait line</td></tr>
<tr><td>24</td><td></td><td>/RFSH</td><td>Z80 refresh signal</td></tr>
<tr><td>25</td><td></td><td>/M1</td><td>Z80 opcode fetch signal</td></tr>
<tr><td>26</td><td></td><td>/TORQ</td><td>Z80 input/<?php spChar("zwsp"); ?>output signal</td></tr>
<tr><td>27</td><td></td><td>/MREQ</td><td>Z80 memory signal</td></tr>
<tr><td>28</td><td></td><td>/WR</td><td>Z80 write signal</td></tr>
<tr><td>29</td><td></td><td>/RD</td><td>Z80 read signal</td></tr>
<tr><td>30</td><td></td><td>A0</td><td></td></tr>
<tr><td>31</td><td></td><td>A1</td><td></td></tr>
<tr><td>32</td><td></td><td>A2</td><td></td></tr>
<tr><td>33</td><td></td><td>A3</td><td></td></tr>
<tr><td>34</td><td></td><td>A4</td><td></td></tr>
<tr><td>35</td><td></td><td>AS</td><td></td></tr>
<tr><td>36</td><td></td><td>A6</td><td></td></tr>
<tr><td>37</td><td></td><td>A7</td><td></td></tr>
<tr><td>38</td><td></td><td>A8</td><td>Z80 16 bit</td></tr>
<tr><td>39</td><td></td><td>A9</td><td>&nbsp; address bus</td></tr>
<tr><td>40</td><td></td><td>A10</td><td></td></tr>
<tr><td>41</td><td></td><td>A11</td><td></td></tr>
<tr><td>42</td><td></td><td>A12</td><td></td></tr>
<tr><td>43</td><td></td><td>A13</td><td></td></tr>
<tr><td>44</td><td></td><td>A14</td><td></td></tr>
<tr><td>45</td><td></td><td>A15</td><td></td></tr>
<tr><td>46</td><td></td><td>A16</td><td>Optional implementation</td></tr>
<tr><td>47</td><td></td><td>A17</td><td>&nbsp; for extended</td></tr>
<tr><td>48</td><td></td><td>A18</td><td>&nbsp; addressing.</td></tr>
<tr><td>49</td><td></td><td>GND</td><td>Ground to seperate the data and address busses.</td></tr>
<tr><td>50</td><td></td><td>D0</td><td></td></tr>
<tr><td>51</td><td></td><td>D1</td><td></td></tr>
<tr><td>52</td><td></td><td>D2</td><td></td></tr>
<tr><td>53</td><td></td><td>D3</td><td>Bidirectional data bus.</td></tr>
<tr><td>54</td><td></td><td>D4</td><td></td></tr>
<tr><td>55</td><td></td><td>D5</td><td></td></tr>
<tr><td>56</td><td></td><td>D6</td><td></td></tr>
<tr><td>57</td><td></td><td>D7</td><td></td></tr>
</table>
<?php columnEnd(1); ?>
