Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Tue Nov 19 00:17:28 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt squat_hero_test_1.twr squat_hero_test_1.udb -gui -msgset C:/Users/KetHollingsworth/Desktop/Repositories/Microps/Squat-Hero/FPGA/squat_hero/promote.xml

-----------------------------------------
Design:          vga
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 
create_generated_clock -name {vgaclk_c} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 25 -divide_by 48 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 75.3927%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE  |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{vgaCont/vcnt_18__i8/SR   vgaCont/vcnt_18__i9/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_18__i7/SR   vgaCont/vcnt_18__i6/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_19__i0/SR   vgaCont/hcnt_19__i1/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_18__i5/SR   vgaCont/vcnt_18__i4/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_18__i3/SR   vgaCont/vcnt_18__i2/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_18__i1/SR   vgaCont/vcnt_18__i0/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_19__i9/SR   vgaCont/hcnt_19__i8/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_19__i7/SR   vgaCont/hcnt_19__i6/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_19__i5/SR   vgaCont/hcnt_19__i4/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_19__i3/SR   vgaCont/hcnt_19__i2/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        10
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 6 Start or End Points      |           Type           
-------------------------------------------------------------------
reset                                   |                     input
clk                                     |                     input
blank_b                                 |                    output
vsync                                   |                    output
hsync                                   |                    output
vgaclk                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         6
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "vgaclk_c"
=======================
create_generated_clock -name {vgaclk_c} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 25 -divide_by 48 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock vgaclk_c             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vgaclk_c                          |             Target |          40.000 ns |         25.000 MHz 
                                        | Actual (all paths) |          11.668 ns |         85.704 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock vgaclk_c             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From int_osc                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.2 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock int_osc              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vgaclk_c                          |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vgaCont/hcnt_19__i9/D                    |   28.333 ns 
vgaCont/hcnt_19__i6/D                    |   28.461 ns 
vgaCont/hcnt_19__i8/D                    |   28.461 ns 
vgaCont/hcnt_19__i7/D                    |   28.514 ns 
{vgaCont/vcnt_18__i7/SP   vgaCont/vcnt_18__i6/SP}              
                                         |   28.515 ns 
{vgaCont/vcnt_18__i8/SP   vgaCont/vcnt_18__i9/SP}              
                                         |   28.515 ns 
vgaCont/vcnt_18__i9/D                    |   28.810 ns 
vgaCont/vcnt_18__i7/D                    |   28.871 ns 
vgaCont/vcnt_18__i8/D                    |   28.871 ns 
vgaCont/vcnt_18__i6/D                    |   28.924 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vgaCont/hcnt_19__i2/Q  (SLICE_R15C7C)
Path End         : vgaCont/hcnt_19__i9/D  (SLICE_R16C8D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 10
Delay Ratio      : 58.2% (route), 41.8% (logic)
Clock Skew       : -1.150 ns 
Setup Constraint : 40.000 ns 
Path Slack       : 28.332 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY               5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                             0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                             0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY               7.481                 12.984  11      
{vgaCont/hcnt_19__i3/CK   vgaCont/hcnt_19__i2/CK}
                                                             CLOCK PIN               0.000                 12.984  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
vgaCont/hcnt_19__i2/CK->vgaCont/hcnt_19__i2/Q
                                          SLICE_R15C7C       CLK_TO_Q1_DELAY         1.388                 14.372  2       
vgaCont/x[2]                                                 NET DELAY               2.617                 16.989  2       
vgaCont/hcnt_19_add_4_3/C1->vgaCont/hcnt_19_add_4_3/CO1
                                          SLICE_R16C7B       C1_TO_COUT1_DELAY       0.343                 17.332  2       
vgaCont/n581                                                 NET DELAY               0.000                 17.332  2       
vgaCont/hcnt_19_add_4_5/CI0->vgaCont/hcnt_19_add_4_5/CO0
                                          SLICE_R16C7C       CIN0_TO_COUT0_DELAY     0.277                 17.609  2       
vgaCont/n994                                                 NET DELAY               0.000                 17.609  2       
vgaCont/hcnt_19_add_4_5/CI1->vgaCont/hcnt_19_add_4_5/CO1
                                          SLICE_R16C7C       CIN1_TO_COUT1_DELAY     0.277                 17.886  2       
vgaCont/n583                                                 NET DELAY               0.000                 17.886  2       
vgaCont/hcnt_19_add_4_7/CI0->vgaCont/hcnt_19_add_4_7/CO0
                                          SLICE_R16C7D       CIN0_TO_COUT0_DELAY     0.277                 18.163  2       
vgaCont/n997                                                 NET DELAY               0.000                 18.163  2       
vgaCont/hcnt_19_add_4_7/CI1->vgaCont/hcnt_19_add_4_7/CO1
                                          SLICE_R16C7D       CIN1_TO_COUT1_DELAY     0.277                 18.440  2       
vgaCont/n585                                                 NET DELAY               0.555                 18.995  2       
vgaCont/hcnt_19_add_4_9/CI0->vgaCont/hcnt_19_add_4_9/CO0
                                          SLICE_R16C8A       CIN0_TO_COUT0_DELAY     0.277                 19.272  2       
vgaCont/n1000                                                NET DELAY               0.000                 19.272  2       
vgaCont/hcnt_19_add_4_9/CI1->vgaCont/hcnt_19_add_4_9/CO1
                                          SLICE_R16C8A       CIN1_TO_COUT1_DELAY     0.277                 19.549  2       
vgaCont/n587                                                 NET DELAY               0.661                 20.210  2       
vgaCont/hcnt_19_add_4_11/D0->vgaCont/hcnt_19_add_4_11/S0
                                          SLICE_R16C8B       D0_TO_F0_DELAY          0.449                 20.659  1       
vgaCont/n45[9]                                               NET DELAY               2.168                 22.827  1       
vgaCont/i316_2_lut/A->vgaCont/i316_2_lut/Z
                                          SLICE_R16C8D       D0_TO_F0_DELAY          0.476                 23.303  1       
vgaCont/x_9__N_1[9]                                          NET DELAY               0.000                 23.303  1       
vgaCont/hcnt_19__i9/D                                        ENDPOINT                0.000                 23.303  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 40.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 40.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY               5.353                 45.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                             0.000                 45.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                             0.150                 45.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY               6.331                 51.834  11      
{vgaCont/hcnt_19__i9/CK   vgaCont/hcnt_19__i8/CK}
                                                             CLOCK PIN               0.000                 51.834  1       
                                                             Uncertainty          -(0.000)                 51.834  
                                                             Setup time           -(0.198)                 51.636  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              51.636  
Arrival Time                                                                                            -(23.303)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       28.332  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_19__i9/Q  (SLICE_R16C8D)
Path End         : vgaCont/hcnt_19__i6/D  (SLICE_R16C8C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 75.6% (route), 24.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 40.000 ns 
Path Slack       : 28.460 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.331                 11.834  11      
{vgaCont/hcnt_19__i9/CK   vgaCont/hcnt_19__i8/CK}
                                                             CLOCK PIN           0.000                 11.834  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_19__i9/CK->vgaCont/hcnt_19__i9/Q
                                          SLICE_R16C8D       CLK_TO_Q0_DELAY     1.388                 13.222  4       
vgaCont/x[9]                                                 NET DELAY           3.331                 16.553  4       
vgaCont/i6_4_lut_adj_2/D->vgaCont/i6_4_lut_adj_2/Z
                                          SLICE_R16C6C       A0_TO_F0_DELAY      0.449                 17.002  1       
vgaCont/n15                                                  NET DELAY           2.168                 19.170  1       
vgaCont/i704_4_lut/A->vgaCont/i704_4_lut/Z
                                          SLICE_R16C6D       D1_TO_F1_DELAY      0.449                 19.619  15      
vgaCont/n19                                                  NET DELAY           3.080                 22.699  15      
vgaCont/i319_2_lut/B->vgaCont/i319_2_lut/Z
                                          SLICE_R16C8C       B1_TO_F1_DELAY      0.476                 23.175  1       
vgaCont/x_9__N_1[6]                                          NET DELAY           0.000                 23.175  1       
vgaCont/hcnt_19__i6/D                                        ENDPOINT            0.000                 23.175  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 40.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 40.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.331                 51.834  11      
{vgaCont/hcnt_19__i7/CK   vgaCont/hcnt_19__i6/CK}
                                                             CLOCK PIN           0.000                 51.834  1       
                                                             Uncertainty      -(0.000)                 51.834  
                                                             Setup time       -(0.198)                 51.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.636  
Arrival Time                                                                                        -(23.175)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.460  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_19__i9/Q  (SLICE_R16C8D)
Path End         : vgaCont/hcnt_19__i8/D  (SLICE_R16C8D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 75.6% (route), 24.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 40.000 ns 
Path Slack       : 28.460 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.331                 11.834  11      
{vgaCont/hcnt_19__i9/CK   vgaCont/hcnt_19__i8/CK}
                                                             CLOCK PIN           0.000                 11.834  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_19__i9/CK->vgaCont/hcnt_19__i9/Q
                                          SLICE_R16C8D       CLK_TO_Q0_DELAY     1.388                 13.222  4       
vgaCont/x[9]                                                 NET DELAY           3.331                 16.553  4       
vgaCont/i6_4_lut_adj_2/D->vgaCont/i6_4_lut_adj_2/Z
                                          SLICE_R16C6C       A0_TO_F0_DELAY      0.449                 17.002  1       
vgaCont/n15                                                  NET DELAY           2.168                 19.170  1       
vgaCont/i704_4_lut/A->vgaCont/i704_4_lut/Z
                                          SLICE_R16C6D       D1_TO_F1_DELAY      0.449                 19.619  15      
vgaCont/n19                                                  NET DELAY           3.080                 22.699  15      
vgaCont/i317_2_lut/B->vgaCont/i317_2_lut/Z
                                          SLICE_R16C8D       B1_TO_F1_DELAY      0.476                 23.175  1       
vgaCont/x_9__N_1[8]                                          NET DELAY           0.000                 23.175  1       
vgaCont/hcnt_19__i8/D                                        ENDPOINT            0.000                 23.175  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 40.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 40.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.331                 51.834  11      
{vgaCont/hcnt_19__i9/CK   vgaCont/hcnt_19__i8/CK}
                                                             CLOCK PIN           0.000                 51.834  1       
                                                             Uncertainty      -(0.000)                 51.834  
                                                             Setup time       -(0.198)                 51.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.636  
Arrival Time                                                                                        -(23.175)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.460  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_19__i9/Q  (SLICE_R16C8D)
Path End         : vgaCont/hcnt_19__i7/D  (SLICE_R16C8C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 75.5% (route), 24.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 40.000 ns 
Path Slack       : 28.513 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.331                 11.834  11      
{vgaCont/hcnt_19__i9/CK   vgaCont/hcnt_19__i8/CK}
                                                             CLOCK PIN           0.000                 11.834  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_19__i9/CK->vgaCont/hcnt_19__i9/Q
                                          SLICE_R16C8D       CLK_TO_Q0_DELAY     1.388                 13.222  4       
vgaCont/x[9]                                                 NET DELAY           3.331                 16.553  4       
vgaCont/i6_4_lut_adj_2/D->vgaCont/i6_4_lut_adj_2/Z
                                          SLICE_R16C6C       A0_TO_F0_DELAY      0.449                 17.002  1       
vgaCont/n15                                                  NET DELAY           2.168                 19.170  1       
vgaCont/i704_4_lut/A->vgaCont/i704_4_lut/Z
                                          SLICE_R16C6D       D1_TO_F1_DELAY      0.449                 19.619  15      
vgaCont/n19                                                  NET DELAY           3.027                 22.646  15      
vgaCont/i318_2_lut/B->vgaCont/i318_2_lut/Z
                                          SLICE_R16C8C       C0_TO_F0_DELAY      0.476                 23.122  1       
vgaCont/x_9__N_1[7]                                          NET DELAY           0.000                 23.122  1       
vgaCont/hcnt_19__i7/D                                        ENDPOINT            0.000                 23.122  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 40.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 40.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.331                 51.834  11      
{vgaCont/hcnt_19__i7/CK   vgaCont/hcnt_19__i6/CK}
                                                             CLOCK PIN           0.000                 51.834  1       
                                                             Uncertainty      -(0.000)                 51.834  
                                                             Setup time       -(0.198)                 51.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.636  
Arrival Time                                                                                        -(23.122)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.513  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_19__i9/Q  (SLICE_R16C8D)
Path End         : {vgaCont/vcnt_18__i7/SP   vgaCont/vcnt_18__i6/SP}  (SLICE_R16C4D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 79.5% (route), 20.5% (logic)
Clock Skew       : -0.158 ns 
Setup Constraint : 40.000 ns 
Path Slack       : 28.514 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.331                 11.834  11      
{vgaCont/hcnt_19__i9/CK   vgaCont/hcnt_19__i8/CK}
                                                             CLOCK PIN           0.000                 11.834  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_19__i9/CK->vgaCont/hcnt_19__i9/Q
                                          SLICE_R16C8D       CLK_TO_Q0_DELAY     1.388                 13.222  4       
vgaCont/x[9]                                                 NET DELAY           3.331                 16.553  4       
vgaCont/i6_4_lut_adj_2/D->vgaCont/i6_4_lut_adj_2/Z
                                          SLICE_R16C6C       A0_TO_F0_DELAY      0.449                 17.002  1       
vgaCont/n15                                                  NET DELAY           2.168                 19.170  1       
vgaCont/i704_4_lut/A->vgaCont/i704_4_lut/Z
                                          SLICE_R16C6D       D1_TO_F1_DELAY      0.449                 19.619  15      
vgaCont/n19                                                  NET DELAY           3.344                 22.963  15      
{vgaCont/vcnt_18__i7/SP   vgaCont/vcnt_18__i6/SP}
                                                             ENDPOINT            0.000                 22.963  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 40.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 40.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.173                 51.676  11      
{vgaCont/vcnt_18__i7/CK   vgaCont/vcnt_18__i6/CK}
                                                             CLOCK PIN           0.000                 51.676  1       
                                                             Uncertainty      -(0.000)                 51.676  
                                                             Setup time       -(0.198)                 51.478  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.478  
Arrival Time                                                                                        -(22.963)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.514  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_19__i9/Q  (SLICE_R16C8D)
Path End         : {vgaCont/vcnt_18__i8/SP   vgaCont/vcnt_18__i9/SP}  (SLICE_R16C4C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 79.5% (route), 20.5% (logic)
Clock Skew       : -0.158 ns 
Setup Constraint : 40.000 ns 
Path Slack       : 28.514 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.331                 11.834  11      
{vgaCont/hcnt_19__i9/CK   vgaCont/hcnt_19__i8/CK}
                                                             CLOCK PIN           0.000                 11.834  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_19__i9/CK->vgaCont/hcnt_19__i9/Q
                                          SLICE_R16C8D       CLK_TO_Q0_DELAY     1.388                 13.222  4       
vgaCont/x[9]                                                 NET DELAY           3.331                 16.553  4       
vgaCont/i6_4_lut_adj_2/D->vgaCont/i6_4_lut_adj_2/Z
                                          SLICE_R16C6C       A0_TO_F0_DELAY      0.449                 17.002  1       
vgaCont/n15                                                  NET DELAY           2.168                 19.170  1       
vgaCont/i704_4_lut/A->vgaCont/i704_4_lut/Z
                                          SLICE_R16C6D       D1_TO_F1_DELAY      0.449                 19.619  15      
vgaCont/n19                                                  NET DELAY           3.344                 22.963  15      
{vgaCont/vcnt_18__i8/SP   vgaCont/vcnt_18__i9/SP}
                                                             ENDPOINT            0.000                 22.963  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 40.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 40.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.173                 51.676  11      
{vgaCont/vcnt_18__i8/CK   vgaCont/vcnt_18__i9/CK}
                                                             CLOCK PIN           0.000                 51.676  1       
                                                             Uncertainty      -(0.000)                 51.676  
                                                             Setup time       -(0.198)                 51.478  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.478  
Arrival Time                                                                                        -(22.963)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.514  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_18__i0/Q  (SLICE_R15C3A)
Path End         : vgaCont/vcnt_18__i9/D  (SLICE_R16C4C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 12
Delay Ratio      : 52.6% (route), 47.4% (logic)
Clock Skew       : -0.714 ns 
Setup Constraint : 40.000 ns 
Path Slack       : 28.809 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY               5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                             0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                             0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY               6.887                 12.390  11      
{vgaCont/vcnt_18__i1/CK   vgaCont/vcnt_18__i0/CK}
                                                             CLOCK PIN               0.000                 12.390  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
vgaCont/vcnt_18__i0/CK->vgaCont/vcnt_18__i0/Q
                                          SLICE_R15C3A       CLK_TO_Q1_DELAY         1.388                 13.778  3       
vgaCont/y[0]                                                 NET DELAY               2.022                 15.800  3       
vgaCont/vcnt_18_add_4_1/C1->vgaCont/vcnt_18_add_4_1/CO1
                                          SLICE_R16C3A       C1_TO_COUT1_DELAY       0.343                 16.143  2       
vgaCont/n568                                                 NET DELAY               0.000                 16.143  2       
vgaCont/vcnt_18_add_4_3/CI0->vgaCont/vcnt_18_add_4_3/CO0
                                          SLICE_R16C3B       CIN0_TO_COUT0_DELAY     0.277                 16.420  2       
vgaCont/n970                                                 NET DELAY               0.000                 16.420  2       
vgaCont/vcnt_18_add_4_3/CI1->vgaCont/vcnt_18_add_4_3/CO1
                                          SLICE_R16C3B       CIN1_TO_COUT1_DELAY     0.277                 16.697  2       
vgaCont/n570                                                 NET DELAY               0.000                 16.697  2       
vgaCont/vcnt_18_add_4_5/CI0->vgaCont/vcnt_18_add_4_5/CO0
                                          SLICE_R16C3C       CIN0_TO_COUT0_DELAY     0.277                 16.974  2       
vgaCont/n973                                                 NET DELAY               0.000                 16.974  2       
vgaCont/vcnt_18_add_4_5/CI1->vgaCont/vcnt_18_add_4_5/CO1
                                          SLICE_R16C3C       CIN1_TO_COUT1_DELAY     0.277                 17.251  2       
vgaCont/n572                                                 NET DELAY               0.000                 17.251  2       
vgaCont/vcnt_18_add_4_7/CI0->vgaCont/vcnt_18_add_4_7/CO0
                                          SLICE_R16C3D       CIN0_TO_COUT0_DELAY     0.277                 17.528  2       
vgaCont/n976                                                 NET DELAY               0.000                 17.528  2       
vgaCont/vcnt_18_add_4_7/CI1->vgaCont/vcnt_18_add_4_7/CO1
                                          SLICE_R16C3D       CIN1_TO_COUT1_DELAY     0.277                 17.805  2       
vgaCont/n574                                                 NET DELAY               0.555                 18.360  2       
vgaCont/vcnt_18_add_4_9/CI0->vgaCont/vcnt_18_add_4_9/CO0
                                          SLICE_R16C4A       CIN0_TO_COUT0_DELAY     0.277                 18.637  2       
vgaCont/n979                                                 NET DELAY               0.000                 18.637  2       
vgaCont/vcnt_18_add_4_9/CI1->vgaCont/vcnt_18_add_4_9/CO1
                                          SLICE_R16C4A       CIN1_TO_COUT1_DELAY     0.277                 18.914  2       
vgaCont/n576                                                 NET DELAY               0.661                 19.575  2       
vgaCont/vcnt_18_add_4_11/D0->vgaCont/vcnt_18_add_4_11/S0
                                          SLICE_R16C4B       D0_TO_F0_DELAY          0.449                 20.024  1       
vgaCont/n35[9]                                               NET DELAY               2.168                 22.192  1       
vgaCont/i310_2_lut/A->vgaCont/i310_2_lut/Z
                                          SLICE_R16C4C       D1_TO_F1_DELAY          0.476                 22.668  1       
vgaCont/n46[9]                                               NET DELAY               0.000                 22.668  1       
vgaCont/vcnt_18__i9/D                                        ENDPOINT                0.000                 22.668  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 40.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 40.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY               5.353                 45.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                             0.000                 45.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                             0.150                 45.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY               6.173                 51.676  11      
{vgaCont/vcnt_18__i8/CK   vgaCont/vcnt_18__i9/CK}
                                                             CLOCK PIN               0.000                 51.676  1       
                                                             Uncertainty          -(0.000)                 51.676  
                                                             Setup time           -(0.198)                 51.478  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              51.478  
Arrival Time                                                                                            -(22.668)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       28.809  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_18__i4/Q  (SLICE_R15C3C)
Path End         : vgaCont/vcnt_18__i7/D  (SLICE_R16C4D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 5
Delay Ratio      : 68.3% (route), 31.7% (logic)
Clock Skew       : -0.714 ns 
Setup Constraint : 40.000 ns 
Path Slack       : 28.870 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.887                 12.390  11      
{vgaCont/vcnt_18__i5/CK   vgaCont/vcnt_18__i4/CK}
                                                             CLOCK PIN           0.000                 12.390  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/vcnt_18__i4/CK->vgaCont/vcnt_18__i4/Q
                                          SLICE_R15C3C       CLK_TO_Q1_DELAY     1.388                 13.778  3       
vgaCont/y[4]                                                 NET DELAY           2.022                 15.800  3       
vgaCont/i1_2_lut/B->vgaCont/i1_2_lut/Z    SLICE_R15C4A       C0_TO_F0_DELAY      0.476                 16.276  1       
vgaCont/n115                                                 NET DELAY           0.304                 16.580  1       
vgaCont/i6_4_lut/B->vgaCont/i6_4_lut/Z    SLICE_R15C4A       C1_TO_F1_DELAY      0.449                 17.029  1       
vgaCont/n14                                                  NET DELAY           2.168                 19.197  1       
vgaCont/i7_4_lut/B->vgaCont/i7_4_lut/Z    SLICE_R15C4B       D1_TO_F1_DELAY      0.449                 19.646  10      
vgaCont/n19_adj_26                                           NET DELAY           2.485                 22.131  10      
vgaCont/i1_2_lut_adj_18/A->vgaCont/i1_2_lut_adj_18/Z
                                          SLICE_R16C4D       B0_TO_F0_DELAY      0.476                 22.607  1       
vgaCont/n46[7]                                               NET DELAY           0.000                 22.607  1       
vgaCont/vcnt_18__i7/D                                        ENDPOINT            0.000                 22.607  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 40.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 40.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.173                 51.676  11      
{vgaCont/vcnt_18__i7/CK   vgaCont/vcnt_18__i6/CK}
                                                             CLOCK PIN           0.000                 51.676  1       
                                                             Uncertainty      -(0.000)                 51.676  
                                                             Setup time       -(0.198)                 51.478  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.478  
Arrival Time                                                                                        -(22.607)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.870  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_18__i4/Q  (SLICE_R15C3C)
Path End         : vgaCont/vcnt_18__i8/D  (SLICE_R16C4C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 5
Delay Ratio      : 68.3% (route), 31.7% (logic)
Clock Skew       : -0.714 ns 
Setup Constraint : 40.000 ns 
Path Slack       : 28.870 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.887                 12.390  11      
{vgaCont/vcnt_18__i5/CK   vgaCont/vcnt_18__i4/CK}
                                                             CLOCK PIN           0.000                 12.390  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/vcnt_18__i4/CK->vgaCont/vcnt_18__i4/Q
                                          SLICE_R15C3C       CLK_TO_Q1_DELAY     1.388                 13.778  3       
vgaCont/y[4]                                                 NET DELAY           2.022                 15.800  3       
vgaCont/i1_2_lut/B->vgaCont/i1_2_lut/Z    SLICE_R15C4A       C0_TO_F0_DELAY      0.476                 16.276  1       
vgaCont/n115                                                 NET DELAY           0.304                 16.580  1       
vgaCont/i6_4_lut/B->vgaCont/i6_4_lut/Z    SLICE_R15C4A       C1_TO_F1_DELAY      0.449                 17.029  1       
vgaCont/n14                                                  NET DELAY           2.168                 19.197  1       
vgaCont/i7_4_lut/B->vgaCont/i7_4_lut/Z    SLICE_R15C4B       D1_TO_F1_DELAY      0.449                 19.646  10      
vgaCont/n19_adj_26                                           NET DELAY           2.485                 22.131  10      
vgaCont/i1_2_lut_adj_1/A->vgaCont/i1_2_lut_adj_1/Z
                                          SLICE_R16C4C       B0_TO_F0_DELAY      0.476                 22.607  1       
vgaCont/n46[8]                                               NET DELAY           0.000                 22.607  1       
vgaCont/vcnt_18__i8/D                                        ENDPOINT            0.000                 22.607  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 40.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 40.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.173                 51.676  11      
{vgaCont/vcnt_18__i8/CK   vgaCont/vcnt_18__i9/CK}
                                                             CLOCK PIN           0.000                 51.676  1       
                                                             Uncertainty      -(0.000)                 51.676  
                                                             Setup time       -(0.198)                 51.478  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.478  
Arrival Time                                                                                        -(22.607)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.870  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_18__i4/Q  (SLICE_R15C3C)
Path End         : vgaCont/vcnt_18__i6/D  (SLICE_R16C4D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 5
Delay Ratio      : 68.1% (route), 31.9% (logic)
Clock Skew       : -0.714 ns 
Setup Constraint : 40.000 ns 
Path Slack       : 28.923 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.887                 12.390  11      
{vgaCont/vcnt_18__i5/CK   vgaCont/vcnt_18__i4/CK}
                                                             CLOCK PIN           0.000                 12.390  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/vcnt_18__i4/CK->vgaCont/vcnt_18__i4/Q
                                          SLICE_R15C3C       CLK_TO_Q1_DELAY     1.388                 13.778  3       
vgaCont/y[4]                                                 NET DELAY           2.022                 15.800  3       
vgaCont/i1_2_lut/B->vgaCont/i1_2_lut/Z    SLICE_R15C4A       C0_TO_F0_DELAY      0.476                 16.276  1       
vgaCont/n115                                                 NET DELAY           0.304                 16.580  1       
vgaCont/i6_4_lut/B->vgaCont/i6_4_lut/Z    SLICE_R15C4A       C1_TO_F1_DELAY      0.449                 17.029  1       
vgaCont/n14                                                  NET DELAY           2.168                 19.197  1       
vgaCont/i7_4_lut/B->vgaCont/i7_4_lut/Z    SLICE_R15C4B       D1_TO_F1_DELAY      0.449                 19.646  10      
vgaCont/n19_adj_26                                           NET DELAY           2.432                 22.078  10      
vgaCont/i1_2_lut_adj_16/A->vgaCont/i1_2_lut_adj_16/Z
                                          SLICE_R16C4D       C1_TO_F1_DELAY      0.476                 22.554  1       
vgaCont/n46[6]                                               NET DELAY           0.000                 22.554  1       
vgaCont/vcnt_18__i6/D                                        ENDPOINT            0.000                 22.554  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 40.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 40.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.353  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.503  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           6.173                 51.676  11      
{vgaCont/vcnt_18__i7/CK   vgaCont/vcnt_18__i6/CK}
                                                             CLOCK PIN           0.000                 51.676  1       
                                                             Uncertainty      -(0.000)                 51.676  
                                                             Setup time       -(0.198)                 51.478  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          51.478  
Arrival Time                                                                                        -(22.554)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.923  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vgaCont/vcnt_18__i1/D                    |    3.113 ns 
vgaCont/vcnt_18__i3/D                    |    3.113 ns 
vgaCont/vcnt_18__i5/D                    |    3.113 ns 
vgaCont/vcnt_18__i4/D                    |    3.113 ns 
vgaCont/hcnt_19__i0/D                    |    3.113 ns 
vgaCont/hcnt_19__i1/D                    |    3.113 ns 
vgaCont/vcnt_18__i7/D                    |    3.113 ns 
vgaCont/vcnt_18__i6/D                    |    3.113 ns 
vgaCont/vcnt_18__i8/D                    |    3.113 ns 
vgaCont/vcnt_18__i9/D                    |    3.113 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vgaCont/vcnt_18__i1/Q  (SLICE_R15C3A)
Path End         : vgaCont/vcnt_18__i1/D  (SLICE_R15C3A)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.862                  7.014  11      
{vgaCont/vcnt_18__i1/CK   vgaCont/vcnt_18__i0/CK}
                                                             CLOCK PIN        0.000                  7.014  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_18__i1/CK->vgaCont/vcnt_18__i1/Q
                                          SLICE_R15C3A       CLK_TO_Q0_DELAY  0.779                  7.793  3       
vgaCont/y[1]                                                 NET DELAY        0.882                  8.675  3       
vgaCont/vcnt_18_add_4_3/C0->vgaCont/vcnt_18_add_4_3/S0
                                          SLICE_R16C3B       C0_TO_F0_DELAY   0.266                  8.941  1       
vgaCont/n35[1]                                               NET DELAY        0.934                  9.875  1       
vgaCont/i1_2_lut_adj_11/B->vgaCont/i1_2_lut_adj_11/Z
                                          SLICE_R15C3A       D0_TO_F0_DELAY   0.252                 10.127  1       
vgaCont/n46[1]                                               NET DELAY        0.000                 10.127  1       
vgaCont/vcnt_18__i1/D                                        ENDPOINT         0.000                 10.127  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.862                  7.014  11      
{vgaCont/vcnt_18__i1/CK   vgaCont/vcnt_18__i0/CK}
                                                             CLOCK PIN        0.000                  7.014  1       
                                                             Uncertainty      0.000                  7.014  
                                                             Hold time        0.000                  7.014  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.014  
Arrival Time                                                                                        10.127  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_18__i3/Q  (SLICE_R15C3B)
Path End         : vgaCont/vcnt_18__i3/D  (SLICE_R15C3B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.862                  7.014  11      
{vgaCont/vcnt_18__i3/CK   vgaCont/vcnt_18__i2/CK}
                                                             CLOCK PIN        0.000                  7.014  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_18__i3/CK->vgaCont/vcnt_18__i3/Q
                                          SLICE_R15C3B       CLK_TO_Q0_DELAY  0.779                  7.793  3       
vgaCont/y[3]                                                 NET DELAY        0.882                  8.675  3       
vgaCont/vcnt_18_add_4_5/C0->vgaCont/vcnt_18_add_4_5/S0
                                          SLICE_R16C3C       C0_TO_F0_DELAY   0.266                  8.941  1       
vgaCont/n35[3]                                               NET DELAY        0.934                  9.875  1       
vgaCont/i1_2_lut_adj_13/B->vgaCont/i1_2_lut_adj_13/Z
                                          SLICE_R15C3B       D0_TO_F0_DELAY   0.252                 10.127  1       
vgaCont/n46[3]                                               NET DELAY        0.000                 10.127  1       
vgaCont/vcnt_18__i3/D                                        ENDPOINT         0.000                 10.127  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.862                  7.014  11      
{vgaCont/vcnt_18__i3/CK   vgaCont/vcnt_18__i2/CK}
                                                             CLOCK PIN        0.000                  7.014  1       
                                                             Uncertainty      0.000                  7.014  
                                                             Hold time        0.000                  7.014  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.014  
Arrival Time                                                                                        10.127  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_18__i5/Q  (SLICE_R15C3C)
Path End         : vgaCont/vcnt_18__i5/D  (SLICE_R15C3C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.862                  7.014  11      
{vgaCont/vcnt_18__i5/CK   vgaCont/vcnt_18__i4/CK}
                                                             CLOCK PIN        0.000                  7.014  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_18__i5/CK->vgaCont/vcnt_18__i5/Q
                                          SLICE_R15C3C       CLK_TO_Q0_DELAY  0.779                  7.793  4       
vgaCont/y[5]                                                 NET DELAY        0.882                  8.675  4       
vgaCont/vcnt_18_add_4_7/C0->vgaCont/vcnt_18_add_4_7/S0
                                          SLICE_R16C3D       C0_TO_F0_DELAY   0.266                  8.941  1       
vgaCont/n35[5]                                               NET DELAY        0.934                  9.875  1       
vgaCont/i1_2_lut_adj_15/B->vgaCont/i1_2_lut_adj_15/Z
                                          SLICE_R15C3C       D0_TO_F0_DELAY   0.252                 10.127  1       
vgaCont/n46[5]                                               NET DELAY        0.000                 10.127  1       
vgaCont/vcnt_18__i5/D                                        ENDPOINT         0.000                 10.127  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.862                  7.014  11      
{vgaCont/vcnt_18__i5/CK   vgaCont/vcnt_18__i4/CK}
                                                             CLOCK PIN        0.000                  7.014  1       
                                                             Uncertainty      0.000                  7.014  
                                                             Hold time        0.000                  7.014  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.014  
Arrival Time                                                                                        10.127  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_18__i4/Q  (SLICE_R15C3C)
Path End         : vgaCont/vcnt_18__i4/D  (SLICE_R15C3C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.862                  7.014  11      
{vgaCont/vcnt_18__i5/CK   vgaCont/vcnt_18__i4/CK}
                                                             CLOCK PIN        0.000                  7.014  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_18__i4/CK->vgaCont/vcnt_18__i4/Q
                                          SLICE_R15C3C       CLK_TO_Q1_DELAY  0.779                  7.793  3       
vgaCont/y[4]                                                 NET DELAY        0.882                  8.675  3       
vgaCont/vcnt_18_add_4_5/C1->vgaCont/vcnt_18_add_4_5/S1
                                          SLICE_R16C3C       C1_TO_F1_DELAY   0.266                  8.941  1       
vgaCont/n35[4]                                               NET DELAY        0.934                  9.875  1       
vgaCont/i1_2_lut_adj_14/B->vgaCont/i1_2_lut_adj_14/Z
                                          SLICE_R15C3C       D1_TO_F1_DELAY   0.252                 10.127  1       
vgaCont/n46[4]                                               NET DELAY        0.000                 10.127  1       
vgaCont/vcnt_18__i4/D                                        ENDPOINT         0.000                 10.127  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.862                  7.014  11      
{vgaCont/vcnt_18__i5/CK   vgaCont/vcnt_18__i4/CK}
                                                             CLOCK PIN        0.000                  7.014  1       
                                                             Uncertainty      0.000                  7.014  
                                                             Hold time        0.000                  7.014  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.014  
Arrival Time                                                                                        10.127  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_19__i0/Q  (SLICE_R15C7B)
Path End         : vgaCont/hcnt_19__i0/D  (SLICE_R15C7B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        4.196                  7.348  11      
{vgaCont/hcnt_19__i0/CK   vgaCont/hcnt_19__i1/CK}
                                                             CLOCK PIN        0.000                  7.348  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_19__i0/CK->vgaCont/hcnt_19__i0/Q
                                          SLICE_R15C7B       CLK_TO_Q0_DELAY  0.779                  8.127  2       
vgaCont/x[0]                                                 NET DELAY        0.882                  9.009  2       
vgaCont/hcnt_19_add_4_1/C1->vgaCont/hcnt_19_add_4_1/S1
                                          SLICE_R16C7A       C1_TO_F1_DELAY   0.266                  9.275  1       
vgaCont/n45[0]                                               NET DELAY        0.934                 10.209  1       
vgaCont/i1_2_lut_adj_17/B->vgaCont/i1_2_lut_adj_17/Z
                                          SLICE_R15C7B       D0_TO_F0_DELAY   0.252                 10.461  1       
vgaCont/x_9__N_1[0]                                          NET DELAY        0.000                 10.461  1       
vgaCont/hcnt_19__i0/D                                        ENDPOINT         0.000                 10.461  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        4.196                  7.348  11      
{vgaCont/hcnt_19__i0/CK   vgaCont/hcnt_19__i1/CK}
                                                             CLOCK PIN        0.000                  7.348  1       
                                                             Uncertainty      0.000                  7.348  
                                                             Hold time        0.000                  7.348  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.348  
Arrival Time                                                                                        10.461  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_19__i1/Q  (SLICE_R15C7B)
Path End         : vgaCont/hcnt_19__i1/D  (SLICE_R15C7B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        4.196                  7.348  11      
{vgaCont/hcnt_19__i0/CK   vgaCont/hcnt_19__i1/CK}
                                                             CLOCK PIN        0.000                  7.348  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_19__i1/CK->vgaCont/hcnt_19__i1/Q
                                          SLICE_R15C7B       CLK_TO_Q1_DELAY  0.779                  8.127  2       
vgaCont/x[1]                                                 NET DELAY        0.882                  9.009  2       
vgaCont/hcnt_19_add_4_3/C0->vgaCont/hcnt_19_add_4_3/S0
                                          SLICE_R16C7B       C0_TO_F0_DELAY   0.266                  9.275  1       
vgaCont/n45[1]                                               NET DELAY        0.934                 10.209  1       
vgaCont/i1_2_lut_adj_4/B->vgaCont/i1_2_lut_adj_4/Z
                                          SLICE_R15C7B       D1_TO_F1_DELAY   0.252                 10.461  1       
vgaCont/x_9__N_1[1]                                          NET DELAY        0.000                 10.461  1       
vgaCont/hcnt_19__i1/D                                        ENDPOINT         0.000                 10.461  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        4.196                  7.348  11      
{vgaCont/hcnt_19__i0/CK   vgaCont/hcnt_19__i1/CK}
                                                             CLOCK PIN        0.000                  7.348  1       
                                                             Uncertainty      0.000                  7.348  
                                                             Hold time        0.000                  7.348  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -7.348  
Arrival Time                                                                                        10.461  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_18__i7/Q  (SLICE_R16C4D)
Path End         : vgaCont/vcnt_18__i7/D  (SLICE_R16C4D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.462                  6.614  11      
{vgaCont/vcnt_18__i7/CK   vgaCont/vcnt_18__i6/CK}
                                                             CLOCK PIN        0.000                  6.614  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_18__i7/CK->vgaCont/vcnt_18__i7/Q
                                          SLICE_R16C4D       CLK_TO_Q0_DELAY  0.779                  7.393  4       
vgaCont/y[7]                                                 NET DELAY        0.882                  8.275  4       
vgaCont/vcnt_18_add_4_9/C0->vgaCont/vcnt_18_add_4_9/S0
                                          SLICE_R16C4A       C0_TO_F0_DELAY   0.266                  8.541  1       
vgaCont/n35[7]                                               NET DELAY        0.934                  9.475  1       
vgaCont/i1_2_lut_adj_18/B->vgaCont/i1_2_lut_adj_18/Z
                                          SLICE_R16C4D       D0_TO_F0_DELAY   0.252                  9.727  1       
vgaCont/n46[7]                                               NET DELAY        0.000                  9.727  1       
vgaCont/vcnt_18__i7/D                                        ENDPOINT         0.000                  9.727  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.462                  6.614  11      
{vgaCont/vcnt_18__i7/CK   vgaCont/vcnt_18__i6/CK}
                                                             CLOCK PIN        0.000                  6.614  1       
                                                             Uncertainty      0.000                  6.614  
                                                             Hold time        0.000                  6.614  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.614  
Arrival Time                                                                                         9.727  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_18__i6/Q  (SLICE_R16C4D)
Path End         : vgaCont/vcnt_18__i6/D  (SLICE_R16C4D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.462                  6.614  11      
{vgaCont/vcnt_18__i7/CK   vgaCont/vcnt_18__i6/CK}
                                                             CLOCK PIN        0.000                  6.614  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_18__i6/CK->vgaCont/vcnt_18__i6/Q
                                          SLICE_R16C4D       CLK_TO_Q1_DELAY  0.779                  7.393  4       
vgaCont/y[6]                                                 NET DELAY        0.882                  8.275  4       
vgaCont/vcnt_18_add_4_7/C1->vgaCont/vcnt_18_add_4_7/S1
                                          SLICE_R16C3D       C1_TO_F1_DELAY   0.266                  8.541  1       
vgaCont/n35[6]                                               NET DELAY        0.934                  9.475  1       
vgaCont/i1_2_lut_adj_16/B->vgaCont/i1_2_lut_adj_16/Z
                                          SLICE_R16C4D       D1_TO_F1_DELAY   0.252                  9.727  1       
vgaCont/n46[6]                                               NET DELAY        0.000                  9.727  1       
vgaCont/vcnt_18__i6/D                                        ENDPOINT         0.000                  9.727  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.462                  6.614  11      
{vgaCont/vcnt_18__i7/CK   vgaCont/vcnt_18__i6/CK}
                                                             CLOCK PIN        0.000                  6.614  1       
                                                             Uncertainty      0.000                  6.614  
                                                             Hold time        0.000                  6.614  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.614  
Arrival Time                                                                                         9.727  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_18__i8/Q  (SLICE_R16C4C)
Path End         : vgaCont/vcnt_18__i8/D  (SLICE_R16C4C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.462                  6.614  11      
{vgaCont/vcnt_18__i8/CK   vgaCont/vcnt_18__i9/CK}
                                                             CLOCK PIN        0.000                  6.614  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_18__i8/CK->vgaCont/vcnt_18__i8/Q
                                          SLICE_R16C4C       CLK_TO_Q0_DELAY  0.779                  7.393  4       
vgaCont/y[8]                                                 NET DELAY        0.882                  8.275  4       
vgaCont/vcnt_18_add_4_9/C1->vgaCont/vcnt_18_add_4_9/S1
                                          SLICE_R16C4A       C1_TO_F1_DELAY   0.266                  8.541  1       
vgaCont/n35[8]                                               NET DELAY        0.934                  9.475  1       
vgaCont/i1_2_lut_adj_1/B->vgaCont/i1_2_lut_adj_1/Z
                                          SLICE_R16C4C       D0_TO_F0_DELAY   0.252                  9.727  1       
vgaCont/n46[8]                                               NET DELAY        0.000                  9.727  1       
vgaCont/vcnt_18__i8/D                                        ENDPOINT         0.000                  9.727  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.462                  6.614  11      
{vgaCont/vcnt_18__i8/CK   vgaCont/vcnt_18__i9/CK}
                                                             CLOCK PIN        0.000                  6.614  1       
                                                             Uncertainty      0.000                  6.614  
                                                             Hold time        0.000                  6.614  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.614  
Arrival Time                                                                                         9.727  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_18__i9/Q  (SLICE_R16C4C)
Path End         : vgaCont/vcnt_18__i9/D  (SLICE_R16C4C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.462                  6.614  11      
{vgaCont/vcnt_18__i8/CK   vgaCont/vcnt_18__i9/CK}
                                                             CLOCK PIN        0.000                  6.614  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_18__i9/CK->vgaCont/vcnt_18__i9/Q
                                          SLICE_R16C4C       CLK_TO_Q1_DELAY  0.779                  7.393  4       
vgaCont/y[9]                                                 NET DELAY        0.882                  8.275  4       
vgaCont/vcnt_18_add_4_11/C0->vgaCont/vcnt_18_add_4_11/S0
                                          SLICE_R16C4B       C0_TO_F0_DELAY   0.266                  8.541  1       
vgaCont/n35[9]                                               NET DELAY        0.934                  9.475  1       
vgaCont/i310_2_lut/A->vgaCont/i310_2_lut/Z
                                          SLICE_R16C4C       D1_TO_F1_DELAY   0.252                  9.727  1       
vgaCont/n46[9]                                               NET DELAY        0.000                  9.727  1       
vgaCont/vcnt_18__i9/D                                        ENDPOINT         0.000                  9.727  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  11      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  11      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        3.462                  6.614  11      
{vgaCont/vcnt_18__i8/CK   vgaCont/vcnt_18__i9/CK}
                                                             CLOCK PIN        0.000                  6.614  1       
                                                             Uncertainty      0.000                  6.614  
                                                             Hold time        0.000                  6.614  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -6.614  
Arrival Time                                                                                         9.727  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



