
set partname {xc7z020clg484-1}
set boardname {zedboard}
## for compatibility with older fpgamake. will be removed.
set xbsvipdir {/home/ubuntu/connectal/out}
set ipdir {/home/ubuntu/connectal/out}
set connectaldir {/home/ubuntu/connectal}
set need_pcie {unused}
set connectal_dut {mkZynqTop}
set NumberOfMasters {0}
set PinType {LEDS}
set MainClockPeriod {10}
set DerivedClockPeriod {5}
set NumberOfTiles {1}
set SlaveDataBusWidth {32}
set BurstLenSize {8}
set project_dir {$(DTOP)}
set XILINX {1}
set ZYNQ {}
set ZynqHostTypeIF {}
set PhysAddrWidth {32}
set CFGBVS {VCCO}
set CONFIG_VOLTAGE {3.3}
set BOARD_zedboard {}
