read -sv run_verilog_mid/adder_32b_9_84_3edd9396fa3848cd64acd13a5fa8dc42.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_84_3edd9396fa3848cd64acd13a5fa8dc42_yosys.v
