## About The Project
This project has been started to understand basic functions and get familiar with Xilinx PYNQ,
To achieve this goal

1. Build a PYNQ Linux image for our custom board(Dabin System's RRAR Digital Board)
   which used Zynq MPSoC ZU5CG as main FPGA

   Image build enviornments
   Unbuntu 20.04 installed on Virtual Box
   Xilinx Vitis, Petalinux, Vivado tool version : 2022.1
   PYNQ version : 3.01
   
2. Initialize custom board clock and transceiver devices and peripherials

3. Capture A/D data and plot the data in time/frequency domain


<!--
## References
-->
