Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework1/ChampSim/ipc1_public/spec_x264_001.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3059609 heartbeat IPC: 3.26839 cumulative IPC: 3.26839 (Simulation time: 0 hr 1 min 4 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6109301 heartbeat IPC: 3.27902 cumulative IPC: 3.2737 (Simulation time: 0 hr 2 min 8 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 9144536 heartbeat IPC: 3.29464 cumulative IPC: 3.28065 (Simulation time: 0 hr 3 min 12 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 12188566 heartbeat IPC: 3.28512 cumulative IPC: 3.28176 (Simulation time: 0 hr 4 min 16 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 15231248 heartbeat IPC: 3.28657 cumulative IPC: 3.28273 (Simulation time: 0 hr 5 min 19 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 15231249 (Simulation time: 0 hr 5 min 19 sec) 

Heartbeat CPU 0 instructions: 60000001 cycles: 21160194 heartbeat IPC: 1.68664 cumulative IPC: 1.68664 (Simulation time: 0 hr 5 min 56 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 27069971 heartbeat IPC: 1.69211 cumulative IPC: 1.68937 (Simulation time: 0 hr 6 min 32 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 33128381 heartbeat IPC: 1.6506 cumulative IPC: 1.67625 (Simulation time: 0 hr 7 min 8 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 39167215 heartbeat IPC: 1.65595 cumulative IPC: 1.67113 (Simulation time: 0 hr 7 min 44 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 45065752 heartbeat IPC: 1.69534 cumulative IPC: 1.67591 (Simulation time: 0 hr 8 min 20 sec) 
Finished CPU 0 instructions: 50000002 cycles: 29834504 cumulative IPC: 1.67591 (Simulation time: 0 hr 8 min 20 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.67591 instructions: 50000002 cycles: 29834504
L1D TOTAL     ACCESS:   12969816  HIT:   12808883  MISS:     160933
L1D LOAD      ACCESS:    5096199  HIT:    5041119  MISS:      55080
L1D RFO       ACCESS:    2882989  HIT:    2848656  MISS:      34333
L1D PREFETCH  ACCESS:    4990628  HIT:    4919108  MISS:      71520
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    5113067  ISSUED:    5045360  USEFUL:      25729  USELESS:      45601
L1D AVERAGE MISS LATENCY: 40.1488 cycles
L1I TOTAL     ACCESS:    9540966  HIT:    9134393  MISS:     406573
L1I LOAD      ACCESS:    8037032  HIT:    8029677  MISS:       7355
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    1503934  HIT:    1104716  MISS:     399218
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    1615963  ISSUED:    1593720  USEFUL:     301515  USELESS:      97749
L1I AVERAGE MISS LATENCY: 14.9692 cycles
L2C TOTAL     ACCESS:     868035  HIT:     828568  MISS:      39467
L2C LOAD      ACCESS:      60266  HIT:      54781  MISS:       5485
L2C RFO       ACCESS:      34146  HIT:      22042  MISS:      12104
L2C PREFETCH  ACCESS:     730516  HIT:     708709  MISS:      21807
L2C WRITEBACK ACCESS:      43107  HIT:      43036  MISS:         71
L2C PREFETCH  REQUESTED:     642510  ISSUED:     637790  USEFUL:       9041  USELESS:      13024
L2C AVERAGE MISS LATENCY: 102.837 cycles
LLC TOTAL     ACCESS:     123725  HIT:      94592  MISS:      29133
LLC LOAD      ACCESS:       5485  HIT:       3390  MISS:       2095
LLC RFO       ACCESS:      12104  HIT:        491  MISS:      11613
LLC PREFETCH  ACCESS:      92569  HIT:      77228  MISS:      15341
LLC WRITEBACK ACCESS:      13567  HIT:      13483  MISS:         84
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       1803  USELESS:      14140
LLC AVERAGE MISS LATENCY: 161.9 cycles
Major fault: 0 Minor fault: 1285
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       9933  ROW_BUFFER_MISS:      19116
 DBUS_CONGESTED:      12416
 WQ ROW_BUFFER_HIT:       2960  ROW_BUFFER_MISS:       9680  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 97.1633% MPKI: 1.73704 Average ROB Occupancy at Mispredict: 43.0139

Branch types
NOT_BRANCH: 46937921 93.8758%
BRANCH_DIRECT_JUMP: 170816 0.341632%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 2532774 5.06555%
BRANCH_DIRECT_CALL: 114227 0.228454%
BRANCH_INDIRECT_CALL: 64863 0.129726%
BRANCH_RETURN: 179089 0.358178%
BRANCH_OTHER: 0 0%

