INFO: [VRFC 10-163] Analyzing VHDL file "/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/FinalProject/FinalProject.srcs/sources_1/new/async_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'async_fifo'
