# Physical_Design
## This is Keerthana B (MS2024010)
## Course - Physical Design of ASICs ( VLS508)
# LAB-1
## Objective
Compile and verify a basic C code using GCC and the RISC-V GNU compiler toolchain on Ubuntu, and compare the outputs.
## Materials and Tools
 ## Software Tools:
 GCC (GNU Compiler Collection)<br/>
 RISC-V GNU Compiler Toolchain<br/>
 Ubuntu OS<br/>
## Pre-Lab Preparation
Installed GCC and RISC-V GNU Compiler Toolchain on Ubuntu.<br/>
Prepared a simple C program for compilation.<br/>
## Procedure
## Task 1: Compile and Verify C Code using GCC
### 1. Code Snippet:
```c
include<stdio.h>
int main()
{ int i,sum=0,n=5;
for(i=1;i<=n;++i)
{sum+=i;}
printf("sum of numbers from 1 to %d is %d\n",n,sum);
return 0;
}
```
### 2. Compile the code using GCC:
```
gcc sum1ton.c
```
### 3. Run the compiled code:
```
./a.out
```
### 4. Output: For different values of n values which is 5, 10, 100 the following figure contains the output.
```
The sum from 1 to 5 is 15
```
![results](https://github.com/user-attachments/assets/68da1fe2-13a7-4770-a7ca-0db35fd1c7d3)
## Task 2: Compile and Verify C Code using RISC-V GNU Compiler Toolchain
### 1. Display and Compile the code using RISC-V GCC:
```
riscv64-unknown-elf-gcc -O1 -mabi=lp64 -march=rv64i -o sum1ton.o sum1ton.c
```
![risc1](https://github.com/user-attachments/assets/1d2a7bce-3d6b-46ac-bf73-57ad7ba683a9)

### 2. Run the compiled code (using an emulator if necessary):
```
riscv64-unknown-elf-objdump -d sum1ton.o | less
```
![risc2](https://github.com/user-attachments/assets/6d815db7-44b3-4d33-bc72-0b96b62e4d85)

### 3. Output(i): Here the -O1 optimization is used so the number of instructions is 15.

![risc3](https://github.com/user-attachments/assets/3b42727f-5f97-4f1f-8d8a-281de6c5b8ab)

### 4. Output(ii): Here the -Ofast optimization is used so the number of instructions are reduced to 12.

![risc5](https://github.com/user-attachments/assets/de60fb49-dae5-49e7-b3e2-129bf0ac015e)

![risc6](https://github.com/user-attachments/assets/c2eca8d6-feda-485d-b8de-eb6d860efb6c)

By comparing both -O1 and -Ofast, -Ofast gives the better optimization results which as only 12 instructions withrespect to the 15 instructions in -O1.

# LAB 2
## TASK 1
### Debugging with Spike Simulator and running object file generated by RISC-V Compiler in Spike Simulator
 The following steps to be followed. <br/>
## Step 1
 Compile sum1ton.c (C source file) into sum1ton.o (Object file) for RISC-V with Ofast Optimization
 ```
riscv64-unknown-elf-gcc -Ofast -mabi=lp64 -march=rv64i -o sum1ton.o sum1ton.c
```
## Step 2
Get the object dump using the command mentioned below
```
riscv64-unknown-elf-objdump -d sum1ton.o | less
```
![Screenshot from 2024-08-12 14-47-23](https://github.com/user-attachments/assets/1e802cc2-b16e-4d59-8ee9-ddd8e030088d)

 we get the following output 
 The snapshot of the assembly level of the main section of the program is shown below for reference

 ![Screenshot from 2024-08-12 14-53-44](https://github.com/user-attachments/assets/0ae0fe24-5c59-49a4-b463-23a7abe51002)

 ## Step 3

 Again compile the c program using gcc compiler and spike simulator. we get the following output shown below
![Screenshot from 2024-08-12 15-06-07](https://github.com/user-attachments/assets/d51a2222-9c63-4887-b90d-078b9f68b8cf)

## Step 4
For debugging the code, we use debugger using spike
```
spike -d pk sum1ton.o
```
we want to run our program till 100b0
```
until pc 0 100b0
```
After running the program manually, we can see the "bbl loader", this ensures that assembly code has run till 100b0 address, in my case <br/> 
* First command is lui a2,0x1 which changes a2 register <br/>
After excution of first instruction manually with spike debugger the a2 register value changes from 0x0000000000000000 to 0x0000000000001000 <br/>

we check the content of the register using following command
```
reg 0 a2
```
we will manually execute the next instruction i.e, lui a0,0x21 and addi sp,sp,-16 . this instruction will decrements the stact pointer. Before the execution the stack pointer register holds the value 0x0000003ffffffb50 and updated to 0x0000003ffffffb40 
```
reg 0 sp
```
after this instruction the stack pointer value is decremented by 10 in hexadecimal which is equivalent to 16 in decimal
![Screenshot from 2024-08-12 15-16-15](https://github.com/user-attachments/assets/eb7daffd-3b2b-4ddf-a586-2ccf4b0982c9)

# LAB 3

## TASK 1 : 32-bit RISC-V Instruction Formats: Encoding, Simulation and Waveform analysis
### RISC-V Instruction formats and Hexadecimal Encoding of Specific Instructions
### Base Instruction Formats

RISC-V has six core instruction formats: R,I,S,B,U and J. These are all fixed32 bit length. Here is a brief description of each format:

There are four core instruction formats (R/I/S/U), and there are a further two variants of the instruction formats (B/J) based on the handling of immediates.
1. **R-Type (Register)**
   + Format: funct7[31:25] | rs2[24:20] | rs1[19:15] | funct3[14:12] | rd[11:7] | opcode[6:0]
   + Used for register-register arithmetic, logical operations and load instructions.
   ![Screenshot 2024-07-24 191624](https://github.com/user-attachments/assets/41f5fc12-5e58-4e60-bebc-8b1cef556214)

2. **I-Type (Immediate)**
   + Format: imm[31:25] | rs2[24:20] | rs1[19:15] | funct3[14:12] | rd[11:7] | opcode[6:0]
   + Used for immediate arithmetic, logical operations and load instructions.
   ![Screenshot 2024-07-24 191624](https://github.com/user-attachments/assets/41f5fc12-5e58-4e60-bebc-8b1cef556214)    

3. **S-Type (Store)**
   + Format: imm[31:25] | rs2[24:20] | rs1[19:15] | funct3[14:12] | imm[11:7] | opcode[6:0]
   + Used for store instructions.
   ![Screenshot 2024-07-24 191625](https://github.com/user-attachments/assets/446beff5-399d-4426-b868-0d9c6d2ef271)

4. **U-Type (Upper Immediate)**
   + Format: imm[31:12] | rd[11:7] | opcode[6:0]
   + Used for instructions that operate with a 20-bit upper immediate , such as LUI (Load Upper Immediate).
   ![Screenshot 2024-07-24 191626](https://github.com/user-attachments/assets/60c0073d-2e33-4fbd-a54b-01a606aeb353)

5. **B-Type (Branch)**
   +  Format: imm[31:25] | rs2[24:20] | rs1[19:15] | funct3[14:12] | imm[11:7] | opcode[6:0]
   + Used for conditional branch instructions.
   ![Screenshot 2024-07-24 191847](https://github.com/user-attachments/assets/33c0c62f-3fe2-48bd-a1f5-18db951807cf)

6. **J-Type (Jump)**
   + Format: imm[31:20] | imm[19:12] | rd[11:7] | opcode[6:0]
   + Used for jump instructions such as JAL (Jump and Link).
   ![Screenshot 2024-07-24 191848](https://github.com/user-attachments/assets/7b2e93a1-1fc8-447f-95ed-1d34b82e8625)


## Instruction Analysis


| S.No | Assembly Instruction | Instruction Format |         32-Bit Instruction Code         | Hexadecimal Representation |
|------|----------------------|--------------------|-----------------------------------------|----------------------------|
|  1.  | ADD r9,r10,r11       |         R          | 0000000_01011_01010_000_01000_0110011   |        0x00B50433          |
|  2.  | SUB r11,r9,r10       |         R          | 0100000_01010_01001_000_01011_0110011   |        0x40A485B3          |
|  3.  | AND r10,r9,r11       |         R          | 0000000_01011_01001_111_01010_0110011   |        0x00B4F533          |
|  4.  | OR r8,r10,r5         |         R          | 0000000_00101_01010_110_01000_0110011   |        0x00556433          |
|  5.  | XOR r8,r9,r4         |         R          | 0000000_00100_01001_100_01000_0110011   |        0x0044C433          |
|  6.  | SLT r0,r1,r4         |         R          | 0000000_00100_00001_010_00000_0110011   |        0x0040A033          |
|  7.  | ADDI r2,r2,5         |         I          | 000000000101_00010_000_00010_0010011    |        0x00510113          |
|  8.  | SW r2,r0,4           |         S          | 0000000_00010_00000_010_00100_0100011   |        0x00202223          |
|  9.  | SRL r6,r1,r1         |         R          | 0000000_00001_00001_101_00110_0110011   |        0x0010D333          |
|  10. | BNE r0,r0,20         |         B          | 0_000000_00000_00000_001_0101_0_1100011 |        0x00001563          |
|  11. | BEQ r0,r0,15         |         B          | 0_000000_00000_00000_000_0111_1_1100011 |        0x000007E3          |
|  12. | LW r3,r1,2           |         I          | 000011111101_00010_010_00011_0000011    |        0x0FD12183          |
|  13. | SLL r5,r1,r1         |         R          | 0000000_00001_00001_001_00101_0110011   |        0x001092B3          |


# TASK 2 : Simulation and Waveform Analysis
### Steps to perform functional simulation

1. Create two files in gedit as riscv.v and riscv_tb.v
2. Copy the code from the reference github repository and paste it in your verilog and testbench files.
3. To run and Simulate the verilog code in gtkwave, enter the following commands:

![Screenshot from 2024-08-12 21-38-20](https://github.com/user-attachments/assets/5c1fc39f-6eb2-4654-b3fa-2cf8710b8604)


**Following are the differences between standard RISCV ISA and Hardcoded ISA for the instruction set given in the reference repository:**

The standard RISC-V ISA for the given instructions can be generated in a manner similar to the approach we used in Task 1

Hard-coded Instructions : These are the custom instructions where the bit patterns are manually set by the designer rather than adhering to the standard RISC-V specification. And they are designed for a specific purpose or application. Hence the 32-bits instruction that we generated will not match with the hardcoded ISA.


|   **Instructions**   |   **Standard RISCV ISA**   |   **Hardcoded ISA**   |
|----------------------|----------------------------|-----------------------|
|  ADD R6, R2, R1      |    32'h00110R333           |  32'h02208300  |
|  SUB R7, R1, R2      |    32'h402083b3            |  32'h02209380  |
|  AND R8, R1, R3      |    32'h0030f433            |  32'h0230a400  |  
|  OR R9, R2, R5       |    32'h005164b3            |  32'h02513480  |  
|  XOR R10, R1, R4     |    32'h0040c533            |  32'h0240c500  |  
|  SLT R1, R2, R4      |    32'h0045a0b3            |  32'h02415580  |  
|  ADDI R12, R4, 5     |    32'h004120b3            |  32'h00520600  |  
|  BEQ R0, R0, 15      |    32'h00000f63            |  32'h00f00002  |  
|  SW R3, R1, 2        |    32'h0030a123            |  32'h00209181  |  
|  LW R13, R1, 2       |    32'h0020a683            |  32'h00208681  |  
|  SRL R16, R14, R2    |    32'h0030a123            |  32'h00271803  |
|  SLL R15, R1, R2     |    32'h002097b3            |  32'h00208783  |  


### Analysing the output of above given instructions:

```
ADD R6, R2, R1
```
![Screenshot from 2024-08-12 20-00-44](https://github.com/user-attachments/assets/0a2ee2d3-fa6c-489b-bdfe-4efd75d279a9)

```
SUB R7, R1, R2
```
![Screenshot from 2024-08-12 20-01-55](https://github.com/user-attachments/assets/86b18f92-0831-44ed-b046-c92041572610)

```
AND R8, R1, R3
```
![Screenshot from 2024-08-12 20-02-00](https://github.com/user-attachments/assets/5079a999-696b-49a9-a37c-4a67fe6b3a27)

```
OR R9, R2, R5
```
![Screenshot from 2024-08-12 20-02-04](https://github.com/user-attachments/assets/88513ceb-9461-4f10-a358-9d018ae84f86)

```
XOR R10, R1, R4
```
![Screenshot from 2024-08-12 20-02-08](https://github.com/user-attachments/assets/55ab8328-22ae-475d-b4ec-60c6126d1f2f)

```
SLT R1, R2, R4
```
![Screenshot from 2024-08-12 20-02-11](https://github.com/user-attachments/assets/d6002341-7158-45de-9cf4-859cb292b5e6)

```
ADDI R12,R4,5
```
![Screenshot from 2024-08-12 20-02-14](https://github.com/user-attachments/assets/89f81309-6dd0-49ba-8dab-bc392b606e00)

```
BEQ R0, R0, 15
```
![Screenshot from 2024-08-12 20-02-17](https://github.com/user-attachments/assets/bb3dfd2e-cea8-4746-93b3-761612e78916)

```
SW R3, R1, 2
```
![Screenshot from 2024-08-12 20-02-27](https://github.com/user-attachments/assets/c69ea663-cf5e-48ad-9581-8ebe270fc49d)

```
LW R13, R1, 2
```
![Screenshot from 2024-08-12 20-03-05](https://github.com/user-attachments/assets/4d5aec42-c22d-4a86-b4ef-1271b3613677)

```
SRL R16, R14, R2
```
![Screenshot from 2024-08-12 20-03-13](https://github.com/user-attachments/assets/2db2ec0e-701a-446a-a541-4e0b5bd6b385)

```
SLL R15, R1, R2
```
![Screenshot from 2024-08-12 20-03-19](https://github.com/user-attachments/assets/4fdf0d3c-50d6-4a0b-881a-ceec21e324f0)


# LAB 4: Selecting and Compiling a Application using GCC and RISC-V GCC
## Application Name: Temperature Converter
### Overview: It convertes the temperature from celcius to fahrenheit and from fahrenheit to celcius.
**Temperature Converter** is a C-based application which converts the temperature to different scales like from celcius to fahrenheit and also from fahrenheit to celcius. 

**Code**
```c

#include <stdio.h>

int main() {
    float celsius, fahrenheit;
    int choice;

    printf("Enter 1 to convert Celsius to Fahrenheit or 2 for Fahrenheit to Celsius: ");
    scanf("%d", &choice);

    if (choice == 1) {
        printf("Enter temperature in Celsius: ");
        scanf("%f", &celsius);
        fahrenheit = (celsius * 9/5) + 32;
        printf("Temperature in Fahrenheit: %.2f\n", fahrenheit);
    } else if (choice == 2) {
        printf("Enter temperature in Fahrenheit: ");
        scanf("%f", &fahrenheit);
        celsius = (fahrenheit - 32) * 5/9;
        printf("Temperature in Celsius: %.2f\n", celsius);
    } else {
        printf("Invalid choice\n");
    }

    return 0;
}

```
### Compiling the Application using GCC Compiler
![Screenshot 2024-08-14 213445](https://github.com/user-attachments/assets/e9bd8be3-b484-459e-97f2-f71d9b57854e)


# LAB 5

# Digital Logic with TL-Verilog and Makerchip

#### MAKERCHIP 
Makerchip is a free online environment by Redwood EDA for developing high-quality integrated circuits. The online platform can be used to code, compile, simulate and debug Verilog designs all in just one tool. Access and learn from [here](http://makerchip.com/)
   
#### TL VERILOG
Transaction Level Verilog or TL-Verilog is an extension to existing Verilog HDL and a huge step forward in coding HDL languages. TL-Verilog introduces simpler syntaxes and adds powerful constructs which makes Logic Design fun and easy. (Also can say its a Higher Abstraction to Sys V). Generally, high-speed designs are less than half the size in TL-Verilog versus SystemVerilog without any loss in detail! More about it [here](https://www.redwoodeda.com/tl-verilog)
  
 #### DIGITAL DESIGN
  
  Below are a set of images from Makerchip showcasing the TL-V code for Combinational and sequential logic and Simulation Output. Most of the basic circuits examples can be found in Makerchip Tutorials anexhaustive list to get anyone enough information to learn the platform and TL-Verilog.

### (i) Combinational Logic
  
1. Inverter
   
   ![Screenshot 2024-08-20 192005](https://github.com/user-attachments/assets/e5205387-c5fc-40ca-a105-54e11c1f7d0e)

3. AND Gate

   ![Screenshot 2024-08-20 192115](https://github.com/user-attachments/assets/e3f7c9a2-a90c-4b47-826c-ee9ce975f503)

3. OR Gate

   ![Screenshot 2024-08-20 192155](https://github.com/user-attachments/assets/dc9c469a-3e78-43b4-98c1-13d2b489e7a1)

4. XOR gate using vectors

   ![Screenshot 2024-08-20 192702](https://github.com/user-attachments/assets/2adf1511-63ce-4d98-96b5-a141d52b55f1)

### (ii) Sequential Logic

1. Sequential Calculator

  <img width="959" alt="sequential calculator" src="https://github.com/user-attachments/assets/a3541ba8-13e0-47e9-aed8-75d94a1fa769">

2. Fibonacci series

  ![Screenshot 2024-08-20 194104](https://github.com/user-attachments/assets/12515516-8be2-4ade-8975-a0cca7fdec19)

3. Free running Counter

   ![Screenshot 2024-08-20 194245](https://github.com/user-attachments/assets/fba5c820-366c-464c-9f92-1604e166e50f)

### (iii) Pipelining

1. Pythagoras Theorem

   <img width="959" alt="pythagoras" src="https://github.com/user-attachments/assets/81fb9339-5f5c-46de-b869-51204a2d4586">

2. Cycle calculator

   <img width="958" alt="cycle calculator" src="https://github.com/user-attachments/assets/e39b9b9b-0e95-4d53-93b0-8b86a1bab00d">

3. Cycle calculator with validity

   ![cycle calculator with validity](https://github.com/user-attachments/assets/f69ff9eb-aa1b-45e9-acb0-e04cdc2125f7)

4. 2-cycle calculator with validity and memory

   ![calculator with 2 cycle](https://github.com/user-attachments/assets/bbe6e0a4-1837-4465-87ef-5d6a4170f784)


# RISCV Core Implementation

#### the overall code is as shown
```
\m4_TLV_version 1d: tl-x.org
\SV
   // This code can be found in: https://github.com/stevehoover/RISC-V_MYTH_Workshop
   
   m4_include_lib(['https://raw.githubusercontent.com/BalaDhinesh/RISC-V_MYTH_Workshop/master/tlv_lib/risc-v_shell_lib.tlv'])

\SV
   m4_makerchip_module   // (Expanded in Nav-TLV pane.)
\TLV

   // /====================\
   // | Sum 1 to 9 Program |
   // \====================/
   //
   // Program for MYTH Workshop to test RV32I
   // Add 1,2,3,...,9 (in that order).
   //
   // Regs:
   //  r10 (a0): In: 0, Out: final sum
   //  r12 (a2): 10
   //  r13 (a3): 1..10
   //  r14 (a4): Sum
   // 
   // External to function:
   m4_asm(ADD, r10, r0, r0)             // Initialize r10 (a0) to 0.
   // Function:
   m4_asm(ADD, r14, r10, r0)            // Initialize sum register a4 with 0x0
   m4_asm(ADDI, r12, r10, 1010)         // Store count of 10 in register a2.
   m4_asm(ADD, r13, r10, r0)            // Initialize intermediate sum register a3 with 0
   // Loop:
   m4_asm(ADD, r14, r13, r14)           // Incremental addition
   m4_asm(ADDI, r13, r13, 1)            // Increment intermediate register by 1
   m4_asm(BLT, r13, r12, 1111111111000) // If a3 is less than a2, branch to label named <loop>
   m4_asm(ADD, r10, r14, r0)            // Store final result to register a0 so that it can be read by main program
   
   // Optional:
   // m4_asm(JAL, r7, 00000000000000000000) // Done. Jump to itself (infinite loop). (Up to 20-bit signed immediate plus implicit 0 bit (unlike JALR) provides byte address; last immediate bit should also be 0)
   m4_define_hier(['M4_IMEM'], M4_NUM_INSTRS)

   |cpu
      
      
      @0
         $clk_keer = *clk;
         $reset = *reset;
         $pc[31:0] = >>1$reset ? 1'b0 : >>1$taken_branch ? >>1$br_tgt_pc : >>1$pc + 32'd4;
         
      @1 
         $imem_rd_en = !$reset;
         $imem_rd_addr[M4_IMEM_INDEX_CNT-1:0] = $pc[M4_IMEM_INDEX_CNT+1:2];
         $inst[31:0] = $imem_rd_data[31:0]; 
         
         $is_i_instr = $inst[6:2] ==? 5'b0000x ||
                       $inst[6:2] ==? 5'b001x0 ||
                       $inst[6:2] ==? 5'b11001;
                       
         
         $is_u_instr = $inst[6:2] ==? 5'b0x101;
         
         $is_r_instr = $inst[6:2] ==? 5'b01011 ||
                       $inst[6:2] ==? 5'b011x0 ||
                       $inst[6:2] ==? 5'b10100;
         
         $is_b_instr = $inst[6:2] ==? 5'b11000;
         
         $is_j_instr = $inst[6:2] ==? 5'b11011;
         
         $is_s_instr = $inst[6:2] ==? 5'b0100x;
         
         
         $imm[31:0] = $is_i_instr ? {{21{$inst[31]}}, $inst[30:20]} :
                      $is_s_instr ? {{21{$inst[31]}}, $inst[30:25], $inst[11:8], $inst[7]} :
                      $is_b_instr ? {{20{$inst[31]}}, $inst[7], $inst[30:25], $inst[11:8], 1'b0} :
                      $is_u_instr ? {$inst[31], $inst[30:20], $inst[19:12], 12'b0} :
                      $is_j_instr ? {{12{$inst[31]}}, $inst[19:12], $inst[20], $inst[30:21], 1'b0} :
                                    32'b0;
         
         $rs1_use = $is_r_instr || $is_i_instr || $is_s_instr || $is_b_instr;
         ?$rs1_use
            $rs1[4:0] = $inst[19:15];
         
         $rs2_use = $is_r_instr || $is_s_instr || $is_b_instr;
         ?$rs2_use
            $rs2[4:0] = $inst[24:20];
            
         $funct3_use = $is_r_instr || $is_i_instr || $is_s_instr || $is_b_instr;
         ?$funct3_use
            $funct3[2:0] = $inst[14:12];
            
         $funct7_use = $is_r_instr ;
         ?$funct7_use
            $funct7[6:0] = $inst[31:25];
            
         $rd_use = $is_r_instr || $is_i_instr || $is_u_instr || $is_j_instr;
         ?$rd_use
            $rd[4:0] = $inst[11:7];
         
         $opcode[6:0] = $inst;
         
         $dec_bits [10:0] = {$funct7[5], $funct3, $opcode};
         
         $is_add = $dec_bits ==? 11'b0_000_0110011;
         $is_addi = $dec_bits ==? 11'bx_000_0010011;
         $is_beq = $dec_bits ==? 11'bx_000_1100011;
         $is_bne = $dec_bits ==? 11'bx_001_1100011;
         $is_blt = $dec_bits ==? 11'bx_100_1100011;
         $is_bge = $dec_bits ==? 11'bx_101_1100011;
         $is_bltu = $dec_bits ==? 11'bx_110_1100011;
         $is_bgeu = $dec_bits ==? 11'bx_111_1100011;
         
         //Register Read 
         $rf_rd_en1 = $rs1_use;
         $rf_rd_index1[4:0] = $rs1;
         $rf_rd_en2 = $rs2_use;
         $rf_rd_index2[4:0] = $rs2;
         
         $src1_value[31:0] = $rf_rd_data1;
         $src2_value[31:0] = $rf_rd_data2;
         
       
         
         //ALU
         $result[31:0] = $is_addi ? $src1_value + $imm :
                         $is_add ? $src1_value + $src2_value :
                         32'bx ;
         
         //Register File Write 
         
         $rf_wr_en = $rd_use;
         $rf_wr_index[4:0] = $rd;
         $rf_wr_data[31:0] = $rd == 0 ? 0 : $result;
         
         //Branch Instructions
         
         $taken_branch = $is_beq ? ($src1_value == $src2_value):
                         $is_bne ? ($src1_value != $src2_value):
                         $is_blt ? (($src1_value < $src2_value)^($src1_value[31] != $src2_value[31])):
                         $is_bge ? (($src1_value >= $src2_value)^($src1_value[31] != $src2_value[31])):
                         $is_bltu ? ($src1_value < $src2_value):
                         $is_bgeu ? ($src1_value >= $src2_value):
                                    1'b0;
         `BOGUS_USE($taken_branch)
         $br_tgt_pc[31:0] = $pc + $imm;
         
         //Testbench
         *passed = |cpu/xreg[10]>>5$value == (1+2+3+4+5+6+7+8+9) ;
      // YOUR CODE HERE
      // ...

      // Note: Because of the magic we are using for visualisation, if visualisation is enabled below,
      //       be sure to avoid having unassigned signals (which you might be using for random inputs)
      //       other than those specifically expected in the labs. You'll get strange errors for these.

   
   // Assert these to end simulation (before Makerchip cycle limit).
   *passed = *cyc_cnt > 40;
   *failed = 1'b0;
   
   // Macro instantiations for:
   //  o instruction memory
   //  o register file
   //  o data memory
   //  o CPU visualization
   |cpu
      m4+imem(@1)    // Args: (read stage)
      m4+rf(@1, @1)  // Args: (read stage, write stage) - if equal, no register bypass is required
      //m4+dmem(@4)    // Args: (read/write stage)

   m4+cpu_viz(@4)    // For visualisation, argument should be at least equal to the last stage of CPU logic. @4 would work for all labs.
\SV
   endmodule

```
![Screenshot 2024-08-21 212400](https://github.com/user-attachments/assets/99aaed75-fb8c-4457-a2dd-a08b563d2789)
![Screenshot 2024-08-21 212029](https://github.com/user-attachments/assets/e90d09d5-54ae-4adc-8934-98ff7aa8f3bd)

### Complete Pipelined RISCV core 

```
\m4_TLV_version 1d: tl-x.org
\SV
   // This code can be found in: https://github.com/stevehoover/RISC-V_MYTH_Workshop
   
   m4_include_lib(['https://raw.githubusercontent.com/BalaDhinesh/RISC-V_MYTH_Workshop/master/tlv_lib/risc-v_shell_lib.tlv'])

\SV
   m4_makerchip_module   // (Expanded in Nav-TLV pane.)
\TLV

   // /====================\
   // | Sum 1 to 9 Program |
   // \====================/
   //
   // Program for MYTH Workshop to test RV32I
   // Add 1,2,3,...,9 (in that order).
   //
   // Regs:
   //  r10 (a0): In: 0, Out: final sum
   //  r12 (a2): 10
   //  r13 (a3): 1..10
   //  r14 (a4): Sum
   // 
   // External to function:
   m4_asm(ADD, r10, r0, r0)             // Initialize r10 (a0) to 0.
   // Function:
   m4_asm(ADD, r14, r10, r0)            // Initialize sum register a4 with 0x0
   m4_asm(ADDI, r12, r10, 1010)         // Store count of 10 in register a2.
   m4_asm(ADD, r13, r10, r0)            // Initialize intermediate sum register a3 with 0
   // Loop:
   m4_asm(ADD, r14, r13, r14)           // Incremental addition
   m4_asm(ADDI, r13, r13, 1)            // Increment intermediate register by 1
   m4_asm(BLT, r13, r12, 1111111111000) // If a3 is less than a2, branch to label named <loop>
   m4_asm(ADD, r10, r14, r0)            // Store final result to register a0 so that it can be read by main program
   
   // Optional:
   // m4_asm(JAL, r7, 00000000000000000000) // Done. Jump to itself (infinite loop). (Up to 20-bit signed immediate plus implicit 0 bit (unlike JALR) provides byte address; last immediate bit should also be 0)
   m4_define_hier(['M4_IMEM'], M4_NUM_INSTRS)

   |cpu
      
      
      @0
         $clk_keer = *clk;
         $reset = *reset;
         $pc[31:0] = >>1$reset ? 32'b0 :
                     >>3$valid_taken_branch ? >>3$br_tgt_pc :
                     >>3$valid_load ? >>3$inc_pc : 
                     (>>3$valid_jump && >>3$is_jal) ? >>3$br_tgt_pc :
                     (>>3$valid_jump && >>3$is_jalr) ? >>3$jalr_tgt_pc :
                     >>1$inc_pc;
      
      @1 
         $inc_pc = $pc + 32'd4;
         $imem_rd_en = !>>1$reset;
         $imem_rd_addr[M4_IMEM_INDEX_CNT-1:0] = $pc[M4_IMEM_INDEX_CNT+1:2];
      
      
      
      @3 
          //valid 
         $valid = !(>>1$valid_taken_branch || >>2$valid_taken_branch || >>1$valid_load || >>2$valid_load 
                    || >>1$valid_jump || >>2$valid_jump) ;
                    
         $valid_load = $valid && $is_load ;
         $valid_jump = $valid && $is_load;
      
      
         
      @1   
         $inst[31:0] = $imem_rd_data[31:0]; 
         
         // Assigning instruction type signal i.e. decoding instruction type
         $is_i_instr = $inst[6:2] ==? 5'b0000x ||
                       $inst[6:2] ==? 5'b001x0 ||
                       $inst[6:2] ==? 5'b11001;
                       
         
         $is_u_instr = $inst[6:2] ==? 5'b0x101;
         
         $is_r_instr = $inst[6:2] ==? 5'b01011 ||
                       $inst[6:2] ==? 5'b011x0 ||
                       $inst[6:2] ==? 5'b10100;
         
         $is_b_instr = $inst[6:2] ==? 5'b11000;
         
         $is_j_instr = $inst[6:2] ==? 5'b11011;
         
         $is_s_instr = $inst[6:2] ==? 5'b0100x;
         
         //Decoding Immediate 
         $imm[31:0] = $is_i_instr ? {{21{$inst[31]}}, $inst[30:20]} :
                      $is_s_instr ? {{21{$inst[31]}}, $inst[30:25], $inst[11:8], $inst[7]} :
                      $is_b_instr ? {{20{$inst[31]}}, $inst[7], $inst[30:25], $inst[11:8], 1'b0} :
                      $is_u_instr ? {$inst[31], $inst[30:20], $inst[19:12], 12'b0} :
                      $is_j_instr ? {{12{$inst[31]}}, $inst[19:12], $inst[20], $inst[30:21], 1'b0} :
                                    32'b0;
         $opcode[6:0] = $inst[6:0];
          
          
         $rs1_use = $is_r_instr || $is_i_instr || $is_s_instr || $is_b_instr;
         ?$rs1_use
            $rs1[4:0] = $inst[19:15];
         
         $rs2_use = $is_r_instr || $is_s_instr || $is_b_instr;
         ?$rs2_use
            $rs2[4:0] = $inst[24:20];
            
         $funct3_use = $is_r_instr || $is_i_instr || $is_s_instr || $is_b_instr;
         ?$funct3_use
            $funct3[2:0] = $inst[14:12];
            
         $funct7_use = $is_r_instr ;
         ?$funct7_use
            $funct7[6:0] = $inst[31:25];
            
         $rd_use = $is_r_instr || $is_i_instr || $is_u_instr || $is_j_instr;
         ?$rd_use
            $rd[4:0] = $inst[11:7];
         
        
         
         $dec_bits[10:0] = {$funct7[5], $funct3, $opcode};
         
         $is_add = $dec_bits ==? 11'b0_000_0110011;
         $is_addi = $dec_bits ==? 11'bx_000_0010011;
         $is_beq = $dec_bits ==? 11'bx_000_1100011;
         $is_bne = $dec_bits ==? 11'bx_001_1100011;
         $is_blt = $dec_bits ==? 11'bx_100_1100011;
         $is_bge = $dec_bits ==? 11'bx_101_1100011;
         $is_bltu = $dec_bits ==? 11'bx_110_1100011;
         $is_bgeu = $dec_bits ==? 11'bx_111_1100011;
         $is_load = $dec_bits ==? 11'bx_xxx_0000011;
         $is_sb = $dec_bits ==? 11'bx_000_0100011;
         $is_sh = $dec_bits ==? 11'bx_001_0100011;
         $is_sw = $dec_bits ==? 11'bx_010_0100011;
         $is_slti = $dec_bits ==? 11'bx_010_0010011;
         $is_sltiu = $dec_bits ==? 11'bx_011_0010011;
         $is_xori = $dec_bits ==? 11'bx_100_0010011;
         $is_ori = $dec_bits ==? 11'bx_110_0010011;
         $is_andi = $dec_bits ==? 11'bx_111_0010011;
         $is_slli = $dec_bits ==? 11'b0_001_0010011;
         $is_srli = $dec_bits ==? 11'b0_101_0010011;
         $is_srai = $dec_bits ==? 11'b1_101_0010011;
         $is_sub = $dec_bits ==? 11'b1_000_0110011;
         $is_sll = $dec_bits ==? 11'b0_001_0110011;
         $is_slt = $dec_bits ==? 11'b0_010_0110011;
         $is_sltu = $dec_bits ==? 11'b0_011_0110011;
         $is_xor = $dec_bits ==? 11'b0_100_0110011;
         $is_srl = $dec_bits ==? 11'b0_101_0110011;
         $is_sra = $dec_bits ==? 11'b1_101_0110011;
         $is_or = $dec_bits ==? 11'b0_110_0110011;
         $is_and = $dec_bits ==? 11'b0_111_0110011;
         $is_lui = $dec_bits ==? 11'bx_xxx_0110111;
         $is_auipc = $dec_bits ==? 11'bx_xxx_0010111;
         $is_jal = $dec_bits ==? 11'bx_xxx_1101111;
         $is_jalr = $dec_bits ==? 11'bx_000_1100111;
         $is_jump = $is_jal || $is_jalr ;
         
         `BOGUS_USE($is_beq $is_bne $is_blt $is_bge $is_bltu $is_bgeu $is_addi $is_add) 
         
         
      @2
         //Register Read 
         $rf_rd_en1 = $rs1_use && >>2$result;
         $rf_rd_index1[4:0] = $rs1;
         $rf_rd_en2 = $rs2_use && >>2$result;
         $rf_rd_index2[4:0] = $rs2;
         
         //$src1_value[31:0] = $rf_rd_data1;
         //$src2_value[31:0] = $rf_rd_data2;
         
         //Branching Criteria for Program Counter 
         $br_tgt_pc[31:0] = $pc + $imm;
         
         
         
         //source to alu assigned with o/p of read register
         $src1_value[31:0] = 
              (>>1$rf_wr_index == $rf_rd_index1) && >>1$rf_wr_en ?
                 >>1$result :
                  $rf_rd_data1;
         $src2_value[31:0] = 
              (>>1$rf_wr_index == $rf_rd_index2) && >>1$rf_wr_en ?
                 >>1$result :
                   $rf_rd_data2;
      
         //Data Memory Read - Write
      @4
         $dmem_wr_en = $is_s_instr && $valid ;
         $dmem_addr[3:0] = $result[5:2] ;
         $dmem_wr_data[31:0] = $src2_value ;
         $dmem_rd_en = $is_load ;
         
      @4 
         //LOAD DATA
         $ld_data[31:0] = $dmem_rd_data ;
      
      @3
         
         $jalr_tgt_pc[31:0] = $src1_value + $imm ;  
         
         
      @3   
         //ALU
         
         $sltu_rslt[31:0] = $src1_value < $src2_value ;
         $sltiu_rslt[31:0]  = $src1_value < $imm ;
         
         
         $result[31:0] = $is_addi ? $src1_value + $imm :
              $is_add ? $src1_value + $src2_value :
              $is_andi ? $src1_value & $imm :
              $is_ori  ? $src1_value | $imm :
              $is_xori ? $src1_value ^ $imm :
              $is_slli ? $src1_value << $imm[5:0] :
              $is_srli ? $src1_value >> $imm[5:0] :
              $is_and ? $src1_value & $src2_value :
              $is_or ? $src1_value | $src2_value :
              $is_xor ? $src1_value ^ $src2_value :
              $is_sub ? $src1_value - $src2_value :
              $is_sll ? $src1_value << $src2_value[4:0] :
              $is_srl ? $src1_value >> $src2_value[4:0] :
              $is_sltu ? $src1_value < $src2_value :
              $is_sltiu ? $src1_value < $imm :
              $is_lui ? {$imm[31:12], 12'b0} :
              $is_auipc ? $pc + $imm : 
              $is_jal ? $pc + 32'd4 :
              $is_jalr ? $pc + 32'd4 :
              $is_srai ? {{32{$src1_value[31]}}, $src1_value} >> $imm[4:0] :
              $is_slt ? ($src1_value[31] == $src2_value[31]) ? $sltu_rslt : {31'b0, $src1_value[31]} :
              $is_slti ? ($src1_value[31] == $imm[31]) ? $sltiu_rslt : {31'b0, $src1_value[31]} :
              $is_sra ? {{32{$src1_value[31]}}, $src1_value} >> $src2_value[4:0] :
              $is_load || $is_s_instr ? $src1_value + $imm :
              32'bx ;
      @3
         //Register File Write 
         
         $rf_wr_en = $rd_use && $rd != 5'b0 && $valid || >>2$valid_load;
         $rf_wr_index[4:0] = >>2$valid_load ? >>2$rd : $rd;
         $rf_wr_data[31:0] = >>2$valid_load ? >>2$ld_data :  $result;
         
         //Branch Instructions
         
         $taken_branch = $is_beq ? ($src1_value == $src2_value):
                         $is_bne ? ($src1_value != $src2_value):
                         $is_blt ? (($src1_value < $src2_value)^($src1_value[31] != $src2_value[31])):
                         $is_bge ? (($src1_value >= $src2_value)^($src1_value[31] != $src2_value[31])):
                         $is_bltu ? ($src1_value < $src2_value):
                         $is_bgeu ? ($src1_value >= $src2_value):
                                    1'b0;
          
          
         // Condition for Invalid Instruction                          
         $valid_taken_branch = $valid && $taken_branch;
         
         
       
         
         `BOGUS_USE($taken_branch)
        
         
         //Testbench
         *passed = |cpu/xreg[10]>>5$value == (1+2+3+4+5+6+7+8+9) ;
      // YOUR CODE HERE
      // ...

      // Note: Because of the magic we are using for visualisation, if visualisation is enabled below,
      //       be sure to avoid having unassigned signals (which you might be using for random inputs)
      //       other than those specifically expected in the labs. You'll get strange errors for these.

   
   // Assert these to end simulation (before Makerchip cycle limit).
   *passed = *cyc_cnt > 40;
   *failed = 1'b0;
   
   // Macro instantiations for:
   //  o instruction memory
   //  o register file
   //  o data memory
   //  o CPU visualization
   |cpu
      m4+imem(@1)    // Args: (read stage)
      m4+rf(@2, @3)  // Args: (read stage, write stage) - if equal, no register bypass is required
      m4+dmem(@4)    // Args: (read/write stage)

   m4+cpu_viz(@4)    // For visualisation, argument should be at least equal to the last stage of CPU logic. @4 would work for all labs.
\SV
   endmodule
```

![Screenshot 2024-08-21 230054](https://github.com/user-attachments/assets/a5dce635-e05e-42e1-a3bb-9624df7d953c)



![Screenshot 2024-08-21 214032](https://github.com/user-attachments/assets/309e17fd-88bc-4510-ba33-cdb0a184a06c)



![Screenshot 2024-08-21 214335](https://github.com/user-attachments/assets/95d115f9-7a2b-47f9-ab85-78fb6b14612a)


![Screenshot 2024-08-26 234950](https://github.com/user-attachments/assets/b30d36f1-1632-42e8-bf75-393dee85b245)


![Screenshot 2024-08-26 235414](https://github.com/user-attachments/assets/5f523211-dbe3-4f2b-af84-576b3bc39c9e)






# LAB 6

## Conversion from TLV into Verilog using Sandpiper-SaaS compiler.Following the conversion, pre-synthesis simulations will be conducted using the GTKWave simulator to verify the design.

The RISC-V processor was initially designed and created using the TL-Verilog language within the Makerchip IDE. For FPGA implementation, this design needed to be compiled and transformed into Verilog, a process accomplished using the SandPiper-SaaS compiler.

To prepare the design for FPGA synthesis and simulation, several adjustments were made to the TL-Verilog code:

Top Module Integration: The top module from Shivani Shah's GitHub repository was integrated into the TL-Verilog code to ensure compatibility and completeness of the design.

Case Inequality Corrections: Any inequalities within the case statements were corrected to avoid potential synthesis issues.

Input Cleanup: Instances of 'x' in the input signals were removed. Full, valid input values were provided to avoid errors during simulation and to ensure accurate operation.

Memory Line Adjustment: The CPU visualization (cpuviz) memory line was commented out, as it was not required for the synthesis process and could potentially lead to simulation errors.

After making these adjustments, a pre-synthesis simulation was carried out using the GTKWave simulator to verify the design's functionality before proceeding to the synthesis stage.

## Step by step procedure

#### 1. Install Required Packages: Begin by installing the necessary packages using pip:

```
sudo apt install make python python3 python3-pip git iverilog gtkwave
cd ~
sudo apt-get install python3-venv
python3 -m venv .venv
source ~/.venv/bin/activate
pip3 install pyyaml click sandpiper-saas
```
#### 2. Clone the github repo: clone this repo containing VSDBabySoC design files and testbench. Move into the VSDBabySoc directory

```
git clone https://github.com/manili/VSDBabySoC.git
cd /home/vsduser/VSDBabySoC/
```
#### 3. Replace the rvmyth.tlv file in the VSDBabySoC Directory: replace in src/module with the rvmth.tlv.

#### 4. Converting .tlv to .v using the SandPiper-SaaS Compiler:
    The RISC-V processor code was initially written in TL-Verilog (.tlv), a high-level hardware description language. To 
    translate the TL-Verilog definition of rvmyth into a low-level Verilog (.v) definition, we use the SandPiper-SaaS 
    compiler.
```
    sandpiper-saas -i ./src/module/*.tlv -o rvmyth.v --bestsv --noline -p verilog --outdir ./src/module/
```

#### 5. Compiling and Simulating the RISC-V Design

Before executing the following command, ensure you first create a directory named output. This directory will be used to store the pre-synthesis files generated during the compilation and simulation process.

```
mkdir output
iverilog -o output/pre_synth_sim.out -DPRE_SYNTH_SIM src/module/testbench.v -I src/include -I src/module
```
#### 6. The result of the simulation (i.e. pre_synth_sim.vcd) will be stored in the output/pre_synth_sim directory.

```
cd output
./pre_synth_sim.out
```

#### 7. To open the .vcd simulation file through GTKWave simulation tool.

```
gtkwave pre_synth_sim.vcd
```
![WhatsApp Image 2024-08-27 at 00 14 43_6fa636d5](https://github.com/user-attachments/assets/8c5c64b3-31df-47ef-b829-5983069b2e53)


![WhatsApp Image 2024-08-27 at 00 14 43_5bb93262](https://github.com/user-attachments/assets/e883c238-1322-4582-86b3-7a3247a9314c)


![WhatsApp Image 2024-08-27 at 00 14 42_0babff5d](https://github.com/user-attachments/assets/0a2f457a-5136-4450-a098-5aa459490d4c)


![Screenshot 2024-08-21 214335](https://github.com/user-attachments/assets/95d115f9-7a2b-47f9-ab85-78fb6b14612a)


![Screenshot 2024-08-26 234950](https://github.com/user-attachments/assets/b30d36f1-1632-42e8-bf75-393dee85b245)


![Screenshot 2024-08-26 235414](https://github.com/user-attachments/assets/5f523211-dbe3-4f2b-af84-576b3bc39c9e)



# LAB 9
## TASK 1
### Installing iverilog, gtkwave, yosys, OpenSTA  in our personal machines.<br/>

 The following are the steps to install the tools which is used for simulation.<br/>
 
  * Iverilog<br/>
  Steps to install iverilog <br/>
  ```
    sudo apt-get update
    sudo apt-get install iverilog
  ```

![Screenshot from 2024-09-02 20-37-01](https://github.com/user-attachments/assets/d872e03c-c598-4cfe-8df6-eaf9ee358d43)


* Gtkwave<br/>
Steps to install gtkwave<br/>
```
sudo apt-get update
sudo apt install gtkwave
```
![Screenshot from 2024-09-02 20-39-01](https://github.com/user-attachments/assets/e645134f-ed18-4ca2-9463-6ddb910f7341)

![Screenshot from 2024-09-02 20-39-39](https://github.com/user-attachments/assets/46cc67c5-b6d9-4b6b-bd54-685fe58d7369)


* Yosys<br/>
Steps to install yosys<br/>
```



sudo apt-get update
 git clone https://github.com/YosysHQ/yosys.git
 cd yosys
 sudo apt install make (If make is not installed please install it) 
 sudo apt-get install build-essential clang bison flex \
    libreadline-dev gawk tcl-dev libffi-dev git \
    graphviz xdot pkg-config python3 libboost-system-dev \
    libboost-python-dev libboost-filesystem-dev zlib1g-dev
 make config-gcc
 make 
 sudo make install
```

![Screenshot from 2024-09-02 20-40-12](https://github.com/user-attachments/assets/f96f4e84-ed45-4769-9a5f-3c93f155c848)


* OpenSTA <br/>
Steps to install opensta<br/>
```
git clone https://github.com/parallaxsw/OpenSTA.git
cd OpenSTA
mkdir build
cd build
sudo apt-get install cmake clang gcctcl swig bison flex
cmake ..
make
```
![Screenshot from 2024-09-02 21-45-20](https://github.com/user-attachments/assets/7382ba7a-51be-4aab-8fb1-7c40e25f1b90)


## TASK 2
#### Downloading the files from https://github.com/Subhasis-Sahu/BabySoC_Simulation/ link and editing the vsdbabysoc top level so that it links to my rvmyth code and produce the output for that.

Converting a digital output from a CPU into an analog signal using a DAC (Digital-to-Analog Converter) and PLL (Phase-Locked Loop)

**1. Clone the repository**
```
 $ cd
 $ git clone https://github.com/Subhasis-Sahu/BabySoC_Simulation
```

```
$ iverilog -o ./pre_synth_sim.out -DPRE_SYNTH_SIM src/module/testbench.v -I src/include -I src/module/
$ ./pre_synth_sim.out
$ gtkwave pre_synth_sim.vcd
```

![Screenshot from 2024-09-02 23-58-40](https://github.com/user-attachments/assets/65a65650-c9f3-4088-b21b-a8699d967d42)




#### PLL input and DAC Output

  ![Screenshot from 2024-09-03 00-07-57](https://github.com/user-attachments/assets/2be25f89-bbbb-4cef-90d1-f3261ee1d535)

![Screenshot from 2024-09-02 23-52-47](https://github.com/user-attachments/assets/2cddbf09-8965-482d-9e6c-4cdd7f22245c)

![Screenshot from 2024-09-03 16-15-35](https://github.com/user-attachments/assets/c2808d21-f0a5-4471-98e4-98b2d0ecd476)


# LAB 10

## RTL DESIGN AND SYNTHESIS USING SKY180 TECHNOLOGY

### DAY 1 : Below are the snapshots of the tasks done in the day 1


![Screenshot from 2024-10-21 09-45-31](https://github.com/user-attachments/assets/8d3a4f2c-8f3a-4d05-b9da-b448f9408450)
![Screenshot from 2024-10-21 09-49-31](https://github.com/user-attachments/assets/691b4df3-ca98-4550-895c-6e20e3c420d3)
![Screenshot from 2024-10-21 09-54-29](https://github.com/user-attachments/assets/3a6a6fc8-d8f2-435a-b593-ed12c183dd6c)
![Screenshot from 2024-10-21 09-54-42](https://github.com/user-attachments/assets/3dcae30c-af95-4802-bf32-895118132c9e)
![Screenshot from 2024-10-21 09-58-11](https://github.com/user-attachments/assets/239643f6-e173-4f2c-b387-6cae7d9bbbf8)
![Screenshot from 2024-10-21 09-58-27](https://github.com/user-attachments/assets/48e13428-0e8b-4280-a06e-79ce1dfca2ef)
![Screenshot from 2024-10-21 10-10-25](https://github.com/user-attachments/assets/bddbd651-2f21-41ba-831b-013cbd755c40)
![Screenshot from 2024-10-21 10-13-36](https://github.com/user-attachments/assets/8f3d4290-6123-4dd1-a633-8fea2967e4fb)
![Screenshot from 2024-10-21 10-15-32](https://github.com/user-attachments/assets/6a28ba21-0740-48e8-a130-4fc79b175ec5)
![Screenshot from 2024-10-21 10-17-46](https://github.com/user-attachments/assets/0a57887e-97b5-4f4b-b31b-69103e01695b)
![Screenshot from 2024-10-21 10-20-37](https://github.com/user-attachments/assets/d1a8373b-6a35-473b-9eb1-fbdcf0bf6f7f)


### DAY 2 : Below are the snapshots of the tasks done in the day 2

![Screenshot from 2024-10-21 10-49-13](https://github.com/user-attachments/assets/39272ed6-8963-4b28-8760-794652aaf2ab)
![Screenshot from 2024-10-21 10-49-22](https://github.com/user-attachments/assets/d541512e-8b5a-419a-b257-d2b40062a731)
![Screenshot from 2024-10-21 10-49-31](https://github.com/user-attachments/assets/c4b0902d-949e-4d48-8635-e8a2c7725125)
![Screenshot from 2024-10-21 10-52-41](https://github.com/user-attachments/assets/54065fd0-a95b-4b6b-aee5-20aa3887551c)
![Screenshot from 2024-10-21 10-55-23](https://github.com/user-attachments/assets/2ffcd462-860a-4170-a734-319ea7e2cb0b)
![Screenshot from 2024-10-21 10-56-31](https://github.com/user-attachments/assets/2fdd07ed-ca54-4ab3-9ca3-64499854a02a)
![Screenshot from 2024-10-21 10-56-34](https://github.com/user-attachments/assets/b1da3eb4-4ea6-409e-a714-d271a702a80a)
![Screenshot from 2024-10-21 10-59-11](https://github.com/user-attachments/assets/9bb17bcd-f715-4e43-9eca-b9da15993e48)
![Screenshot from 2024-10-21 10-59-38](https://github.com/user-attachments/assets/30a4a3b0-d292-4ad3-b7a0-9e7193a72536)
![Screenshot from 2024-10-21 11-01-48](https://github.com/user-attachments/assets/31b4414a-8a62-4888-82ec-cebaa3f928bc)
![Screenshot from 2024-10-21 11-01-51](https://github.com/user-attachments/assets/e5c95821-4ef3-4d0e-ba3f-10511942f09f)
![Screenshot from 2024-10-21 11-09-59](https://github.com/user-attachments/assets/ca5e87ae-b87f-4f1a-9764-e90ce44179b5)
![Screenshot from 2024-10-21 11-10-02](https://github.com/user-attachments/assets/c96eba44-9e74-452a-81b8-fefb5769d962)
![Screenshot from 2024-10-21 11-11-58](https://github.com/user-attachments/assets/b6c8fe48-9a0a-4984-952e-2a61cec4ea52)
![Screenshot from 2024-10-21 11-14-12](https://github.com/user-attachments/assets/de04420b-7517-4c08-9817-bf034af187c4)
![Screenshot from 2024-10-21 11-17-27](https://github.com/user-attachments/assets/e95cfb2c-0040-408d-9682-da90b0c0d95a)
![Screenshot from 2024-10-21 11-17-39](https://github.com/user-attachments/assets/40cdf035-8ed0-4489-b59c-f0a6eb85bf01)
![Screenshot from 2024-10-21 11-18-23](https://github.com/user-attachments/assets/6cae2f6a-b472-4d9d-ab55-8547e5add866)
![Screenshot from 2024-10-21 11-33-27](https://github.com/user-attachments/assets/cbbb0ba8-39db-4093-9a19-5a367c465bc3)
![Screenshot from 2024-10-21 11-34-06](https://github.com/user-attachments/assets/5365c471-1c11-43a0-8311-8cc780d772bf)
![Screenshot from 2024-10-21 11-36-27](https://github.com/user-attachments/assets/db4d3c18-65b1-41c5-b0e4-2d2455810302)
![Screenshot from 2024-10-21 11-36-33](https://github.com/user-attachments/assets/c20bbb84-16ed-472e-b5e9-6b62be7e990e)
![Screenshot from 2024-10-21 11-36-50](https://github.com/user-attachments/assets/c5f48ab1-3e14-4e39-ad61-0c3104db2fa2)
![Screenshot from 2024-10-21 11-43-23](https://github.com/user-attachments/assets/485d2833-336c-4559-bf42-155ca93397a9)
![Screenshot from 2024-10-21 11-43-30](https://github.com/user-attachments/assets/671b259d-d25d-45a3-b585-70ad430de69c)
![Screenshot from 2024-10-21 11-43-42](https://github.com/user-attachments/assets/ba8dcb4d-9233-4591-b896-234ce1494915)
![Screenshot from 2024-10-21 11-43-23](https://github.com/user-attachments/assets/485d2833-336c-4559-bf42-155ca93397a9)
![Screenshot from 2024-10-21 11-43-30](https://github.com/user-attachments/assets/671b259d-d25d-45a3-b585-70ad430de69c)
![Screenshot from 2024-10-21 11-43-42](https://github.com/user-attachments/assets/ba8dcb4d-9233-4591-b896-234ce1494915)
![Screenshot from 2024-10-21 11-48-18](https://github.com/user-attachments/assets/1563ae6b-5a3a-4114-b2f4-c36be062e884)
![Screenshot from 2024-10-21 11-48-24](https://github.com/user-attachments/assets/9f4f9319-76a5-4860-a344-54976460b32d)
![Screenshot from 2024-10-21 11-49-48](https://github.com/user-attachments/assets/3253c1f3-468f-43ac-9b59-499317814eac)
![Screenshot from 2024-10-21 11-52-03](https://github.com/user-attachments/assets/a58254b1-05e1-4e2c-84de-511751808c4c)
![Screenshot from 2024-10-21 11-52-45](https://github.com/user-attachments/assets/bf980d65-a22a-454c-871a-8324b0913984)
![Screenshot from 2024-10-21 11-54-11](https://github.com/user-attachments/assets/a9ef7987-6ff1-4a86-b481-4f69457ac2b3)
![Screenshot from 2024-10-21 11-54-18](https://github.com/user-attachments/assets/efbc067f-dae0-4605-a1ed-52b5ad126a1f)
![Screenshot from 2024-10-21 11-55-08](https://github.com/user-attachments/assets/975eb87f-ec94-4493-8117-27e6f3486573)
![Screenshot from 2024-10-21 12-01-49](https://github.com/user-attachments/assets/de075dfb-bc79-478e-9444-205bd46e8ae7)
![Screenshot from 2024-10-21 12-03-52](https://github.com/user-attachments/assets/1e9b6561-932a-4e01-b85e-b599ab3aa7d8)
![Screenshot from 2024-10-21 12-04-30](https://github.com/user-attachments/assets/9ebe591b-7f56-4e56-94a4-e463f33c14eb)
![Screenshot from 2024-10-21 12-04-46](https://github.com/user-attachments/assets/1078416e-4aa7-4e0e-8754-9385bd080347)
![Screenshot from 2024-10-21 12-05-36](https://github.com/user-attachments/assets/83422afa-5f36-4ed6-96d6-2018099f6cee)
![Screenshot from 2024-10-21 12-11-00](https://github.com/user-attachments/assets/c393d3e0-30be-4944-9e6e-b45a920df2a6)
![Screenshot from 2024-10-21 12-11-05](https://github.com/user-attachments/assets/de85d88e-d9ec-490c-bd52-46bafe486c1f)
![Screenshot from 2024-10-21 12-14-49](https://github.com/user-attachments/assets/6e0f60d6-5326-4935-85b3-ba2cfb0aec03)
![Screenshot from 2024-10-21 12-14-55](https://github.com/user-attachments/assets/bbc6b168-ebc7-49c2-8bc2-01fdcd80e0ac)
![Screenshot from 2024-10-21 12-16-04](https://github.com/user-attachments/assets/8267fd00-4bd3-4fa0-bc8d-c83fb8e827f4)
![Screenshot from 2024-10-21 12-16-21](https://github.com/user-attachments/assets/b92be711-bbbe-49b8-9da5-3508a68450ef)
![Screenshot from 2024-10-21 12-18-07](https://github.com/user-attachments/assets/99a7cb03-0f9b-4802-a937-69838a2bc557)
![Screenshot from 2024-10-21 12-19-39](https://github.com/user-attachments/assets/17c7b40b-1956-4257-bbe6-e2a88a97df3e)
![Screenshot from 2024-10-21 12-22-39](https://github.com/user-attachments/assets/a50c19fa-872b-47d0-a138-c8205396aea5)
![Screenshot from 2024-10-21 12-23-46](https://github.com/user-attachments/assets/183075f7-fa35-46d0-9634-e5a1fd3dc69a)
![Screenshot from 2024-10-21 12-24-15](https://github.com/user-attachments/assets/d134981d-1126-4d6a-baa9-9d38e8f4bb63)



### DAY 3 : Below are the snapshots of the tasks done in the day 3


![Screenshot from 2024-10-21 12-52-55](https://github.com/user-attachments/assets/6582506f-fed9-4bd0-8cd3-c3343dbcb13d)
![Screenshot from 2024-10-21 12-53-40](https://github.com/user-attachments/assets/eb9cc25c-4a19-492c-9ad7-1569f38a4c74)
![Screenshot from 2024-10-21 12-53-47](https://github.com/user-attachments/assets/0578b655-d0e9-4b6b-91dc-c36e8d2f843f)
![Screenshot from 2024-10-21 12-53-55](https://github.com/user-attachments/assets/c902aac7-f820-41ae-acde-30c718c47058)
![Screenshot from 2024-10-21 12-55-47](https://github.com/user-attachments/assets/3faa99ae-fdbd-4b5e-9b6e-54fe9950ea00)
![Screenshot from 2024-10-21 12-57-45](https://github.com/user-attachments/assets/1e1c78ca-d548-4269-88ab-b9a4c271dcb5)
![Screenshot from 2024-10-21 12-58-03](https://github.com/user-attachments/assets/418ba6e5-6695-468d-86ca-e3f5d03297a7)
![Screenshot from 2024-10-21 12-58-21](https://github.com/user-attachments/assets/2b9db2bf-7551-4b0c-928f-a5888852a179)
![Screenshot from 2024-10-21 13-04-34](https://github.com/user-attachments/assets/959a84b9-7fd1-4671-8e48-889e89b20fa7)
![Screenshot from 2024-10-21 13-04-57](https://github.com/user-attachments/assets/ce950acc-d5a1-499e-8ab7-8839d5faaeb6)
![Screenshot from 2024-10-21 13-05-31](https://github.com/user-attachments/assets/089c06a9-e641-45e3-bd79-fd9cfcb954d8)
![Screenshot from 2024-10-21 13-07-02](https://github.com/user-attachments/assets/6c939797-3f59-40e1-9d19-756f749aea88)
![Screenshot from 2024-10-21 13-58-03](https://github.com/user-attachments/assets/b5cd48dc-cfac-44b8-9ff1-c9685e260f35)
![Screenshot from 2024-10-21 13-58-08](https://github.com/user-attachments/assets/cc2a9a6f-a413-4852-b6f4-1364dc6908ba)
![Screenshot from 2024-10-21 13-58-42](https://github.com/user-attachments/assets/0986013b-ec42-447e-a9ad-337c4079b135)
![Screenshot from 2024-10-21 13-59-15](https://github.com/user-attachments/assets/c46b5715-7247-4a57-b513-fd9bf9c9b77a)
![Screenshot from 2024-10-21 13-59-58](https://github.com/user-attachments/assets/3ffb035f-8286-407c-a197-3442e0d95bab)
![Screenshot from 2024-10-21 14-00-12](https://github.com/user-attachments/assets/b30512fc-a34d-448b-a735-d1966d5a4617)
![Screenshot from 2024-10-21 14-00-21](https://github.com/user-attachments/assets/da2f5fde-4530-4fb9-956c-f912b8df58e4)
![Screenshot from 2024-10-21 14-00-37](https://github.com/user-attachments/assets/b3bda4d1-c1bb-49e1-9698-a15d29c44cbd)
![Screenshot from 2024-10-21 14-10-47](https://github.com/user-attachments/assets/f7143a67-1591-49ba-b980-d9f67f24bd4f)
![Screenshot from 2024-10-21 14-11-10](https://github.com/user-attachments/assets/425dd841-0650-45fb-b7b3-f2b1db27d209)
![Screenshot from 2024-10-21 14-11-26](https://github.com/user-attachments/assets/d2005b50-8363-461f-b072-f19caef75172)
![Screenshot from 2024-10-21 14-11-38](https://github.com/user-attachments/assets/f92dbd86-8881-4991-8534-97c300ecd5a2)
![Screenshot from 2024-10-21 14-13-12](https://github.com/user-attachments/assets/5045ba73-e79e-4ddd-9514-1b8fcce5c6a4)
![Screenshot from 2024-10-21 14-17-50](https://github.com/user-attachments/assets/d8b962bc-048e-4bb4-9553-1b6e23c9d94d)
![Screenshot from 2024-10-21 14-17-56](https://github.com/user-attachments/assets/d97f50a3-6e36-4b63-aa53-aacfe960b841)
![Screenshot from 2024-10-21 14-19-33](https://github.com/user-attachments/assets/a6aa13d8-9e62-4a39-9356-edeacefe286b)
![Screenshot from 2024-10-21 14-19-54](https://github.com/user-attachments/assets/08b2a6a3-df3c-49bb-a923-82897b314719)
![Screenshot from 2024-10-21 14-20-44](https://github.com/user-attachments/assets/065d5ad4-1705-46b7-9b2d-a5914f00cd2d)
![Screenshot from 2024-10-21 14-22-04](https://github.com/user-attachments/assets/447a59b0-6084-4062-bf4e-550ee4cb9d05)
![Screenshot from 2024-10-21 14-22-50](https://github.com/user-attachments/assets/ddbaf4f0-0f20-43e2-84e6-8633c878ea6c)
![Screenshot from 2024-10-21 14-22-58](https://github.com/user-attachments/assets/237f844f-6d5d-40e4-a276-b050b123289a)
![Screenshot from 2024-10-21 14-24-48](https://github.com/user-attachments/assets/8ffc0fed-543a-4b06-bcd5-44afb68f6872)
![Screenshot from 2024-10-21 14-24-56](https://github.com/user-attachments/assets/f33fd0fe-1d94-4624-857b-fc8981800939)
![Screenshot from 2024-10-21 14-28-46](https://github.com/user-attachments/assets/062a1af3-f8f7-48da-9bc3-a374d658eb17)
![Screenshot from 2024-10-21 14-29-18](https://github.com/user-attachments/assets/6b0634a8-1d39-4177-9cd4-0dae2a47ad16)
![Screenshot from 2024-10-21 14-30-29](https://github.com/user-attachments/assets/a80f1c3c-6b62-4ed6-bd38-614abfa8c883)
![Screenshot from 2024-10-21 14-32-26](https://github.com/user-attachments/assets/f87e2245-ced1-4ca1-a4e6-3a9e42c028b7)
![Screenshot from 2024-10-21 14-32-58](https://github.com/user-attachments/assets/d1dc62ab-aec2-4f86-b033-eda16f98262f)
![Screenshot from 2024-10-21 14-33-27](https://github.com/user-attachments/assets/47e901d5-61e3-4806-b74a-ade317f9bf29)
![Screenshot from 2024-10-21 14-37-06](https://github.com/user-attachments/assets/947bef70-b14a-41fc-b048-8b9c1d971f79)
![Screenshot from 2024-10-21 14-38-22](https://github.com/user-attachments/assets/bb723276-4d5a-4236-ad5f-fea8b2aac9a5)
![Screenshot from 2024-10-21 14-39-23](https://github.com/user-attachments/assets/eda8c1e1-5b34-4e0e-b9a8-33b195d6c6e1)
![Screenshot from 2024-10-21 14-39-31](https://github.com/user-attachments/assets/ef91ef17-3eb6-49ba-93d8-def00ea9bc90)
![Screenshot from 2024-10-21 14-41-14](https://github.com/user-attachments/assets/7481b8d1-f908-441a-9a75-22f57097bae7)
![Screenshot from 2024-10-21 14-41-24](https://github.com/user-attachments/assets/456bcc96-5729-445c-aaff-19d207725a16)
![Screenshot from 2024-10-21 14-44-07](https://github.com/user-attachments/assets/12ca72bc-429f-4708-a5ee-d6c72b563416)
![Screenshot from 2024-10-21 14-45-13](https://github.com/user-attachments/assets/a16bb8c3-68af-45a0-a084-6a48cc067213)
![Screenshot from 2024-10-21 14-45-48](https://github.com/user-attachments/assets/817e0c27-bb42-46bb-85a3-d6ecbfc81eee)
![Screenshot from 2024-10-21 14-46-18](https://github.com/user-attachments/assets/cd44a20e-5e1e-4d16-bc9e-8cfb6531a47c)
![Screenshot from 2024-10-21 14-46-30](https://github.com/user-attachments/assets/bb33076b-e8ff-4e76-b251-855db800e50b)
![Screenshot from 2024-10-21 14-46-58](https://github.com/user-attachments/assets/a0e51f62-c854-42ba-8de0-37054a935b25)
![Screenshot from 2024-10-21 14-47-12](https://github.com/user-attachments/assets/153298b7-a5f6-4d21-a23f-66aa0a51fd1a)
![Screenshot from 2024-10-21 14-47-33](https://github.com/user-attachments/assets/c712984a-6c77-45f9-a8fd-3d9b8e69988c)
![Screenshot from 2024-10-21 14-48-07](https://github.com/user-attachments/assets/0f1dddb2-7f58-47c1-98e4-a3487afff23f)
![Screenshot from 2024-10-21 14-49-18](https://github.com/user-attachments/assets/c14ad520-5a8c-4523-bc68-dd0f9be22508)
![Screenshot from 2024-10-21 14-49-51](https://github.com/user-attachments/assets/fdb45b1a-7c12-4f43-a3a7-d7ba00f9947f)
![Screenshot from 2024-10-21 14-49-58](https://github.com/user-attachments/assets/256e0bf4-3c3d-41b3-b0e1-afd582f1b9fd)
![Screenshot from 2024-10-21 14-50-25](https://github.com/user-attachments/assets/d1a0b5ce-4084-43b5-aa5a-42f185f0c7d9)
![Screenshot from 2024-10-21 14-50-37](https://github.com/user-attachments/assets/87775ce5-c53d-440a-9d33-afeb89f7a1ed)
![Screenshot from 2024-10-21 14-50-52](https://github.com/user-attachments/assets/43ab8f8d-7d78-4f1a-9e2a-384918e220e1)
![Screenshot from 2024-10-21 14-51-15](https://github.com/user-attachments/assets/80731c10-4e29-46d2-9940-a405f309d4c1)
![Screenshot from 2024-10-21 14-55-29](https://github.com/user-attachments/assets/f6e885a3-2cf6-4b4e-847e-d5ec10f39cb3)
![Screenshot from 2024-10-21 14-57-58](https://github.com/user-attachments/assets/2094b84d-b3b4-4d23-9b1e-1034485720e5)
![Screenshot from 2024-10-21 14-58-16](https://github.com/user-attachments/assets/96b0fe41-c30f-4f38-99ab-186ebf99851b)
![Screenshot from 2024-10-21 14-59-01](https://github.com/user-attachments/assets/3a3ec124-8863-4ab6-9c06-6196e069f934)
![Screenshot from 2024-10-21 14-59-23](https://github.com/user-attachments/assets/69adf795-36f4-4125-90bf-99098222aebf)
![Screenshot from 2024-10-21 15-05-14](https://github.com/user-attachments/assets/71be2a6e-c380-4d55-87b0-3a88580d3673)
![Screenshot from 2024-10-21 15-05-19](https://github.com/user-attachments/assets/ba2d4459-0d14-4186-971a-1448109dc641)
![Screenshot from 2024-10-21 15-05-36](https://github.com/user-attachments/assets/f65ffbdf-3308-49bd-be63-3b079aac746d)
![Screenshot from 2024-10-21 15-06-00](https://github.com/user-attachments/assets/c3f4dc79-f98d-4951-957f-99775594dbd7)



### DAY 4 : Below are the snapshots of the tasks done in the day 4



![Screenshot from 2024-10-21 15-28-21](https://github.com/user-attachments/assets/63173734-8530-407b-a728-f525cc40c4ef)
![Screenshot from 2024-10-21 15-28-36](https://github.com/user-attachments/assets/62d2925f-5668-4360-a076-60a117802d24)
![Screenshot from 2024-10-21 15-28-47](https://github.com/user-attachments/assets/c647c116-a1b4-4ba9-b349-9a013c277946)
![Screenshot from 2024-10-21 15-31-58](https://github.com/user-attachments/assets/8a23abb3-8bf0-4515-b20b-ee8175d192b3)
![Screenshot from 2024-10-21 15-32-02](https://github.com/user-attachments/assets/c052465c-29b5-4520-a145-7f423e36bcbe)
![Screenshot from 2024-10-21 15-34-42](https://github.com/user-attachments/assets/a5b455a1-61af-4ab1-9a02-14e3b735fab2)
![Screenshot from 2024-10-21 15-34-46](https://github.com/user-attachments/assets/67b0089d-73fb-4903-bac8-4e428df20956)
![Screenshot from 2024-10-21 15-35-10](https://github.com/user-attachments/assets/a84ce0f8-876a-4696-b8ae-481ac036b98e)
![Screenshot from 2024-10-21 15-37-23](https://github.com/user-attachments/assets/71cc9b11-2618-4273-a78d-81b0d44286e5)
![Screenshot from 2024-10-21 15-59-16](https://github.com/user-attachments/assets/f9f2d5f4-29c3-46a0-bbf9-c037d06b2e8e)
![Screenshot from 2024-10-21 15-59-38](https://github.com/user-attachments/assets/ec064451-9c9a-45aa-b791-bc3e04cea574)
![Screenshot from 2024-10-21 16-00-43](https://github.com/user-attachments/assets/55fc5916-1ea8-4b22-b334-cda1f92c898e)
![Screenshot from 2024-10-21 16-07-18](https://github.com/user-attachments/assets/39102e66-cf0f-4c98-98f4-118de7b0bffd)
![Screenshot from 2024-10-21 16-07-25](https://github.com/user-attachments/assets/e7f87bee-c66c-403c-a42c-1ba9aef9e827)
![Screenshot from 2024-10-21 16-08-21](https://github.com/user-attachments/assets/c53a82d6-2be6-46a9-a9b9-8369a8cdf705)
![Screenshot from 2024-10-21 16-08-24](https://github.com/user-attachments/assets/37a079a2-e4c2-4707-ac89-3f2d26ec376c)
![Screenshot from 2024-10-21 16-08-59](https://github.com/user-attachments/assets/83c3373e-e9cd-41a6-bc7a-d1dee3f38807)
![Screenshot from 2024-10-21 16-11-16](https://github.com/user-attachments/assets/3c3d3a54-1886-48ee-a053-e23bc28dbe4f)
![Screenshot from 2024-10-21 16-13-16](https://github.com/user-attachments/assets/7964a242-2942-40f6-a739-c5bb247da745)
![Screenshot from 2024-10-21 16-16-17](https://github.com/user-attachments/assets/95a67bdb-51d1-4cae-863b-b7dbaf140c0b)
![Screenshot from 2024-10-21 16-19-29](https://github.com/user-attachments/assets/52c04993-e3a7-43bc-9ea6-db4bcd448633)
![Screenshot from 2024-10-21 16-19-42](https://github.com/user-attachments/assets/f4e2f2b3-90de-4201-b84b-3c77b280d829)
![Screenshot from 2024-10-21 16-20-14](https://github.com/user-attachments/assets/64b1b60b-024e-4c26-b542-bb2da6a0fac9)
![Screenshot from 2024-10-21 16-21-43](https://github.com/user-attachments/assets/d112beca-f0d0-46ed-8a1b-ea3d8453557b)
![Screenshot from 2024-10-21 16-21-51](https://github.com/user-attachments/assets/348e9608-41a0-4b6a-b2b5-4814cec0713c)
![Screenshot from 2024-10-21 16-22-11](https://github.com/user-attachments/assets/15b9cc9f-9dd9-4213-9e9d-29f808cadeda)
![Screenshot from 2024-10-21 16-22-56](https://github.com/user-attachments/assets/249a44d0-0117-4a5e-9871-93691e1295fd)
![Screenshot from 2024-10-21 16-25-27](https://github.com/user-attachments/assets/95607782-379c-4e16-8074-ec2e4674390b)



# LAB 11

## Synthesis of RISCV verilog file and comparing the result

### the snapshots of the task are given below

![Screenshot from 2024-10-23 19-14-21](https://github.com/user-attachments/assets/fe0f73f8-283d-4820-887c-3ef75e965e66)
![Screenshot from 2024-10-23 19-14-31](https://github.com/user-attachments/assets/e8482d37-19a9-423c-b992-06e4fe94d582)
![Screenshot from 2024-10-23 19-14-55](https://github.com/user-attachments/assets/50c01a38-015d-412f-89d3-f39dea64adff)
![Screenshot from 2024-10-23 19-15-04](https://github.com/user-attachments/assets/acbdcd1b-5767-425d-9ab6-b7084ed25985)
![Screenshot from 2024-10-23 19-18-28](https://github.com/user-attachments/assets/28cce921-d45f-421b-ad76-d91f2edf5328)
![Screenshot from 2024-10-23 19-18-45](https://github.com/user-attachments/assets/0128db57-c63f-4f4e-9de2-e23cb35464f5)
![Screenshot from 2024-10-23 19-19-30](https://github.com/user-attachments/assets/e8100e60-5ec9-474f-b9c6-935d40c7ff05)
![synthesis](https://github.com/user-attachments/assets/0c3c3adc-b7be-40fa-b2fe-cccdd7cefc61)
![Screenshot from 2024-10-23 19-20-48](https://github.com/user-attachments/assets/a37261a8-16cb-46d6-a6da-417cdcd22a50)

### snapshot of the result before synthesis

![Screenshot from 2024-09-03 16-15-35](https://github.com/user-attachments/assets/c2808d21-f0a5-4471-98e4-98b2d0ecd476)

### snapshot of the result after synthesis of riscv verilog file


![final waveform](https://github.com/user-attachments/assets/97f1358a-5aa5-4090-8044-3d8dab909cf0)

### by comparing the result we can conclude that bot are same. 


# LAB 12

## STATIC TIMING ANALYSIS

### the snapshots of the task are given below
#### Commands used to do the task
![1](https://github.com/user-attachments/assets/ddb41808-1d0c-491a-badf-93a30851e42c)

#### Static timing analysis configuration file

![2](https://github.com/user-attachments/assets/49285da5-2140-4d22-b8f1-15c521c0c0c3)

![3](https://github.com/user-attachments/assets/892ba0f6-9c6c-406a-949e-c09dcf3cc6fd)

#### setup time slack

![4](https://github.com/user-attachments/assets/805e784d-913b-4680-9fcb-24965dd5134d)

#### Hold time slack

![5](https://github.com/user-attachments/assets/e6884aea-6e75-442d-947c-07aaffad3c0b)


### By the about snapshots we can conclude that setup time and hold timing constraints are met.


# LAB 13

## SYNTHESIS OF BABYSOC DESIGN USING DIFFERENT PVT CORNER LIBRARY FILES

### In this lab, we will be checking for the worst setup/hold slacks using different PVT Corner library files.

   ### PVT (Process, Voltage, Temperature) are the three key factors that impact the performance and behavior of integrated circuits in VLSI design. Here is a summary of how each of these factors affects circuit design:

   ### Process (P):
   ### Process variation refers to deviations in the semiconductor fabrication process, such as variations in impurity concentration, oxide thickness, and transistor dimensions. These process variations can cause changes in transistor parameters like threshold voltage, mobility, and current drive, which in turn impact the circuit delay and performance. Circuits designed with a "fast" process will have lower delays, while "slow" process corners will have higher delays.
   ### Voltage (V):
   ### The supply voltage of the chip can deviate from the optimal value during operation due to factors like noise, IR drop, and voltage regulator variations. Higher supply voltage leads to increased current and faster charging/discharging of capacitances, resulting in lower delays. Lower voltage has the opposite effect.
   ### Temperature (T):
   The operating temperature of the chip can vary widely depending on the environment and power dissipation within the chip. Higher temperatures generally decrease carrier mobility, leading to increased delays.

   We must ensure that our design is functioning properly for all PVT corners. For this, we use STA using the following procedure.
    We run the script shown below. This script reads in all the library files one by one from the specified directory and is used on our VSDBabySoC design. The constraints file from the earlier lab is also read(clock-11.6 ns with 5% uncertainity for setup and 8% uncertainity for hold).
    

 
![tcl_secript](https://github.com/user-attachments/assets/70c2a608-6edb-4d4a-b584-09ab16da2cd7)


 ![sdc](https://github.com/user-attachments/assets/b6d4fd0d-0640-4a5e-8150-ec3523a5f498)

 the report generated for different library files

 ![excel_sheet](https://github.com/user-attachments/assets/e233b1ff-b9ca-4577-b37f-11be6d53c31d)

 WNS

 ![wns](https://github.com/user-attachments/assets/8cc6af57-2de6-44c1-816a-6af86cfe4a9a)

 WHS

 ![whs](https://github.com/user-attachments/assets/ac718592-1166-48a2-b4ba-d9c2bee9021d)


# LAB14 

## Advanced Physical Design using OpenLANE/Sky130 Workshop

### Day 1 - Inception of open-source EDA, OpenLANE and Sky130 PDK

Section 1 tasks:-

    Run 'picorv32a' design synthesis using OpenLANE flow and generate necessary outputs.
    Calculate the flop ratio.

```math
Flop\ Ratio = \frac{Number\ of\ D\ Flip\ Flops}{Total\ Number\ of\ Cells}
```
```math
Percentage\ of\ DFF's = Flop\ Ratio * 100
```

   All section 1 logs, reports and results can be found in following run folder:

   #### 1. Run 'picorv32a' design synthesis using OpenLANE flow and generate necessary outputs.

Commands to invoke the OpenLANE flow and perform synthesis

```bash
# Change directory to openlane flow directory
cd Desktop/work/tools/openlane_working_dir/openlane

# alias docker='docker run -it -v $(pwd):/openLANE_flow -v $PDK_ROOT:$PDK_ROOT -e PDK_ROOT=$PDK_ROOT -u $(id -u $USER):$(id -g $USER) efabless/openlane:v0.21'
# Since we have aliased the long command to 'docker' we can invoke the OpenLANE flow docker sub-system by just running this command
docker
```
```tcl
# Now that we have entered the OpenLANE flow contained docker sub-system we can invoke the OpenLANE flow in the Interactive mode using the following command
./flow.tcl -interactive

# Now that OpenLANE flow is open we have to input the required packages for proper functionality of the OpenLANE flow
package require openlane 0.9

# Now the OpenLANE flow is ready to run any design and initially we have to prep the design creating some necessary files and directories for running a specific design which in our case is 'picorv32a'
prep -design picorv32a

# Now that the design is prepped and ready, we can run synthesis using following command
run_synthesis

# Exit from OpenLANE flow
exit

# Exit from OpenLANE flow docker sub-system
exit
```

Screenshots of running each commands

  ![openlane](https://github.com/user-attachments/assets/a674b5c5-22db-4e3f-8dcc-b2c0a55c317b)
  ![preparation](https://github.com/user-attachments/assets/47b511d5-2de5-4df2-bca0-8ff5b6d76a4c)
  ![synthesis_complete](https://github.com/user-attachments/assets/353dcbfb-4dd2-41e2-9d21-0a73df59ceaf)


  #### 2. Calculate the flop ratio.

Screenshots of synthesis statistics report file with required values

  ![dff_count](https://github.com/user-attachments/assets/f4f6a071-b775-43ed-b9cb-2ae8cf2e4b6a)
  ![report_files_open](https://github.com/user-attachments/assets/c63a91c6-128f-4f5d-a9e5-668131a1fa18)
   ![report_file](https://github.com/user-attachments/assets/450fc0df-d819-425f-9c75-364ee6d3aa56)
  ![report_file_2](https://github.com/user-attachments/assets/fd46b4ed-5d44-4d84-9e8c-34405d3a6914)


  
 Calculation of Flop Ratio and DFF % from synthesis statistics report file

```math
Flop\ Ratio = \frac{1613}{14876} = 0.108429685
```
```math
Percentage\ of\ DFF's = 0.108429685 * 100 = 10.84296854\ \%
```
```

## Day 2 - Good floorplan vs bad floorplan and introduction to library cells 
  

### Implementation

Day 2 tasks:- 
1. Run 'picorv32a' design floorplan using OpenLANE flow and generate necessary outputs.
2. Calculate the die area in microns from the values in floorplan def.
3. Load generated floorplan def in magic tool and explore the floorplan.
4. Run 'picorv32a' design congestion aware placement using OpenLANE flow and generate necessary outputs.
5. Load generated placement def in magic tool and explore the placement.

```math
Area\ of\ die\ in\ microns = Die\ width\ in\ microns * Die\ height\ in\ microns
```

#### 1. Run 'picorv32a' design floorplan using OpenLANE flow and generate necessary outputs.

Commands to invoke the OpenLANE flow and perform floorplan

```
# Change directory to openlane flow directory
cd Desktop/work/tools/openlane_working_dir/openlane

# alias docker='docker run -it -v $(pwd):/openLANE_flow -v $PDK_ROOT:$PDK_ROOT -e PDK_ROOT=$PDK_ROOT -u $(id -u $USER):$(id -g $USER) efabless/openlane:v0.21'
# Since we have aliased the long command to 'docker' we can invoke the OpenLANE flow docker sub-system by just running this command
docker
```
```
# Now that we have entered the OpenLANE flow contained docker sub-system we can invoke the OpenLANE flow in the Interactive mode using the following command
./flow.tcl -interactive

# Now that OpenLANE flow is open we have to input the required packages for proper functionality of the OpenLANE flow
package require openlane 0.9

# Now the OpenLANE flow is ready to run any design and initially we have to prep the design creating some necessary files and directories for running a specific design which in our case is 'picorv32a'
prep -design picorv32a

# Now that the design is prepped and ready, we can run synthesis using following command
run_synthesis

# Now we can run floorplan
run_floorplan
```
![floor_plan](https://github.com/user-attachments/assets/3f8f66b1-a526-4eac-818f-2a46642d6184)
![floor_plan_2](https://github.com/user-attachments/assets/320eea17-9b51-45a9-b305-c8e2c9e81957)


#### 2. Calculate the die area in microns from the values in floorplan def.

Screenshot of contents of floorplan def

![area_file_window](https://github.com/user-attachments/assets/66c5175d-2265-4e3c-a280-76f7d1887549)
![floorplan_area_file](https://github.com/user-attachments/assets/4567c623-a218-4c31-8b13-070505d3a9e4)

According to floorplan def
```math
1000\ Unit\ Distance = 1\ Micron
```
```math
Die\ width\ in\ unit\ distance = 660685 - 0 = 660685
```
```math
Die\ height\ in\ unit\ distance = 671405 - 0 = 671405
```
```math
Distance\ in\ microns = \frac{Value\ in\ Unit\ Distance}{1000}
```
```math
Die\ width\ in\ microns = \frac{660685}{1000} = 660.685\ Microns
```
```math
Die\ height\ in\ microns = \frac{671405}{1000} = 671.405\ Microns
```
```math
Area\ of\ die\ in\ microns = 660.685 * 671.405 = 443587.212425\ Square\ Microns
```

#### 3. Load generated floorplan def in magic tool and explore the floorplan.

Commands to load floorplan def in magic in another terminal

```bash
# Change directory to path containing generated floorplan def
cd Desktop/work/tools/openlane_working_dir/openlane/designs/picorv32a/runs/10-11_12-14/results/floorplan/

# Command to load the floorplan def in magic tool
magic -T /home/vsduser/Desktop/work/tools/openlane_working_dir/pdks/sky130A/libs.tech/magic/sky130A.tech lef read ../../tmp/merged.lef def read picorv32a.floorplan.def &
```

![floor_magic_def](https://github.com/user-attachments/assets/f022d1aa-161a-42e4-ad81-3f71ed9df233)
![floor_magic_def_2](https://github.com/user-attachments/assets/3c923139-9040-4432-807f-1a7cbc3beb59)
![floor_magic_def_3_standard_cells](https://github.com/user-attachments/assets/0bfe9c08-2197-48fb-8d71-695a7112d045)


#### 4. Run 'picorv32a' design congestion aware placement using OpenLANE flow and generate necessary outputs.

Command to run placement

```
# Congestion aware placement by default
run_placement
```

Screenshots of placement run![run_placement](https://github.com/user-attachments/assets/7c4aeb27-0b20-4909-a8cd-cb3dcc956030)
![run_placement_1](https://github.com/user-attachments/assets/afed2dca-5fa4-467a-9a41-90e582954dd8)

#### 5. Load generated placement def in magic tool and explore the placement.

Commands to load placement def in magic in another terminal

```bash
# Change directory to path containing generated placement def
cd Desktop/work/tools/openlane_working_dir/openlane/designs/picorv32a/runs/10-11_12-14/results/placement/

# Command to load the placement def in magic tool
magic -T /home/vsduser/Desktop/work/tools/openlane_working_dir/pdks/sky130A/libs.tech/magic/sky130A.tech lef read ../../tmp/merged.lef def read picorv32a.placement.def &
```
![run_placement_2](https://github.com/user-attachments/assets/4f868a6f-4aff-4760-a311-14fb2fa01625)
![run_placement_3](https://github.com/user-attachments/assets/06b73b85-2c13-4ef8-b166-98975cb694a1)
![run_placement_4](https://github.com/user-attachments/assets/52f1e861-eb04-43c8-9832-6d9531dbf40d)



Commands to exit from current run

```
# Exit from OpenLANE flow
exit

# Exit from OpenLANE flow docker sub-system
exit
```

## Day 3 - Design library cell using Magic Layout and ngspice characterization 

### Implementation

* Day 3 tasks:-
1. Clone custom inverter standard cell design from github repository: [Standard cell design and characterization using OpenLANE flow](https://github.com/nickson-jose/vsdstdcelldesign).
2. Load the custom inverter layout in magic and explore.
3. Spice extraction of inverter in magic.
4. Editing the spice model file for analysis through simulation.
5. Post-layout ngspice simulations.
6. Find problem in the DRC section of the old magic tech file for the skywater process and fix them.

#### 1. Clone custom inverter standard cell design from github repository

```bash
# Change directory to openlane
cd Desktop/work/tools/openlane_working_dir/openlane

# Clone the repository with custom inverter design
git clone https://github.com/nickson-jose/vsdstdcelldesign

# Change into repository directory
cd vsdstdcelldesign

# Copy magic tech file to the repo directory for easy access
cp /home/vsduser/Desktop/work/tools/openlane_working_dir/pdks/sky130A/libs.tech/magic/sky130A.tech .

# Check contents whether everything is present
ls

# Command to open custom inverter layout in magic
magic -T sky130A.tech sky130_inv.mag &
```

![1](https://github.com/user-attachments/assets/5354f739-9492-4a16-b0f6-23c12addf725)


#### 2. Load the custom inverter layout in magic and explore.

Screenshot of custom inverter layout in magic

![2](https://github.com/user-attachments/assets/a17f4915-eb06-4ebb-93a8-0c5bacb80130)


#### 3. Spice extraction of inverter in magic.

Commands for spice extraction of the custom inverter layout to be used in tkcon window of magic

```
# Check current directory
pwd

# Extraction command to extract to .ext format
extract all

# Before converting ext to spice this command enable the parasitic extraction also
ext2spice cthresh 0 rthresh 0

# Converting to ext to spice
ext2spice
```
![3](https://github.com/user-attachments/assets/d4c8ab54-976b-4378-b462-c7a61ce837a1)
![4](https://github.com/user-attachments/assets/a4594e2b-9dae-4582-b456-09aa8bdc24ac)
![4_1](https://github.com/user-attachments/assets/92c8c912-db08-4732-8592-c35524be8f28)
![4_2](https://github.com/user-attachments/assets/757e57df-fa62-4c04-b839-c0d11bfc8282)
![4_3](https://github.com/user-attachments/assets/0972c866-a6ea-4b7d-b4ed-1fa0e2ac649b)
![4_4](https://github.com/user-attachments/assets/f3fa5747-9b35-4f0b-becf-ff311b1bd56f)
![5](https://github.com/user-attachments/assets/ba0d2551-ba9b-4f8f-a04a-630acd73cdcb)




#### 4. Editing the spice model file for analysis through simulation.

Measuring unit distance in layout grid

![6](https://github.com/user-attachments/assets/b629728b-2250-44f0-9b2e-69989f58c401)

![7](https://github.com/user-attachments/assets/7b6b881f-bc3e-4bca-92c1-c9d3c54a2c37)


Final edited spice file ready for ngspice simulation

#### 5. Post-layout ngspice simulations.

Commands for ngspice simulation

```bash
# Command to directly load spice file for simulation to ngspice
ngspice sky130_inv.spice

# Now that we have entered ngspice with the simulation spice file loaded we just have to load the plot
plot y vs time a
```

Screenshots of ngspice run

![8](https://github.com/user-attachments/assets/74774293-f63c-4c88-a399-2370f7ba510a)
![9](https://github.com/user-attachments/assets/9d90dba9-613d-4c8f-95c0-bf5022038aed)
![9_1](https://github.com/user-attachments/assets/fb30936f-264d-4d7c-a9d7-0ed7f3a5200b)
![9_2](https://github.com/user-attachments/assets/c4c95e3e-9c2d-433b-801c-ac6f199a9187)
![10](https://github.com/user-attachments/assets/8f1f006e-6c6d-44ac-8c25-bbf14bac7d12)
![11](https://github.com/user-attachments/assets/7e9ce432-0beb-404b-9b3a-c6e9a5d63a8e)
![12](https://github.com/user-attachments/assets/438005d8-3ff3-4ddc-bb8a-09db319f0421)
![13](https://github.com/user-attachments/assets/2015b97c-253a-4fad-8571-5ac49887dbe3)
![14](https://github.com/user-attachments/assets/de27a963-d08f-4cff-b8f0-39f394181116)
![16](https://github.com/user-attachments/assets/7ad95814-a90d-427d-aa59-ac938e017ca7)
![17](https://github.com/user-attachments/assets/dca291c7-0b7b-4793-8bea-23bfa3d02f72)
![18](https://github.com/user-attachments/assets/1c4a4a99-2568-435a-83df-71b1f7c87785)
![19](https://github.com/user-attachments/assets/850d0b03-1689-4b57-b369-66ac4120c2d1)


Rise transition time calculation

```math
Rise\ transition\ time = Time\ taken\ for\ output\ to\ rise\ to\ 80\% - Time\ taken\ for\ output\ to\ rise\ to\ 20\%
```
```math
20\%\ of\ output = 660\ mV
```
```math
80\%\ of\ output = 2.64\ V
```

80% Screenshot and 20% Screenshot



```math
Rise\ transition\ time = 2.24627 - 2.1791 = 0.06717\ ns = 67.17\ ps
```

Fall transition time calculation

```math
Fall\ transition\ time = Time\ taken\ for\ output\ to\ fall\ to\ 20\% - Time\ taken\ for\ output\ to\ fall\ to\ 80\%
```
```math
20\%\ of\ output = 660\ mV
```
```math
80\%\ of\ output = 2.64\ V
```

80% Screenshot and 20% Screenshot




```math
Fall\ transition\ time = 4.0955 - 4.05149 = 0.04401\ ns = 44.01\ ps
```

Rise Cell Delay Calculation

```math
Rise\ Cell\ Delay = Time\ taken\ for\ output\ to\ rise\ to\ 50\% - Time\ taken\ for\ input\ to\ fall\ to\ 50\%
```
```math
50\%\ of\ 3.3\ V = 1.65\ V
```

50% Screenshots




```math
Rise\ Cell\ Delay = 2.20926 - 2.15116 = 0.06136\ ns = 58.1\ ps
```

Fall Cell Delay Calculation

```math
Fall\ Cell\ Delay = Time\ taken\ for\ output\ to\ fall\ to\ 50\% - Time\ taken\ for\ input\ to\ rise\ to\ 50\%
```
```math
50\%\ of\ 3.3\ V = 1.65\ V
```

50% Screenshots




```math
Fall\ Cell\ Delay = 4.07 - 4.05 = 0.02\ ns = 20\ ps
```

## DAY 4 - Pre-layout timing analysis and importance of good clock tree

### 1. Fix up small DRC errors and verify the design is ready to be inserted into our flow.

Conditions to be verified before moving forward with custom designed cell layout:
* Condition 1: The input and output ports of the standard cell should lie on the intersection of the vertical and horizontal tracks.
* Condition 2: Width of the standard cell should be odd multiples of the horizontal track pitch.
* Condition 3: Height of the standard cell should be even multiples of the vertical track pitch.

Commands to open the custom inverter layout

```bash
# Change directory to vsdstdcelldesign
cd Desktop/work/tools/openlane_working_dir/openlane/vsdstdcelldesign

# Command to open custom inverter layout in magic
magic -T sky130A.tech sky130_inv.mag &
```

 ![3](https://github.com/user-attachments/assets/12492820-0e93-4e60-9fc0-31875efb9cec)

 Commands for tkcon window to set grid as tracks of locali layer

```tcl
# Get syntax for grid command
help grid

# Set grid values accordingly
grid 0.46um 0.34um 0.23um 0.17um
```
![1](https://github.com/user-attachments/assets/82ac994d-e4ac-4020-b594-bc3f6dfff57b)
![6](https://github.com/user-attachments/assets/0ad8298c-ddfe-43ed-bd73-f0a2d95faf1e)


condition 1 verified.

![4](https://github.com/user-attachments/assets/336855e8-7dd1-4058-b58e-ef3c174427f2)
![5](https://github.com/user-attachments/assets/b0bf5516-c130-472e-bf2e-784eaef6ac96)

condition 2 verified.

```math
Horizontal\ track\ pitch = 0.46\ um
```

![6](https://github.com/user-attachments/assets/c608d661-8be0-405a-9f2b-66ac74e1478e)

```math
Width\ of\ standard\ cell = 1.38\ um = 0.46 * 3
```

Condition 3 verified

```math
Vertical\ track\ pitch = 0.34\ um
```
![7](https://github.com/user-attachments/assets/7c77547e-d4c4-4377-a8b7-4fe22a6f319d)

```math
Height\ of\ standard\ cell = 2.72\ um = 0.34 * 8
```

#### 2. Save the finalized layout with custom name and open it.

Command for tkcon window to save the layout with custom name

```tcl
# Command to save as
save sky130_keerinv.mag
```
![12](https://github.com/user-attachments/assets/33677661-f72b-42db-9195-3cdaad573d8f)


Command to open the newly saved layout

```bash
# Command to open custom inverter layout in magic
magic -T sky130A.tech sky130_keerinv.mag &
```
![8](https://github.com/user-attachments/assets/b557cdca-eb38-4cd0-9546-e54a484dbec0)

![9](https://github.com/user-attachments/assets/50a392b5-e5d3-4258-94be-c1c03f119974)
![10](https://github.com/user-attachments/assets/fb2f7b22-d73c-4561-9605-e8170d6ef85b)

#### 3. Generate lef from the layout.

Command for tkcon window to write lef

```tcl
# lef command
lef write
```
![11](https://github.com/user-attachments/assets/18ceb437-6944-414a-a360-a1eb02599400)

![13](https://github.com/user-attachments/assets/d59e5516-0fa9-45e8-8234-786ccd8b314e)

#### 4. Copy the newly generated lef and associated required lib files to 'picorv32a' design 'src' directory.

Commands to copy necessary files to 'picorv32a' design 'src' directory

```bash
# Copy lef file
cp sky130_vsdinv.lef ~/Desktop/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/

# List and check whether it's copied
ls ~/Desktop/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/

# Copy lib files
cp libs/sky130_fd_sc_hd__* ~/Desktop/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/

# List and check whether it's copied
ls ~/Desktop/work/tools/openlane_working_dir/openlane/designs/picorv32a/src/

![14](https://github.com/user-attachments/assets/21dbca55-c8d3-4d9a-8f94-578e0582e308)

#### 5. Edit 'config.tcl' to change lib file and add the new extra lef into the openlane flow.

Commands to be added to config.tcl to include our custom cell in the openlane flow

```tcl
set ::env(LIB_SYNTH) "$::env(OPENLANE_ROOT)/designs/picorv32a/src/sky130_fd_sc_hd__typical.lib"
set ::env(LIB_FASTEST) "$::env(OPENLANE_ROOT)/designs/picorv32a/src/sky130_fd_sc_hd__fast.lib"
set ::env(LIB_SLOWEST) "$::env(OPENLANE_ROOT)/designs/picorv32a/src/sky130_fd_sc_hd__slow.lib"
set ::env(LIB_TYPICAL) "$::env(OPENLANE_ROOT)/designs/picorv32a/src/sky130_fd_sc_hd__typical.lib"

set ::env(EXTRA_LEFS) [glob $::env(OPENLANE_ROOT)/designs/$::env(DESIGN_NAME)/src/*.lef]
```
![15](https://github.com/user-attachments/assets/5c5f2835-96a1-48b2-9a9e-9780102d4119)

#### 6. Run openlane flow synthesis with newly inserted custom inverter cell.

Commands to invoke the OpenLANE flow include new lef and perform synthesis 

```bash
# Change directory to openlane flow directory
cd Desktop/work/tools/openlane_working_dir/openlane

# alias docker='docker run -it -v $(pwd):/openLANE_flow -v $PDK_ROOT:$PDK_ROOT -e PDK_ROOT=$PDK_ROOT -u $(id -u $USER):$(id -g $USER) efabless/openlane:v0.21'
# Since we have aliased the long command to 'docker' we can invoke the OpenLANE flow docker sub-system by just running this command
docker
```
```tcl
# Now that we have entered the OpenLANE flow contained docker sub-system we can invoke the OpenLANE flow in the Interactive mode using the following command
./flow.tcl -interactive

# Now that OpenLANE flow is open we have to input the required packages for proper functionality of the OpenLANE flow
package require openlane 0.9

# Now the OpenLANE flow is ready to run any design and initially we have to prep the design creating some necessary files and directories for running a specific design which in our case is 'picorv32a'
prep -design picorv32a

# Adiitional commands to include newly added lef to openlane flow
set lefs [glob $::env(DESIGN_DIR)/src/*.lef]
add_lefs -src $lefs

# Now that the design is prepped and ready, we can run synthesis using following command
run_synthesis
```


![16](https://github.com/user-attachments/assets/22af0714-f7ea-486c-8173-0150b9553891)
![17](https://github.com/user-attachments/assets/f1c705d3-03c8-46fd-adb4-cbb5eeef1d3c)
![18](https://github.com/user-attachments/assets/35305f2d-d7a2-406f-a4a4-2f737b35c375)
![19](https://github.com/user-attachments/assets/e892b289-8306-471a-bcc8-2e287503e085)


#### 7. Remove/reduce the newly introduced violations with the introduction of custom inverter cell by modifying design parameters.

Noting down current design values generated before modifying parameters to improve timing

![Screenshot from 2024-03-24 16-00-18](https://github.com/fayizferosh/soc-design-and-planning-nasscom-vsd/assets/63997454/33fe575a-7459-4c59-8329-f142ba2099e5)
![Screenshot from 2024-03-24 16-13-01](https://github.com/fayizferosh/soc-design-and-planning-nasscom-vsd/assets/63997454/13e42f0a-69e7-410d-b901-bc6c4976b7e1)

Commands to view and change parameters to improve timing and run synthesis

```tcl
# Now once again we have to prep design so as to update variables
prep -design picorv32a -tag 24-03_10-03 -overwrite

# Addiitional commands to include newly added lef to openlane flow merged.lef
set lefs [glob $::env(DESIGN_DIR)/src/*.lef]
add_lefs -src $lefs

# Command to display current value of variable SYNTH_STRATEGY
echo $::env(SYNTH_STRATEGY)

# Command to set new value for SYNTH_STRATEGY
set ::env(SYNTH_STRATEGY) "DELAY 3"

# Command to display current value of variable SYNTH_BUFFERING to check whether it's enabled
echo $::env(SYNTH_BUFFERING)

# Command to display current value of variable SYNTH_SIZING
echo $::env(SYNTH_SIZING)

# Command to set new value for SYNTH_SIZING
set ::env(SYNTH_SIZING) 1

# Command to display current value of variable SYNTH_DRIVING_CELL to check whether it's the proper cell or not
echo $::env(SYNTH_DRIVING_CELL)

# Now that the design is prepped and ready, we can run synthesis using following command
run_synthesis
```

Screenshot of merged.lef 

![26](https://github.com/user-attachments/assets/24cc3571-fcd5-4f25-8676-f34a338866c0)


![20](https://github.com/user-attachments/assets/1fff06bb-8a80-4dba-bfee-593714e300bd)
![21](https://github.com/user-attachments/assets/a4ca6f75-3021-4380-9d0a-923093dde7fa)
![22](https://github.com/user-attachments/assets/b9b9dc9a-5c24-43ad-ad00-87513acbdb0a)
![23](https://github.com/user-attachments/assets/6b05d19b-c7bb-4a82-92c3-64cbf2902dc1)

#### 8. Once synthesis has accepted our custom inverter we can now run floorplan and placement and verify the cell is accepted in PnR flow.

Now that our custom inverter is properly accepted in synthesis we can now run floorplan using following command

```tcl
# Now we can run floorplan
run_floorplan
```

![24](https://github.com/user-attachments/assets/3127ca77-34eb-4eaf-bf25-4b3105026a29)
![25](https://github.com/user-attachments/assets/58479cf1-8bc2-4cca-be1a-fdb34a7d8ad1)



```
#now we can run placement command
run_placement
```
![26](https://github.com/user-attachments/assets/7d7f79a3-f4cf-4fe7-89f4-8c9398e79130)
![27](https://github.com/user-attachments/assets/25bbec2c-b80e-4b0f-a977-387ebaa3df00)
![28](https://github.com/user-attachments/assets/1dcc13ab-84f7-4532-99e5-4200ba4de97c)
![29](https://github.com/user-attachments/assets/140d8942-ed1c-4556-8566-d7bfc57a1b02)
![30](https://github.com/user-attachments/assets/b138a846-bdb9-4891-ba5a-4702d93b71a5)
![31](https://github.com/user-attachments/assets/afa71cea-264e-42a3-b129-60bb6ebd773e)
![32](https://github.com/user-attachments/assets/722e5956-0a02-4f51-9337-b283f62847c3)
![33](https://github.com/user-attachments/assets/06498a89-9691-4097-8046-4eff28e68beb)

#### 9. Do Post-Synthesis timing analysis with OpenSTA tool.

Since we are having 0 wns after improved timing run we are going to do timing analysis on initial run of synthesis which has lots of violations and no parameters were added to improve timing
![34](https://github.com/user-attachments/assets/4c24d895-f3fe-47dc-a282-f703659376e7)
![35](https://github.com/user-attachments/assets/1093e02c-3953-43c8-a100-ad7d62ae8496)
![36](https://github.com/user-attachments/assets/0bc7f372-0663-458c-a02a-244fd292e563)
![37](https://github.com/user-attachments/assets/4911966e-77cf-4b03-b248-8afe0a64f395)

run sta commands in another terminal
```
# Change directory to openlane
cd Desktop/work/tools/openlane_working_dir/openlane

# Command to invoke OpenSTA tool with script
sta pre_sta.conf
```
![38](https://github.com/user-attachments/assets/aff9c5a3-1f44-4c52-8cf9-485619fc7a9d)

Since more fanout is causing more delay we can add parameter to reduce fanout and do synthesis again

![39](https://github.com/user-attachments/assets/8c1e0afd-c074-4803-b17b-6f0abcbc3035)
![40](https://github.com/user-attachments/assets/60bf7e81-377d-46fa-9cbc-e6db79030f1c)
![41](https://github.com/user-attachments/assets/6c7d0153-b6e7-4f0c-99b3-6f445f8f944f)
![41_1](https://github.com/user-attachments/assets/46b5ec81-9aba-47a9-a0d0-893e35a2dd8f)
![42](https://github.com/user-attachments/assets/63ea4e0e-76c8-46a2-96cb-de143e48f6ed)

Commands to run STA in another terminal

![41](https://github.com/user-attachments/assets/6c7d0153-b6e7-4f0c-99b3-6f445f8f944f)
![41_1](https://github.com/user-attachments/assets/46b5ec81-9aba-47a9-a0d0-893e35a2dd8f)
![42](https://github.com/user-attachments/assets/63ea4e0e-76c8-46a2-96cb-de143e48f6ed)

#### 10. Make timing ECO fixes to remove all violations.

![43](https://github.com/user-attachments/assets/9927aec9-e57e-4a73-8d68-dee4f54406e4)
![43_1](https://github.com/user-attachments/assets/fe7da7e3-d3d7-4cd1-a097-dbdb01f87040)
![44](https://github.com/user-attachments/assets/6a89ee1f-2b63-4e91-84b0-1c9a570e8dc6)
![45](https://github.com/user-attachments/assets/1caa6c49-bd6a-4d68-854f-75abd7a5f493)
![46](https://github.com/user-attachments/assets/6c9b43c9-05ff-4b57-9211-8e7f075d5166)
![47](https://github.com/user-attachments/assets/22d4b7b2-5b2b-46b1-b228-b284a62f7093)
![48](https://github.com/user-attachments/assets/4855584a-18b3-48f0-b205-8729379512a6)

#### 11. Replace the old netlist with the new netlist generated after timing ECO fix and implement the floorplan, placement and cts.

![49](https://github.com/user-attachments/assets/7fabb870-65bd-4507-b2f2-2f58f3486ddc)
![50](https://github.com/user-attachments/assets/db4779a1-ef2a-4052-be24-7becc6526ff9)
![51](https://github.com/user-attachments/assets/0303c920-309a-469c-9089-62cac2f6f618)
![52](https://github.com/user-attachments/assets/1718a564-0bb8-4710-8abd-fc140117ca3b)
![53](https://github.com/user-attachments/assets/291b5c8c-25e7-4bb4-9d1a-77f288393d8f)
![54](https://github.com/user-attachments/assets/38e30ffa-102e-4819-a216-a31a3bd5d754)
![55](https://github.com/user-attachments/assets/a7f5e8c2-5cde-4502-ae78-a24a0c85abc5)
![56](https://github.com/user-attachments/assets/562cb2b1-9ee5-4678-9c84-1b61b823dfc3)


# LAB 15

## OpenROAD PHYSICAL DESIGN
### OpenROAD : Integrated Chip Physical Design Tool

OpenROAD is a comprehensive tool for integrated chip physical design, enabling a seamless transition from RTL to GDSII. It encompasses key stages of chip design, including synthesis, floorplanning, placement, routing, parasitic extraction, and timing analysis. 

Designed to minimize wire length using hierarchical placement algorithms, OpenROAD provides optimization features for both timing and power. Its modular architecture supports extensibility, allowing users to integrate custom algorithms and features.

## OpenROAD Flow Controllers

The OpenROAD project offers two primary flow controllers:

### 1. **OpenROAD-flow-scripts (ORFS)**

ORFS is a flow controller that provides a collection of open-source tools for automated digital ASIC design, enabling a fully automated RTL-to-GDSII design flow. Key features include:

- **Stages**: Synthesis, Placement and Routing (PnR), Static Timing Analysis (STA), Design Rule Check (DRC), and Layout Versus Schematic (LVS).
- **Flexibility**: Supports customization, allowing users to combine and configure tools based on project needs.
- **Physical Design Plugin**: Integrates OpenROAD as a plugin for physical design, offering advanced features such as hierarchical placement, global routing, and detailed routing optimization.
- **PDK Support**: Compatible with several public and private PDKs (under NDA). Publicly available PDKs include GF180, Skywater130, and ASAP7.

### 2. **OpenLane**

OpenLane, developed by Efabless, is another automated RTL-to-GDSII flow similar to ORFS. It is tailored for the Skywater130 MPW Program.

## High-Level ORFS Process (RTL to GDSII)

Below is a brief overview of the stages in the ORFS flow:

### 1. **Configuration**
   - Customize the framework to meet specific project requirements.
   - Define design parameters such as the target technology node, constraints, and tool settings.

### 2. **Design Entry**
   - Input design files in formats like Verilog.
   - Prepare design sources for further processing.

### 3. **Synthesis**
   - Convert RTL into a gate-level netlist using tools like **Yosys** and **ABC**.

### 4. **Floorplanning**
   - Determine the placement of design modules within the chip area.
   - Tools: **RePlAce**, **Capo**.

### 5. **Placement**
   - Precisely position each gate or cell in the chip area.
   - Tool: **OpenROAD**.

### 6. **Routing**
   - Connect gates and cells using metal wires to form a complete circuit.
   - Tools: **FastRoute**, **TritonRoute**.

### 7. **Layout Verification**
   - Verify the correctness of the layout using tools like **Magic**.


### 8. **GDSII Generation**
   - Generate the final GDSII layout file using tools like **Magic** and **KLayout**.

For additional details about the OpenROAD project, visit [OpenROAD's official documentation](https://theopenroadproject.org).

## Installation and setting up ORFS

### Clone and Install Dependencies

```
git clone --recursive https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts
cd OpenROAD-flow-scripts
sudo ./setup.sh
```
### Build

```
./build_openroad.sh --local
```

![1](https://github.com/user-attachments/assets/bc3d4fcd-6f13-4d39-b9d0-977fc040121f)
![3](https://github.com/user-attachments/assets/f14a5f24-d046-4a5c-b5dd-71929609bccf)
![12](https://github.com/user-attachments/assets/d838d9df-8376-49e7-825d-6cded01b8c96)

### Verify Installation

```
source ./env.sh
yosys -help
openroad -help
make
make gui_final
exit
```


![27](https://github.com/user-attachments/assets/b9dede89-6724-4d05-8bc6-484cbea20313)
![25](https://github.com/user-attachments/assets/42b1001d-d9fa-47da-84ab-22ecd49623a6)
![26](https://github.com/user-attachments/assets/2742303a-cbf4-4f15-ad0d-7986809c1778)

### ORFS Directory Structure and File formats

```
cd flow/
gedit Makefile
cd designs
cd nandgate45
cd designs/src/gcd
gedit config.mk
```

![20](https://github.com/user-attachments/assets/2edb57b8-b026-4386-813a-564931988ca7)
![21](https://github.com/user-attachments/assets/3d1890c5-a437-4972-aef5-f245326bdd6d)
![21_1](https://github.com/user-attachments/assets/d083a5f7-b210-4f20-90c1-b73d58112b75)
![22](https://github.com/user-attachments/assets/12065df4-a2db-4d0f-97b0-e1c33c154245)
![24](https://github.com/user-attachments/assets/60cd0fa9-446e-4f6b-b71c-73efb4de0a79)
![28](https://github.com/user-attachments/assets/53ce372a-4324-4283-8605-813e40e66bd3)
![29](https://github.com/user-attachments/assets/afe59f3b-f12e-43b3-a0e6-a159d9cf4fcd)





































