

================================================================
== Vitis HLS Report for 'conv2D0_Pipeline_writeImg'
================================================================
* Date:           Thu Apr 11 18:50:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project1
* Solution:       partition_block_best_values (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.826 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- writeImg  |        4|        4|         1|          1|          1|     4|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     24|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      0|     20|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     27|    -|
|Register         |        -|   -|      5|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|      5|     71|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |sparsemux_9_2_8_1_1_U106  |sparsemux_9_2_8_1_1  |        0|   0|  0|  20|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   0|  0|  20|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln40_fu_126_p2   |         +|   0|  0|  11|           3|           1|
    |icmp_ln40_fu_120_p2  |      icmp|   0|  0|  13|           3|           4|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  24|           6|           5|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |   9|          2|    3|          6|
    |i_fu_56               |   9|          2|    3|          6|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|    7|         14|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_56      |  3|   0|    3|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  conv2D0_Pipeline_writeImg|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  conv2D0_Pipeline_writeImg|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  conv2D0_Pipeline_writeImg|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  conv2D0_Pipeline_writeImg|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  conv2D0_Pipeline_writeImg|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  conv2D0_Pipeline_writeImg|  return value|
|img_out_0          |  out|    8|      ap_vld|                  img_out_0|       pointer|
|img_out_0_ap_vld   |  out|    1|      ap_vld|                  img_out_0|       pointer|
|img_out_3          |  out|    8|      ap_vld|                  img_out_3|       pointer|
|img_out_3_ap_vld   |  out|    1|      ap_vld|                  img_out_3|       pointer|
|img_out_2          |  out|    8|      ap_vld|                  img_out_2|       pointer|
|img_out_2_ap_vld   |  out|    1|      ap_vld|                  img_out_2|       pointer|
|img_out_1          |  out|    8|      ap_vld|                  img_out_1|       pointer|
|img_out_1_ap_vld   |  out|    1|      ap_vld|                  img_out_1|       pointer|
|img_outT_reload    |   in|    8|     ap_none|            img_outT_reload|        scalar|
|img_outT_1_reload  |   in|    8|     ap_none|          img_outT_1_reload|        scalar|
|img_outT_2_reload  |   in|    8|     ap_none|          img_outT_2_reload|        scalar|
|img_outT_3_reload  |   in|    8|     ap_none|          img_outT_3_reload|        scalar|
+-------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.82>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [conv2D0.cpp:40]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%img_outT_3_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_outT_3_reload"   --->   Operation 5 'read' 'img_outT_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%img_outT_2_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_outT_2_reload"   --->   Operation 6 'read' 'img_outT_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%img_outT_1_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_outT_1_reload"   --->   Operation 7 'read' 'img_outT_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%img_outT_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_outT_reload"   --->   Operation 8 'read' 'img_outT_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln40 = store i3 0, i3 %i" [conv2D0.cpp:40]   --->   Operation 9 'store' 'store_ln40' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc69"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [conv2D0.cpp:40]   --->   Operation 11 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.65ns)   --->   "%icmp_ln40 = icmp_eq  i3 %i_1, i3 4" [conv2D0.cpp:40]   --->   Operation 12 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.65ns)   --->   "%add_ln40 = add i3 %i_1, i3 1" [conv2D0.cpp:40]   --->   Operation 13 'add' 'add_ln40' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc69.split, void %for.end71.exitStub" [conv2D0.cpp:40]   --->   Operation 14 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [conv2D0.cpp:40]   --->   Operation 15 'specpipeline' 'specpipeline_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [conv2D0.cpp:40]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [conv2D0.cpp:40]   --->   Operation 17 'specloopname' 'specloopname_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i3 %i_1" [conv2D0.cpp:40]   --->   Operation 18 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.82ns)   --->   "%tmp_1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %img_outT_reload_read, i2 1, i8 %img_outT_1_reload_read, i2 2, i8 %img_outT_2_reload_read, i2 3, i8 %img_outT_3_reload_read, i8 0, i2 %trunc_ln40" [conv2D0.cpp:41]   --->   Operation 19 'sparsemux' 'tmp_1' <Predicate = (!icmp_ln40)> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.86ns)   --->   "%switch_ln41 = switch i2 %trunc_ln40, void %arrayidx683.case.3, i2 0, void %arrayidx683.case.0, i2 1, void %arrayidx683.case.1, i2 2, void %arrayidx683.case.2" [conv2D0.cpp:41]   --->   Operation 20 'switch' 'switch_ln41' <Predicate = (!icmp_ln40)> <Delay = 1.86>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_out_2, i8 %tmp_1" [conv2D0.cpp:41]   --->   Operation 21 'write' 'write_ln41' <Predicate = (!icmp_ln40 & trunc_ln40 == 2)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx683.exit" [conv2D0.cpp:41]   --->   Operation 22 'br' 'br_ln41' <Predicate = (!icmp_ln40 & trunc_ln40 == 2)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_out_1, i8 %tmp_1" [conv2D0.cpp:41]   --->   Operation 23 'write' 'write_ln41' <Predicate = (!icmp_ln40 & trunc_ln40 == 1)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx683.exit" [conv2D0.cpp:41]   --->   Operation 24 'br' 'br_ln41' <Predicate = (!icmp_ln40 & trunc_ln40 == 1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_out_0, i8 %tmp_1" [conv2D0.cpp:41]   --->   Operation 25 'write' 'write_ln41' <Predicate = (!icmp_ln40 & trunc_ln40 == 0)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx683.exit" [conv2D0.cpp:41]   --->   Operation 26 'br' 'br_ln41' <Predicate = (!icmp_ln40 & trunc_ln40 == 0)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_out_3, i8 %tmp_1" [conv2D0.cpp:41]   --->   Operation 27 'write' 'write_ln41' <Predicate = (!icmp_ln40 & trunc_ln40 == 3)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx683.exit" [conv2D0.cpp:41]   --->   Operation 28 'br' 'br_ln41' <Predicate = (!icmp_ln40 & trunc_ln40 == 3)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln40 = store i3 %add_ln40, i3 %i" [conv2D0.cpp:40]   --->   Operation 29 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc69" [conv2D0.cpp:40]   --->   Operation 30 'br' 'br_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_out_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_out_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_out_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_out_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_outT_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_outT_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_outT_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_outT_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01]
img_outT_3_reload_read (read             ) [ 00]
img_outT_2_reload_read (read             ) [ 00]
img_outT_1_reload_read (read             ) [ 00]
img_outT_reload_read   (read             ) [ 00]
store_ln40             (store            ) [ 00]
br_ln0                 (br               ) [ 00]
i_1                    (load             ) [ 00]
icmp_ln40              (icmp             ) [ 01]
add_ln40               (add              ) [ 00]
br_ln40                (br               ) [ 00]
specpipeline_ln40      (specpipeline     ) [ 00]
speclooptripcount_ln40 (speclooptripcount) [ 00]
specloopname_ln40      (specloopname     ) [ 00]
trunc_ln40             (trunc            ) [ 01]
tmp_1                  (sparsemux        ) [ 00]
switch_ln41            (switch           ) [ 00]
write_ln41             (write            ) [ 00]
br_ln41                (br               ) [ 00]
write_ln41             (write            ) [ 00]
br_ln41                (br               ) [ 00]
write_ln41             (write            ) [ 00]
br_ln41                (br               ) [ 00]
write_ln41             (write            ) [ 00]
br_ln41                (br               ) [ 00]
store_ln40             (store            ) [ 00]
br_ln40                (br               ) [ 00]
ret_ln0                (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_out_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_out_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_out_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_out_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_outT_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_outT_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="img_outT_1_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_outT_1_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="img_outT_2_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_outT_2_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="img_outT_3_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_outT_3_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i8.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="img_outT_3_reload_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_outT_3_reload_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="img_outT_2_reload_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_outT_2_reload_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="img_outT_1_reload_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_outT_1_reload_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="img_outT_reload_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_outT_reload_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln41_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="0" index="2" bw="8" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln41/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="write_ln41_write_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="8" slack="0"/>
<pin id="94" dir="0" index="2" bw="8" slack="0"/>
<pin id="95" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln41/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln41_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln41/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="write_ln41_write_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="8" slack="0"/>
<pin id="108" dir="0" index="2" bw="8" slack="0"/>
<pin id="109" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln41/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln40_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="3" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_1_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="0"/>
<pin id="119" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln40_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="3" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln40_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="trunc_ln40_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="8" slack="0"/>
<pin id="140" dir="0" index="3" bw="1" slack="0"/>
<pin id="141" dir="0" index="4" bw="8" slack="0"/>
<pin id="142" dir="0" index="5" bw="2" slack="0"/>
<pin id="143" dir="0" index="6" bw="8" slack="0"/>
<pin id="144" dir="0" index="7" bw="1" slack="0"/>
<pin id="145" dir="0" index="8" bw="8" slack="0"/>
<pin id="146" dir="0" index="9" bw="1" slack="0"/>
<pin id="147" dir="0" index="10" bw="2" slack="0"/>
<pin id="148" dir="1" index="11" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln40_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="169" class="1005" name="i_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="54" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="54" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="54" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="54" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="124"><net_src comp="117" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="117" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="117" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="149"><net_src comp="42" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="150"><net_src comp="44" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="151"><net_src comp="78" pin="2"/><net_sink comp="136" pin=2"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="153"><net_src comp="72" pin="2"/><net_sink comp="136" pin=4"/></net>

<net id="154"><net_src comp="48" pin="0"/><net_sink comp="136" pin=5"/></net>

<net id="155"><net_src comp="66" pin="2"/><net_sink comp="136" pin=6"/></net>

<net id="156"><net_src comp="50" pin="0"/><net_sink comp="136" pin=7"/></net>

<net id="157"><net_src comp="60" pin="2"/><net_sink comp="136" pin=8"/></net>

<net id="158"><net_src comp="52" pin="0"/><net_sink comp="136" pin=9"/></net>

<net id="159"><net_src comp="132" pin="1"/><net_sink comp="136" pin=10"/></net>

<net id="160"><net_src comp="136" pin="11"/><net_sink comp="84" pin=2"/></net>

<net id="161"><net_src comp="136" pin="11"/><net_sink comp="91" pin=2"/></net>

<net id="162"><net_src comp="136" pin="11"/><net_sink comp="98" pin=2"/></net>

<net id="163"><net_src comp="136" pin="11"/><net_sink comp="105" pin=2"/></net>

<net id="168"><net_src comp="126" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="56" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="175"><net_src comp="169" pin="1"/><net_sink comp="164" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_out_0 | {1 }
	Port: img_out_3 | {1 }
	Port: img_out_2 | {1 }
	Port: img_out_1 | {1 }
 - Input state : 
	Port: conv2D0_Pipeline_writeImg : img_out_0 | {}
	Port: conv2D0_Pipeline_writeImg : img_out_3 | {}
	Port: conv2D0_Pipeline_writeImg : img_out_2 | {}
	Port: conv2D0_Pipeline_writeImg : img_out_1 | {}
	Port: conv2D0_Pipeline_writeImg : img_outT_reload | {1 }
	Port: conv2D0_Pipeline_writeImg : img_outT_1_reload | {1 }
	Port: conv2D0_Pipeline_writeImg : img_outT_2_reload | {1 }
	Port: conv2D0_Pipeline_writeImg : img_outT_3_reload | {1 }
  - Chain level:
	State 1
		store_ln40 : 1
		i_1 : 1
		icmp_ln40 : 2
		add_ln40 : 2
		br_ln40 : 3
		trunc_ln40 : 2
		tmp_1 : 3
		switch_ln41 : 3
		write_ln41 : 4
		write_ln41 : 4
		write_ln41 : 4
		write_ln41 : 4
		store_ln40 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
| sparsemux|            tmp_1_fu_136           |    0    |    20   |
|----------|-----------------------------------|---------|---------|
|   icmp   |          icmp_ln40_fu_120         |    0    |    11   |
|----------|-----------------------------------|---------|---------|
|    add   |          add_ln40_fu_126          |    0    |    11   |
|----------|-----------------------------------|---------|---------|
|          | img_outT_3_reload_read_read_fu_60 |    0    |    0    |
|   read   | img_outT_2_reload_read_read_fu_66 |    0    |    0    |
|          | img_outT_1_reload_read_read_fu_72 |    0    |    0    |
|          |  img_outT_reload_read_read_fu_78  |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |       write_ln41_write_fu_84      |    0    |    0    |
|   write  |       write_ln41_write_fu_91      |    0    |    0    |
|          |       write_ln41_write_fu_98      |    0    |    0    |
|          |      write_ln41_write_fu_105      |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   trunc  |         trunc_ln40_fu_132         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |    42   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|i_reg_169|    3   |
+---------+--------+
|  Total  |    3   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   42   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    3   |    -   |
+-----------+--------+--------+
|   Total   |    3   |   42   |
+-----------+--------+--------+
