/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  reg [11:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [18:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = in_data[26] ? celloutsig_0_3z : celloutsig_0_1z;
  assign celloutsig_1_9z = celloutsig_1_2z ? celloutsig_1_4z : in_data[167];
  assign celloutsig_0_0z = ~(in_data[29] & in_data[38]);
  assign celloutsig_0_10z = ~(celloutsig_0_7z & celloutsig_0_3z);
  assign celloutsig_1_13z = ~(1'h0 & 1'h1);
  assign celloutsig_0_2z = !(celloutsig_0_0z ? celloutsig_0_0z : celloutsig_0_0z);
  assign celloutsig_1_2z = ~(in_data[150] | 1'h1);
  assign celloutsig_1_6z = ~(celloutsig_1_4z | celloutsig_1_2z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[67]) & (in_data[43] | in_data[75]));
  assign celloutsig_1_3z = celloutsig_1_1z[8] | ~(1'h1);
  assign celloutsig_1_5z = 1'h1 | ~(celloutsig_1_2z);
  assign celloutsig_1_4z = 7'h7f === { in_data[180:175], celloutsig_1_2z };
  assign celloutsig_0_9z = { celloutsig_0_6z[11:1], celloutsig_0_8z } > { in_data[14:12], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_13z = celloutsig_0_6z[10:8] > { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_0_14z = { in_data[85:75], celloutsig_0_8z } > { celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_19z = { celloutsig_1_1z[2], celloutsig_1_4z, celloutsig_1_15z } && in_data[188:186];
  assign celloutsig_1_18z = celloutsig_1_11z[12:8] || { celloutsig_1_15z, celloutsig_1_14z };
  assign celloutsig_0_12z = { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_0z } || celloutsig_0_8z[3:1];
  assign celloutsig_1_15z = celloutsig_1_7z[1] & ~(celloutsig_1_13z);
  assign celloutsig_1_14z = celloutsig_1_3z ? { celloutsig_1_7z[3:1], 1'h0 } : { celloutsig_1_7z[1], 1'h0, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_1z = in_data[110] ? in_data[187:178] : 10'h3ff;
  assign celloutsig_0_7z = in_data[89:72] != in_data[26:9];
  assign celloutsig_0_15z = { celloutsig_0_6z[10:0], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_13z } != { in_data[87:75], celloutsig_0_14z };
  assign celloutsig_1_11z = { in_data[155:151], celloutsig_1_7z[4:1], 4'h0, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z } - { 17'h1ffff, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_3z = ~((celloutsig_0_1z & celloutsig_0_1z) | in_data[11]);
  always_latch
    if (clkin_data[0]) celloutsig_0_6z = 12'h000;
    else if (!celloutsig_1_18z) celloutsig_0_6z = { in_data[8:7], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z };
  always_latch
    if (clkin_data[0]) celloutsig_0_8z = 5'h00;
    else if (celloutsig_1_18z) celloutsig_0_8z = celloutsig_0_6z[9:5];
  assign celloutsig_0_11z = ~((celloutsig_0_2z & celloutsig_0_2z) | (celloutsig_0_1z & celloutsig_0_3z));
  assign celloutsig_1_7z[3] = ~ in_data[148];
  assign celloutsig_1_7z[4] = ~ in_data[149];
  assign celloutsig_1_7z[2:1] = { celloutsig_1_4z, celloutsig_1_3z } ^ in_data[147:146];
  assign celloutsig_1_7z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
