Qflow synthesis logfile created on Tue Apr 7 16:07:12 +08 2020
Running yosys for verilog parsing and synthesis
yosys  -s CSkipA_8bit.ys

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 UNKNOWN, clang 6.0.0-1ubuntu2 -fPIC -Os)


-- Executing script file `CSkipA_8bit.ys' --

1. Executing Liberty frontend.
Imported 39 cell types from liberty file.

2. Executing Verilog-2005 frontend: /hdd/xuenong/Adder_Classification/source/generateBatchAdder_CSkipA/source/cskipa_8bit.v
Parsing Verilog input from `/hdd/xuenong/Adder_Classification/source/generateBatchAdder_CSkipA/source/cskipa_8bit.v' to AST representation.
Generating RTLIL representation for module `\full_adder'.
Generating RTLIL representation for module `\RCA'.
Generating RTLIL representation for module `\SkipLogic4'.
Generating RTLIL representation for module `\CSkip4'.
Generating RTLIL representation for module `\SkipLogic3'.
Generating RTLIL representation for module `\CSkip3'.
Generating RTLIL representation for module `\SkipLogic2'.
Generating RTLIL representation for module `\CSkip2'.
Generating RTLIL representation for module `\SkipLogic1'.
Generating RTLIL representation for module `\CSkip1'.
Generating RTLIL representation for module `\MUX2to1_w1'.
CSkip.v:122: Warning: Identifier `\sn' is implicitly declared.
Generating RTLIL representation for module `\CSkipA_8bit'.
Successfully finished Verilog frontend.

3. Executing SYNTH pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).

3.1.1. Analyzing design hierarchy..
Top module:  \CSkipA_8bit
Used module:     \CSkip4
Used module:         \SkipLogic4
Used module:             \MUX2to1_w1
Used module:         \RCA
Used module:             \full_adder

3.1.2. Analyzing design hierarchy..
Top module:  \CSkipA_8bit
Used module:     \CSkip4
Used module:         \SkipLogic4
Used module:             \MUX2to1_w1
Used module:         \RCA
Used module:             \full_adder
Removing unused module `\CSkip1'.
Removing unused module `\SkipLogic1'.
Removing unused module `\CSkip2'.
Removing unused module `\SkipLogic2'.
Removing unused module `\CSkip3'.
Removing unused module `\SkipLogic3'.
Removed 6 unused modules.
Mapping positional arguments of cell CSkipA_8bit.$genblock$/hdd/xuenong/Adder_Classification/source/generateBatchAdder_CSkipA/source/cskipa_8bit.v:24$30[1].\cskip4_inst (CSkip4).
Mapping positional arguments of cell CSkip4.skip0 (SkipLogic4).
Mapping positional arguments of cell SkipLogic4.mux1 (MUX2to1_w1).
Warning: Resizing cell port CSkipA_8bit.rca_inst.o_result from 4 bits to 5 bits.
Warning: Resizing cell port CSkip4.rca0.o_result from 4 bits to 5 bits.

3.2. Executing PROC pass (convert processes to netlists).

3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.2.3. Executing PROC_INIT pass (extract init attributes).

3.2.4. Executing PROC_ARST pass (detect async resets in processes).

3.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).

3.2.7. Executing PROC_DFF pass (convert process syncs to FFs).

3.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module CSkipA_8bit.
Optimizing module MUX2to1_w1.
Optimizing module CSkip4.
Optimizing module SkipLogic4.
Optimizing module RCA.
Optimizing module full_adder.

3.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CSkipA_8bit..
Finding unused cells or wires in module \MUX2to1_w1..
Finding unused cells or wires in module \CSkip4..
Finding unused cells or wires in module \SkipLogic4..
Finding unused cells or wires in module \RCA..
Finding unused cells or wires in module \full_adder..
Removed 0 unused cells and 19 unused wires.
<suppressed ~8 debug messages>

3.5. Executing CHECK pass (checking for obvious problems).
checking module CSkip4..
checking module CSkipA_8bit..
checking module MUX2to1_w1..
checking module RCA..
checking module SkipLogic4..
checking module full_adder..
found and reported 0 problems.

3.6. Executing OPT pass (performing simple optimizations).

3.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CSkip4.
Optimizing module CSkipA_8bit.
Optimizing module MUX2to1_w1.
Optimizing module RCA.
Optimizing module SkipLogic4.
Optimizing module full_adder.

3.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CSkip4'.
Finding identical cells in module `\CSkipA_8bit'.
Finding identical cells in module `\MUX2to1_w1'.
Finding identical cells in module `\RCA'.
Finding identical cells in module `\SkipLogic4'.
Finding identical cells in module `\full_adder'.
Removed a total of 0 cells.

3.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CSkip4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \CSkipA_8bit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \MUX2to1_w1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \RCA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SkipLogic4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \full_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CSkip4.
  Optimizing cells in module \CSkipA_8bit.
  Optimizing cells in module \MUX2to1_w1.
  Optimizing cells in module \RCA.
  Optimizing cells in module \SkipLogic4.
  Optimizing cells in module \full_adder.
Performed a total of 0 changes.

3.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CSkip4'.
Finding identical cells in module `\CSkipA_8bit'.
Finding identical cells in module `\MUX2to1_w1'.
Finding identical cells in module `\RCA'.
Finding identical cells in module `\SkipLogic4'.
Finding identical cells in module `\full_adder'.
Removed a total of 0 cells.

3.6.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CSkip4..
Finding unused cells or wires in module \CSkipA_8bit..
Finding unused cells or wires in module \MUX2to1_w1..
Finding unused cells or wires in module \RCA..
Finding unused cells or wires in module \SkipLogic4..
Finding unused cells or wires in module \full_adder..

3.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module CSkip4.
Optimizing module CSkipA_8bit.
Optimizing module MUX2to1_w1.
Optimizing module RCA.
Optimizing module SkipLogic4.
Optimizing module full_adder.

3.6.9. Finished OPT passes. (There is nothing left to do.)

3.7. Executing WREDUCE pass (reducing word size of cells).

3.8. Executing PEEPOPT pass (run peephole optimizers).

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CSkip4..
Finding unused cells or wires in module \CSkipA_8bit..
Finding unused cells or wires in module \MUX2to1_w1..
Finding unused cells or wires in module \RCA..
Finding unused cells or wires in module \SkipLogic4..
Finding unused cells or wires in module \full_adder..

3.10. Executing TECHMAP pass (map to technology primitives).

3.10.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

3.10.2. Continuing TECHMAP pass.
No more expansions possible.

3.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module CSkip4:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module CSkipA_8bit:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module MUX2to1_w1:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module RCA:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module SkipLogic4:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module full_adder:
  created 0 $alu and 0 $macc cells.

3.12. Executing SHARE pass (SAT-based resource sharing).

3.13. Executing OPT pass (performing simple optimizations).

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CSkip4.
Optimizing module CSkipA_8bit.
Optimizing module MUX2to1_w1.
Optimizing module RCA.
Optimizing module SkipLogic4.
Optimizing module full_adder.

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CSkip4'.
Finding identical cells in module `\CSkipA_8bit'.
Finding identical cells in module `\MUX2to1_w1'.
Finding identical cells in module `\RCA'.
Finding identical cells in module `\SkipLogic4'.
Finding identical cells in module `\full_adder'.
Removed a total of 0 cells.

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CSkip4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \CSkipA_8bit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \MUX2to1_w1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \RCA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SkipLogic4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \full_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CSkip4.
  Optimizing cells in module \CSkipA_8bit.
  Optimizing cells in module \MUX2to1_w1.
  Optimizing cells in module \RCA.
  Optimizing cells in module \SkipLogic4.
  Optimizing cells in module \full_adder.
Performed a total of 0 changes.

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CSkip4'.
Finding identical cells in module `\CSkipA_8bit'.
Finding identical cells in module `\MUX2to1_w1'.
Finding identical cells in module `\RCA'.
Finding identical cells in module `\SkipLogic4'.
Finding identical cells in module `\full_adder'.
Removed a total of 0 cells.

3.13.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CSkip4..
Finding unused cells or wires in module \CSkipA_8bit..
Finding unused cells or wires in module \MUX2to1_w1..
Finding unused cells or wires in module \RCA..
Finding unused cells or wires in module \SkipLogic4..
Finding unused cells or wires in module \full_adder..

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module CSkip4.
Optimizing module CSkipA_8bit.
Optimizing module MUX2to1_w1.
Optimizing module RCA.
Optimizing module SkipLogic4.
Optimizing module full_adder.

3.13.9. Finished OPT passes. (There is nothing left to do.)

3.14. Executing FSM pass (extract and optimize FSM).

3.14.1. Executing FSM_DETECT pass (finding FSMs in design).

3.14.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.14.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CSkip4..
Finding unused cells or wires in module \CSkipA_8bit..
Finding unused cells or wires in module \MUX2to1_w1..
Finding unused cells or wires in module \RCA..
Finding unused cells or wires in module \SkipLogic4..
Finding unused cells or wires in module \full_adder..

3.14.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.14.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.14.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.14.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.15. Executing OPT pass (performing simple optimizations).

3.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CSkip4.
Optimizing module CSkipA_8bit.
Optimizing module MUX2to1_w1.
Optimizing module RCA.
Optimizing module SkipLogic4.
Optimizing module full_adder.

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CSkip4'.
Finding identical cells in module `\CSkipA_8bit'.
Finding identical cells in module `\MUX2to1_w1'.
Finding identical cells in module `\RCA'.
Finding identical cells in module `\SkipLogic4'.
Finding identical cells in module `\full_adder'.
Removed a total of 0 cells.

3.15.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CSkip4..
Finding unused cells or wires in module \CSkipA_8bit..
Finding unused cells or wires in module \MUX2to1_w1..
Finding unused cells or wires in module \RCA..
Finding unused cells or wires in module \SkipLogic4..
Finding unused cells or wires in module \full_adder..

3.15.5. Finished fast OPT passes.

3.16. Executing MEMORY pass.

3.16.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

3.16.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CSkip4..
Finding unused cells or wires in module \CSkipA_8bit..
Finding unused cells or wires in module \MUX2to1_w1..
Finding unused cells or wires in module \RCA..
Finding unused cells or wires in module \SkipLogic4..
Finding unused cells or wires in module \full_adder..

3.16.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CSkip4..
Finding unused cells or wires in module \CSkipA_8bit..
Finding unused cells or wires in module \MUX2to1_w1..
Finding unused cells or wires in module \RCA..
Finding unused cells or wires in module \SkipLogic4..
Finding unused cells or wires in module \full_adder..

3.16.5. Executing MEMORY_COLLECT pass (generating $mem cells).

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CSkip4..
Finding unused cells or wires in module \CSkipA_8bit..
Finding unused cells or wires in module \MUX2to1_w1..
Finding unused cells or wires in module \RCA..
Finding unused cells or wires in module \SkipLogic4..
Finding unused cells or wires in module \full_adder..

3.18. Executing OPT pass (performing simple optimizations).

3.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CSkip4.
Optimizing module CSkipA_8bit.
Optimizing module MUX2to1_w1.
Optimizing module RCA.
Optimizing module SkipLogic4.
Optimizing module full_adder.

3.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CSkip4'.
Finding identical cells in module `\CSkipA_8bit'.
Finding identical cells in module `\MUX2to1_w1'.
Finding identical cells in module `\RCA'.
Finding identical cells in module `\SkipLogic4'.
Finding identical cells in module `\full_adder'.
Removed a total of 0 cells.

3.18.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CSkip4..
Finding unused cells or wires in module \CSkipA_8bit..
Finding unused cells or wires in module \MUX2to1_w1..
Finding unused cells or wires in module \RCA..
Finding unused cells or wires in module \SkipLogic4..
Finding unused cells or wires in module \full_adder..

3.18.5. Finished fast OPT passes.

3.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

3.20. Executing OPT pass (performing simple optimizations).

3.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CSkip4.
Optimizing module CSkipA_8bit.
Optimizing module MUX2to1_w1.
Optimizing module RCA.
Optimizing module SkipLogic4.
Optimizing module full_adder.

3.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CSkip4'.
Finding identical cells in module `\CSkipA_8bit'.
Finding identical cells in module `\MUX2to1_w1'.
Finding identical cells in module `\RCA'.
Finding identical cells in module `\SkipLogic4'.
Finding identical cells in module `\full_adder'.
Removed a total of 0 cells.

3.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CSkip4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \CSkipA_8bit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \MUX2to1_w1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \RCA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SkipLogic4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \full_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CSkip4.
  Optimizing cells in module \CSkipA_8bit.
  Optimizing cells in module \MUX2to1_w1.
  Optimizing cells in module \RCA.
  Optimizing cells in module \SkipLogic4.
  Optimizing cells in module \full_adder.
Performed a total of 0 changes.

3.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CSkip4'.
Finding identical cells in module `\CSkipA_8bit'.
Finding identical cells in module `\MUX2to1_w1'.
Finding identical cells in module `\RCA'.
Finding identical cells in module `\SkipLogic4'.
Finding identical cells in module `\full_adder'.
Removed a total of 0 cells.

3.20.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.20.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CSkip4..
Finding unused cells or wires in module \CSkipA_8bit..
Finding unused cells or wires in module \MUX2to1_w1..
Finding unused cells or wires in module \RCA..
Finding unused cells or wires in module \SkipLogic4..
Finding unused cells or wires in module \full_adder..

3.20.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module CSkip4.
Optimizing module CSkipA_8bit.
Optimizing module MUX2to1_w1.
Optimizing module RCA.
Optimizing module SkipLogic4.
Optimizing module full_adder.

3.20.9. Finished OPT passes. (There is nothing left to do.)

3.21. Executing TECHMAP pass (map to technology primitives).

3.21.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
No more expansions possible.
<suppressed ~16 debug messages>

3.22. Executing OPT pass (performing simple optimizations).

3.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CSkip4.
Optimizing module CSkipA_8bit.
Optimizing module MUX2to1_w1.
Optimizing module RCA.
Optimizing module SkipLogic4.
Optimizing module full_adder.

3.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CSkip4'.
Finding identical cells in module `\CSkipA_8bit'.
Finding identical cells in module `\MUX2to1_w1'.
Finding identical cells in module `\RCA'.
Finding identical cells in module `\SkipLogic4'.
Finding identical cells in module `\full_adder'.
Removed a total of 0 cells.

3.22.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CSkip4..
Finding unused cells or wires in module \CSkipA_8bit..
Finding unused cells or wires in module \MUX2to1_w1..
Finding unused cells or wires in module \RCA..
Finding unused cells or wires in module \SkipLogic4..
Finding unused cells or wires in module \full_adder..

3.22.5. Finished fast OPT passes.

3.23. Executing ABC pass (technology mapping using ABC).

3.23.1. Extracting gate netlist of module `\CSkip4' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.23.2. Extracting gate netlist of module `\CSkipA_8bit' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.23.3. Extracting gate netlist of module `\MUX2to1_w1' to `<abc-temp-dir>/input.blif'..
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 1 outputs.

3.23.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.3.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        1
Removing temp directory.

3.23.4. Extracting gate netlist of module `\RCA' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.23.5. Extracting gate netlist of module `\SkipLogic4' to `<abc-temp-dir>/input.blif'..
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 1 outputs.

3.23.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.5.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:               XOR cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        1
Removing temp directory.

3.23.6. Extracting gate netlist of module `\full_adder' to `<abc-temp-dir>/input.blif'..
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

3.23.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.6.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              OAI3 cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.24. Executing OPT pass (performing simple optimizations).

3.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CSkip4.
Optimizing module CSkipA_8bit.
Optimizing module MUX2to1_w1.
Optimizing module RCA.
Optimizing module SkipLogic4.
Optimizing module full_adder.

3.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CSkip4'.
Finding identical cells in module `\CSkipA_8bit'.
Finding identical cells in module `\MUX2to1_w1'.
Finding identical cells in module `\RCA'.
Finding identical cells in module `\SkipLogic4'.
Finding identical cells in module `\full_adder'.
Removed a total of 0 cells.

3.24.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CSkip4..
Finding unused cells or wires in module \CSkipA_8bit..
Finding unused cells or wires in module \MUX2to1_w1..
Finding unused cells or wires in module \RCA..
Finding unused cells or wires in module \SkipLogic4..
Finding unused cells or wires in module \full_adder..
Removed 0 unused cells and 30 unused wires.
<suppressed ~13 debug messages>

3.24.5. Finished fast OPT passes.

3.25. Executing HIERARCHY pass (managing design hierarchy).

3.25.1. Analyzing design hierarchy..
Top module:  \CSkipA_8bit
Used module:     \CSkip4
Used module:         \RCA
Used module:             \full_adder
Used module:         \SkipLogic4
Used module:             \MUX2to1_w1

3.25.2. Analyzing design hierarchy..
Top module:  \CSkipA_8bit
Used module:     \CSkip4
Used module:         \RCA
Used module:             \full_adder
Used module:         \SkipLogic4
Used module:             \MUX2to1_w1
Removed 0 unused modules.

3.26. Printing statistics.

=== CSkip4 ===

   Number of wires:                  7
   Number of wire bits:             16
   Number of public wires:           6
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     RCA                             1
     SkipLogic4                      1

=== CSkipA_8bit ===

   Number of wires:                  7
   Number of wire bits:             29
   Number of public wires:           6
   Number of public wire bits:      28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     CSkip4                          1
     RCA                             1
     SkipLogic4                      1

=== MUX2to1_w1 ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $_MUX_                          1

=== RCA ===

   Number of wires:                  7
   Number of wire bits:             24
   Number of public wires:           7
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     full_adder                      4

=== SkipLogic4 ===

   Number of wires:                 12
   Number of wire bits:             18
   Number of public wires:           6
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $_ANDNOT_                       3
     $_XNOR_                         3
     $_XOR_                          1
     MUX2to1_w1                      1

=== full_adder ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_NAND_                         1
     $_NOT_                          1
     $_OAI3_                         1
     $_XNOR_                         1
     $_XOR_                          1

=== design hierarchy ===

   CSkipA_8bit                       1
     CSkip4                          1
       RCA                           1
         full_adder                  4
       SkipLogic4                    1
         MUX2to1_w1                  1
     RCA                             1
       full_adder                    4
     SkipLogic4                      1
       MUX2to1_w1                    1

   Number of wires:                124
   Number of wire bits:            201
   Number of public wires:          86
   Number of public wire bits:     163
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 56
     $_ANDNOT_                       6
     $_MUX_                          2
     $_NAND_                         8
     $_NOT_                          8
     $_OAI3_                         8
     $_XNOR_                        14
     $_XOR_                         10

3.27. Executing CHECK pass (checking for obvious problems).
checking module CSkip4..
checking module CSkipA_8bit..
checking module MUX2to1_w1..
checking module RCA..
checking module SkipLogic4..
checking module full_adder..
found and reported 0 problems.

4. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFFNEGX1 (noninv, pins=3, area=384.00) is a direct match for cell type $_DFF_N_.
  cell DFFPOSX1 (noninv, pins=3, area=384.00) is a direct match for cell type $_DFF_P_.
  cell DFFSR (noninv, pins=5, area=704.00) is a direct match for cell type $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  create mapping for $_DFF_NN0_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NN1_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NP0_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_NP1_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_PN0_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PN1_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PP0_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFF_PP1_ from mapping for $_DFFSR_PPP_.
  final dff cell mappings:
    DFFNEGX1 _DFF_N_ (.CLK( C), .D( D), .Q( Q));
    DFFPOSX1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    DFFSR _DFF_NN0_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_NN1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_NP0_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_NP1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_PP0_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_PP1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFFSR_NNN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_NNP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_NPN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_NPP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_PNP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_PPN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_PPP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S(~S));
Mapping DFF cells in module `\CSkip4':
Mapping DFF cells in module `\CSkipA_8bit':
Mapping DFF cells in module `\MUX2to1_w1':
Mapping DFF cells in module `\RCA':
Mapping DFF cells in module `\SkipLogic4':
Mapping DFF cells in module `\full_adder':

5. Executing OPT pass (performing simple optimizations).

5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CSkip4.
Optimizing module CSkipA_8bit.
Optimizing module MUX2to1_w1.
Optimizing module RCA.
Optimizing module SkipLogic4.
Optimizing module full_adder.

5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CSkip4'.
Finding identical cells in module `\CSkipA_8bit'.
Finding identical cells in module `\MUX2to1_w1'.
Finding identical cells in module `\RCA'.
Finding identical cells in module `\SkipLogic4'.
Finding identical cells in module `\full_adder'.
Removed a total of 0 cells.

5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CSkip4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \CSkipA_8bit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \MUX2to1_w1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \RCA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SkipLogic4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \full_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CSkip4.
  Optimizing cells in module \CSkipA_8bit.
  Optimizing cells in module \MUX2to1_w1.
  Optimizing cells in module \RCA.
  Optimizing cells in module \SkipLogic4.
  Optimizing cells in module \full_adder.
Performed a total of 0 changes.

5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CSkip4'.
Finding identical cells in module `\CSkipA_8bit'.
Finding identical cells in module `\MUX2to1_w1'.
Finding identical cells in module `\RCA'.
Finding identical cells in module `\SkipLogic4'.
Finding identical cells in module `\full_adder'.
Removed a total of 0 cells.

5.6. Executing OPT_RMDFF pass (remove dff with constant values).

5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CSkip4..
Finding unused cells or wires in module \CSkipA_8bit..
Finding unused cells or wires in module \MUX2to1_w1..
Finding unused cells or wires in module \RCA..
Finding unused cells or wires in module \SkipLogic4..
Finding unused cells or wires in module \full_adder..

5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module CSkip4.
Optimizing module CSkipA_8bit.
Optimizing module MUX2to1_w1.
Optimizing module RCA.
Optimizing module SkipLogic4.
Optimizing module full_adder.

5.9. Finished OPT passes. (There is nothing left to do.)

6. Executing ABC pass (technology mapping using ABC).

6.1. Extracting gate netlist of module `\CSkip4' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

6.2. Extracting gate netlist of module `\CSkipA_8bit' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

6.3. Extracting gate netlist of module `\MUX2to1_w1' to `<abc-temp-dir>/input.blif'..
Extracted 1 gates and 4 wires to a netlist network with 3 inputs and 1 outputs.

6.3.1. Executing ABC.
Running ABC command: /usr/local/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/local/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.38 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.3.2. Re-integrating ABC results.
ABC RESULTS:             INVX1 cells:        1
ABC RESULTS:           NAND2X1 cells:        1
ABC RESULTS:           OAI21X1 cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        1
Removing temp directory.

6.4. Extracting gate netlist of module `\RCA' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

6.5. Extracting gate netlist of module `\SkipLogic4' to `<abc-temp-dir>/input.blif'..
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 1 outputs.

6.5.1. Executing ABC.
Running ABC command: /usr/local/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/local/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.38 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.5.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:        1
ABC RESULTS:             INVX1 cells:        4
ABC RESULTS:           NAND2X1 cells:        1
ABC RESULTS:            NOR2X1 cells:        7
ABC RESULTS:           OAI22X1 cells:        1
ABC RESULTS:            XOR2X1 cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        1
Removing temp directory.

6.6. Extracting gate netlist of module `\full_adder' to `<abc-temp-dir>/input.blif'..
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

6.6.1. Executing ABC.
Running ABC command: /usr/local/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/local/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.38 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.6.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:        1
ABC RESULTS:             INVX1 cells:        1
ABC RESULTS:           NAND2X1 cells:        2
ABC RESULTS:           NAND3X1 cells:        1
ABC RESULTS:            NOR2X1 cells:        1
ABC RESULTS:           OAI21X1 cells:        2
ABC RESULTS:             OR2X2 cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

7. Executing FLATTEN pass (flatten design).
Using template RCA for cells of type RCA.
Using template SkipLogic4 for cells of type SkipLogic4.
Using template CSkip4 for cells of type CSkip4.
Using template full_adder for cells of type full_adder.
Using template MUX2to1_w1 for cells of type MUX2to1_w1.
<suppressed ~15 debug messages>
No more expansions possible.
Deleting now unused module CSkip4.
Deleting now unused module MUX2to1_w1.
Deleting now unused module RCA.
Deleting now unused module SkipLogic4.
Deleting now unused module full_adder.

8. Executing SETUNDEF pass (replace undef values with defined constants).
Removed 0 unused cells and 179 unused wires.

9. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port CSkipA_8bit.cout using BUFX2.
Don't map input port CSkipA_8bit.i_add_term1: Missing option -inpad.
Don't map input port CSkipA_8bit.i_add_term2: Missing option -inpad.
Mapping port CSkipA_8bit.sum using BUFX2.

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CSkipA_8bit.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CSkipA_8bit'.
Removed a total of 0 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CSkipA_8bit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CSkipA_8bit.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CSkipA_8bit'.
Removed a total of 0 cells.

10.6. Executing OPT_RMDFF pass (remove dff with constant values).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CSkipA_8bit..

10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module CSkipA_8bit.

10.9. Finished OPT passes. (There is nothing left to do.)

11. Executing BLIF backend.

12. Printing statistics.

=== CSkipA_8bit ===

   Number of wires:                101
   Number of wire bits:            137
   Number of public wires:         101
   Number of public wire bits:     137
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                117
     AND2X2                         10
     BUFX2                           9
     INVX1                          18
     NAND2X1                        20
     NAND3X1                         8
     NOR2X1                         22
     OAI21X1                        18
     OAI22X1                         2
     OR2X2                           8
     XOR2X1                          2

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 8a915e8827
CPU: user 0.16s system 0.00s, MEM: 43.24 MB total, 11.03 MB resident
Yosys 0.9 (git sha1 UNKNOWN, clang 6.0.0-1ubuntu2 -fPIC -Os)
Time spent: 18% 15x opt_expr (0 sec), 15% 1x share (0 sec), ...
Running getpowerground to determine power and ground net names.
getpowerground.tcl  /usr/local/share/qflow/tech/osu035/osu035_stdcells.lef
Cleaning up output syntax
ypostproc.tcl CSkipA_8bit_mapped.blif CSkipA_8bit /usr/local/share/qflow/tech/osu035/osu035.sh vdd gnd 
Cleaning up blif file syntax
Running blifFanout (iterative)
Each iteration calls:
blifFanout -l 200 -c 30 -I CSkipA_8bit_nofanout -s nullstring -p /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib -b BUFX2,CLKBUF1 -i A,A -o Y,Y tmp.blif CSkipA_8bit.blif

blifFanout for qflow 1.3.17
Parsing library "osu035_stdcells"
End of library at line 6636
Lib Read:  Processed 6637 lines.
Top internal fanout is 3 (load 182.848) from node skip0.cin_next,
driven by OAI21X1 with strength 101.851 (fF driven at latency 200)
Top fanout load-to-strength ratio is 0.879779 (latency = 175.956 ps)
Top input node fanout is 6 (load 133.162) from node i_add_term1[7].
0 gates exceed specified minimum load.
0 buffers were added.
0 gates were changed.

Gate counts by drive strength:

	"1" gates	In: 90    	Out: 90    	+0
	"2" gates	In: 31    	Out: 31    	+0

Number of gates changed: 0
gates resized: 0

Generating RTL verilog and SPICE netlist file in directory
	 /hdd/xuenong/Adder_Classification/source/generateBatchAdder_CSkipA/source
Files:
   Verilog: /hdd/xuenong/Adder_Classification/source/generateBatchAdder_CSkipA/source/CSkipA_8bit.rtl.v
   Verilog: /hdd/xuenong/Adder_Classification/source/generateBatchAdder_CSkipA/source/CSkipA_8bit.rtlnopwr.v
   Verilog: /hdd/xuenong/Adder_Classification/source/generateBatchAdder_CSkipA/source/CSkipA_8bit.rtlbb.v
   Spice:   /hdd/xuenong/Adder_Classification/source/generateBatchAdder_CSkipA/source/CSkipA_8bit.spc

Running blif2Verilog.
Running blif2BSpice.
Running spi2xspice.py
spi2xspice.py "/usr/local/share/qflow/tech/osu035/osu035_stdcells.lib" CSkipA_8bit.spc CSkipA_8bit.xspice

Synthesis script ended on Tue Apr 7 16:07:13 +08 2020
