#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Dec 17 09:58:10 2019
# Process ID: 4496
# Current directory: C:/Users/Fonea/Desktop/PROIECT SSC/ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6276 C:\Users\Fonea\Desktop\PROIECT SSC\ALU\ALU.xpr
# Log file: C:/Users/Fonea/Desktop/PROIECT SSC/ALU/vivado.log
# Journal file: C:/Users/Fonea/Desktop/PROIECT SSC/ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 802.160 ; gain = 176.598
reset_run impl_2
launch_runs impl_2 -jobs 4
[Tue Dec 17 09:58:50 2019] Launched impl_2...
Run output will be captured here: C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Tue Dec 17 10:00:26 2019] Launched impl_2...
Run output will be captured here: C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292696618A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292696618A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.runs/impl_2/main.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
close_hw
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'imp8' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.sim/sim_1/behav'
"xvhdl -m64 --relax -prj imp8_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/scazator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity scazator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/scazator8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity scazator8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/impartitor8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity impartitor8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sim_1/new/imp8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity imp8
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 116aa2fd4b8f46068a5817415c76db55 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot imp8_behav xil_defaultlib.imp8 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.scazator [scazator_default]
Compiling architecture behavioral of entity xil_defaultlib.scazator8 [scazator8_default]
Compiling architecture behavioral of entity xil_defaultlib.impartitor8 [impartitor8_default]
Compiling architecture behavioral of entity xil_defaultlib.imp8
Built simulation snapshot imp8_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "imp8_behav -key {Behavioral:sim_1:Functional:imp8} -tclbatch {imp8.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source imp8.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'imp8_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 17 10:44:32 2019...
