// Seed: 1985930135
module module_0 (
    output wand id_0,
    output wire id_1,
    input tri0 id_2,
    input wor id_3,
    output wand id_4,
    input uwire id_5,
    input supply1 id_6,
    input supply0 id_7,
    output uwire id_8,
    input uwire id_9,
    output supply0 id_10,
    input wire id_11,
    input tri0 id_12,
    input wand id_13,
    input wand id_14,
    input tri0 id_15
    , id_22,
    input tri0 id_16,
    output wand id_17,
    input wire id_18
    , id_23,
    output supply0 id_19,
    input tri1 id_20
);
  assign id_19 = id_13 - id_6 == id_15;
endmodule
module module_1 (
    input  wand  id_0,
    input  wire  id_1,
    input  uwire id_2,
    input  uwire id_3,
    input  tri1  id_4,
    input  tri   id_5,
    output wor   id_6,
    input  tri0  id_7,
    output uwire id_8,
    output uwire id_9
);
  assign id_8 = -1;
  parameter id_11 = -1'b0;
  logic id_12;
  ;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_4,
      id_5,
      id_6,
      id_5,
      id_5,
      id_7,
      id_6,
      id_0,
      id_9,
      id_1,
      id_5,
      id_7,
      id_3,
      id_0,
      id_5,
      id_8,
      id_2,
      id_6,
      id_2
  );
  assign modCall_1.id_20 = 0;
endmodule
