<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="cpu_sim_behav.wdb" id="1">
         <top_modules>
            <top_module name="cpu_sim" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="48200001fs"></ZoomEndTime>
      <Cursor1Time time="17300000fs"></Cursor1Time>
   </zoom_setting>
   <WVObjectSize size="28" />
   <wvobject db_ref_id="1" fp_name="/cpu_sim/CLK" type="logic">
      <obj_property name="ElementShortName">CLK</obj_property>
      <obj_property name="ObjectShortName">CLK</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/cpu_sim/Reset" type="logic">
      <obj_property name="ElementShortName">Reset</obj_property>
      <obj_property name="ObjectShortName">Reset</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/cpu_sim/op" type="array">
      <obj_property name="ElementShortName">op[5:0]</obj_property>
      <obj_property name="ObjectShortName">op[5:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/cpu_sim/OUT1" type="array">
      <obj_property name="ElementShortName">OUT1[31:0]</obj_property>
      <obj_property name="ObjectShortName">OUT1[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/cpu_sim/OUT2" type="array">
      <obj_property name="ElementShortName">OUT2[31:0]</obj_property>
      <obj_property name="ObjectShortName">OUT2[31:0]</obj_property>
      <obj_property name="Reversed">false</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/cpu_sim/pc" type="array">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/cpu_sim/result" type="array">
      <obj_property name="ElementShortName">result[31:0]</obj_property>
      <obj_property name="ObjectShortName">result[31:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/cpu_sim/cpu/ext" type="array">
      <obj_property name="ElementShortName">ext[31:0]</obj_property>
      <obj_property name="ObjectShortName">ext[31:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/cpu_sim/cpu/DataMemoryDataOut" type="array">
      <obj_property name="ElementShortName">DataMemoryDataOut[31:0]</obj_property>
      <obj_property name="ObjectShortName">DataMemoryDataOut[31:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/cpu_sim/cpu/address" type="array">
      <obj_property name="ElementShortName">address[25:0]</obj_property>
      <obj_property name="ObjectShortName">address[25:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/cpu_sim/cpu/immediate" type="array">
      <obj_property name="ElementShortName">immediate[15:0]</obj_property>
      <obj_property name="ObjectShortName">immediate[15:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/cpu_sim/cpu/rs" type="array">
      <obj_property name="ElementShortName">rs[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs[4:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/cpu_sim/cpu/rt" type="array">
      <obj_property name="ElementShortName">rt[4:0]</obj_property>
      <obj_property name="ObjectShortName">rt[4:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/cpu_sim/cpu/rd" type="array">
      <obj_property name="ElementShortName">rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd[4:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/cpu_sim/cpu/sa" type="array">
      <obj_property name="ElementShortName">sa[4:0]</obj_property>
      <obj_property name="ObjectShortName">sa[4:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/cpu_sim/cpu/ALUOp" type="array">
      <obj_property name="ElementShortName">ALUOp[2:0]</obj_property>
      <obj_property name="ObjectShortName">ALUOp[2:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/cpu_sim/cpu/PCSrc" type="array">
      <obj_property name="ElementShortName">PCSrc[1:0]</obj_property>
      <obj_property name="ObjectShortName">PCSrc[1:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/cpu_sim/cpu/ALUSrcA" type="logic">
      <obj_property name="ElementShortName">ALUSrcA</obj_property>
      <obj_property name="ObjectShortName">ALUSrcA</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/cpu_sim/cpu/ALUSrcB" type="logic">
      <obj_property name="ElementShortName">ALUSrcB</obj_property>
      <obj_property name="ObjectShortName">ALUSrcB</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/cpu_sim/cpu/zero" type="logic">
      <obj_property name="ElementShortName">zero</obj_property>
      <obj_property name="ObjectShortName">zero</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/cpu_sim/cpu/InsMemRW" type="logic">
      <obj_property name="ElementShortName">InsMemRW</obj_property>
      <obj_property name="ObjectShortName">InsMemRW</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/cpu_sim/cpu/PCWre" type="logic">
      <obj_property name="ElementShortName">PCWre</obj_property>
      <obj_property name="ObjectShortName">PCWre</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/cpu_sim/cpu/ExtSel" type="logic">
      <obj_property name="ElementShortName">ExtSel</obj_property>
      <obj_property name="ObjectShortName">ExtSel</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/cpu_sim/cpu/DBDataSrc" type="logic">
      <obj_property name="ElementShortName">DBDataSrc</obj_property>
      <obj_property name="ObjectShortName">DBDataSrc</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/cpu_sim/cpu/nWR" type="logic">
      <obj_property name="ElementShortName">nWR</obj_property>
      <obj_property name="ObjectShortName">nWR</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/cpu_sim/cpu/nRD" type="logic">
      <obj_property name="ElementShortName">nRD</obj_property>
      <obj_property name="ObjectShortName">nRD</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/cpu_sim/cpu/RegWre" type="logic">
      <obj_property name="ElementShortName">RegWre</obj_property>
      <obj_property name="ObjectShortName">RegWre</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/cpu_sim/cpu/RegDst" type="logic">
      <obj_property name="ElementShortName">RegDst</obj_property>
      <obj_property name="ObjectShortName">RegDst</obj_property>
   </wvobject>
</wave_config>
