\newcolumntype{D}{>{\centering\arraybackslash}p{1.98cm}}
\newcolumntype{E}{>{\centering\arraybackslash}p{1.8cm}}
\begin{table*}\centering
\caption{Comparing \smmArch multisystolic array architectures against the baseline \mmArch?\zero single-systolic array architecture and baseline \mmArch multisystolic array architectures in isolation (without integration into a deep learning accelerator system).}
\label{smm:tab:smm-MM}
\label{smm:tab:first}
\scriptsize
\begin{threeparttable}
  \begin{tabular}{|>{\raggedleft}p{3.3cm}|D|DD|DDE|}\toprule
\arrayrulecolor{black}
&\alg.\MM?\zero<{} 48\by48 &\alg.\MM?1<{} 16\by16  &\alg.\SMM?1<{} 16\by16 &\alg.\MM?2<{} 6\by6 &\alg.\SMM?2<{} 6\by6 &\alg.\SMM?2<{} 6\by6 (with extra regs.)   \\
\toprule
DSPs                                 &1,152                     &1,024                 &\textbf{896}           &1,152               &\textbf{882}         &\textbf{882}            \\
\arrayrulecolor{black!30}\midrule
\arrayrulecolor{black}
ALMs                                 &34,890                    &30,872                &30,265                 &36,397              &35,863               &38,485                  \\
\arrayrulecolor{black!30}\midrule
\arrayrulecolor{black}
Registers                            &130,262                   &118,049               &115,830                &138,219             &133,511              &147,750                 \\
\arrayrulecolor{black!30}\midrule
\arrayrulecolor{black}
Frequency (MHz)                      &399                       &398                   &380                    &388                 &291                  &361                     \\
\arrayrulecolor{black}\midrule
$\tx{roof}\lb\tx{Throughput}\rb$ (GOPS) \tnote{1}     &1839     &1630                  &1556                   &1788                &1341                 &1663                    \\
\arrayrulecolor{black!30}\midrule
Throughput/DSP \tnote{2}                       &1.60            &1.59                  &\textbf{1.74}                   &1.55                &1.52                 &\textbf{1.89}                    \\
\arrayrulecolor{black!30}\midrule
\macUtA \tnote{3}                              &1               &1                     &\textbf{1.14}          &1                   &\textbf{1.31}        &\textbf{1.31}           \\
\arrayrulecolor{black}\midrule
Min. supported matrix size \tnote{4} &48\by48                   &32\by32               &32\by32                &24\by24             &24\by24              &24\by24                 \\
\arrayrulecolor{black!30}\midrule
\minSzMetric \tnote{5}               &1                         &2                     &2                      &4                   &4                    &4                       \\
\arrayrulecolor{black}
\bottomrule
\end{tabular}
  \begin{tablenotes}
    \item All designs are synthesized on Arria 10 GX 1150 FPGA for 16-bit fixed-point inputs and consume 0 memory resources.
\item[1] Maximum achievable throughput in giga operations per second, where throughput is equal to the number of operations required to carry out an execution using conventional algebra divided by the measured execution time.
\item[2] Shows which designs can achieve the highest throughput for the same number of DSPs.
\item[3] Maximum achievable multiplier compute efficiency, defined in \secn{sec:mu}, measures how effectively the architecture can utilize its multipliers. It can surpass 1 in \smm architectures because the observed mults/s is equal to the number of multiplications required to carry out an execution using conventional algebra divided by execution time.
\item[4] Minimum input matrix sizes that can be multiplied at peak throughput/full utilization.
\item[5] \matSzExpl
\end{tablenotes}
\end{threeparttable}
\end{table*}
