
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 204317                       # Simulator instruction rate (inst/s)
host_mem_usage                              201543620                       # Number of bytes of host memory used
host_op_rate                                   233635                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 75844.13                       # Real time elapsed on the host
host_tick_rate                               14119230                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 15496224375                       # Number of instructions simulated
sim_ops                                   17719859153                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860687724                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                  118                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  209                       # Number of system calls
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.workload.numSyscalls                  136                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4654351                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9308132                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    95.301207                       # BTB Hit Percentage
system.switch_cpus0.branchPred.BTBHits      365127042                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBLookups    383129503                       # Number of BTB lookups
system.switch_cpus0.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.condIncorrect      1893484                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.condPredicted    562981402                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.indirectHits     13233011                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectLookups     13563297                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectMisses       330286                       # Number of indirect misses.
system.switch_cpus0.branchPred.lookups      768048139                       # Number of BP lookups
system.switch_cpus0.branchPred.usedRAS       84161473                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPredindirectMispredicted          143                       # Number of mispredicted indirect branches.
system.switch_cpus0.cc_regfile_reads       1408182788                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes      1388759395                       # number of cc regfile writes
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.branchMispredicts      1885170                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.branches         751903723                       # Number of branches committed
system.switch_cpus0.commit.bw_lim_events    280295391                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.commitNonSpecStalls     17430066                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.commitSquashedInsts     95125077                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.committedInsts   3808698209                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    4448911867                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.committed_per_cycle::samples   2555521700                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.740902                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.648332                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0   1420956010     55.60%     55.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    238667151      9.34%     64.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    299645672     11.73%     76.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     54278774      2.12%     78.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4    170951621      6.69%     85.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     47005715      1.84%     87.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     19130699      0.75%     88.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     24590667      0.96%     89.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    280295391     10.97%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   2555521700                       # Number of insts commited each cycle
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.function_calls     82426154                       # Number of function calls committed.
system.switch_cpus0.commit.int_insts       3816027356                       # Number of committed integer instructions.
system.switch_cpus0.commit.loads            794246290                       # Number of loads committed
system.switch_cpus0.commit.membars           19366407                       # Number of memory barriers committed
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   2750512587     61.82%     61.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult    222592687      5.00%     66.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     32199019      0.72%     67.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp     21303217      0.48%     68.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt      8765471      0.20%     68.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     29049631      0.65%     68.88% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc     34956419      0.79%     69.67% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv      4890497      0.11%     69.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc     30322612      0.68%     70.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     70.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     70.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     70.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu      1936577      0.04%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdDiv            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdPredAlu            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    794246290     17.85%     88.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    518136860     11.65%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   4448911867                       # Class of committed instruction
system.switch_cpus0.commit.refs            1312383150                       # Number of memory references committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.vec_insts        268166235                       # Number of committed Vector instructions.
system.switch_cpus0.committedInsts         3808698209                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           4448911867                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.674249                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.674249                       # CPI: Total CPI of All Threads
system.switch_cpus0.decode.BlockedCycles   1485299018                       # Number of cycles decode is blocked
system.switch_cpus0.decode.BranchMispred         8330                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.BranchResolved    364107362                       # Number of times decode resolved a branch
system.switch_cpus0.decode.DecodedInsts    4563444626                       # Number of instructions handled by decode
system.switch_cpus0.decode.IdleCycles       311363008                       # Number of cycles decode is idle
system.switch_cpus0.decode.RunCycles        654832715                       # Number of cycles decode is running
system.switch_cpus0.decode.SquashCycles       1946911                       # Number of cycles decode is squashing
system.switch_cpus0.decode.SquashedInsts        60381                       # Number of squashed instructions handled by decode
system.switch_cpus0.decode.UnblockCycles    114567776                       # Number of cycles decode is unblocking
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.fetch.Branches          768048139                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.CacheLines        484697885                       # Number of cache lines fetched
system.switch_cpus0.fetch.Cycles           2080438313                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.IcacheSquashes       969597                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.Insts            3940004935                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.MiscStallCycles           30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.SquashCycles        3910450                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.branchRate         0.299083                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.icacheStallCycles    485615800                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.predictedBranches    462521526                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.rate               1.534263                       # Number of inst fetches per cycle
system.switch_cpus0.fetch.rateDist::samples   2568009430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.787823                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.862138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0      1668823856     64.99%     64.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       108519729      4.23%     69.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2       103416767      4.03%     73.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        52127114      2.03%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4       110935447      4.32%     79.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        67186508      2.62%     82.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6       147420027      5.74%     87.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        21422071      0.83%     88.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       288157911     11.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   2568009430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.idleCycles                   1811                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      2517250                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       759825568                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.760328                       # Inst execution rate
system.switch_cpus0.iew.exec_refs          1348862017                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores         521448359                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      115405666                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    809287659                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     17490976                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        36086                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts    524257967                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts   4544015161                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    827413658                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      3216964                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts   4520542700                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1036998                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     62933887                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       1946911                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     65004918                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        70702                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.lsq.thread0.forwLoads    224419327                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         4419                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        92233                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads     18865607                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.squashedLoads     15041369                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.squashedStores      6121106                       # Number of stores squashed
system.switch_cpus0.iew.memOrderViolationEvents        92233                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1095188                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      1422062                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers       4532762590                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count           4500260540                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.581970                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers       2637931858                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.752430                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent            4500550919                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads      5407581432                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     3199921824                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.483131                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.483131                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass          125      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   2775623878     61.36%     61.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult    222637181      4.92%     66.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     66.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     34147610      0.75%     67.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp     21303915      0.47%     67.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt      9564905      0.21%     67.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     29992284      0.66%     68.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc     34956423      0.77%     69.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv      5854110      0.13%     69.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc     37487326      0.83%     70.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     70.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     70.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     70.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      1936577      0.04%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            4      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    827643294     18.30%     88.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    522612032     11.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    4523759664                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           83637952                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.018489                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        8450788     10.10%     10.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult       3857827      4.61%     14.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     14.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     14.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     14.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt           69      0.00%     14.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult      3442471      4.12%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc      2427799      2.90%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            1      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc      1851526      2.21%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     23.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      27959089     33.43%     57.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     35648382     42.62%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses    4290091800                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads  11077665167                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   4209593111                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   4258951335                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded        4526524184                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued       4523759664                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded     17490977                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     95103293                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        10153                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        60911                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    185155283                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   2568009430                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761582                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.111772                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1100666608     42.86%     42.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    410087533     15.97%     58.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    290998633     11.33%     70.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3    211348655      8.23%     78.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4    192654366      7.50%     85.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5    171796641      6.69%     92.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6    106392672      4.14%     96.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     42842377      1.67%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     41221945      1.61%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   2568009430                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.761581                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses     317305691                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads    621511696                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses    290667429                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes    380259225                       # Number of vector instruction queue writes
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.memDep0.conflictingLoads     38260727                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     40514393                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    809287659                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    524257967                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads     5052055754                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes     200884047                       # number of misc regfile writes
system.switch_cpus0.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.rename.BlockCycles      225443271                       # Number of cycles rename is blocking
system.switch_cpus0.rename.CommittedMaps   4932986780                       # Number of HB maps that are committed
system.switch_cpus0.rename.IQFullEvents      86450571                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.IdleCycles       365720295                       # Number of cycles rename is idle
system.switch_cpus0.rename.LQFullEvents     193967374                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.ROBFullEvents      7894118                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.RenameLookups   8089365665                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.RenamedInsts    4552774057                       # Number of instructions processed by rename
system.switch_cpus0.rename.RenamedOperands   5063437222                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RunCycles        713549826                       # Number of cycles rename is running
system.switch_cpus0.rename.SQFullEvents      29706077                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.SquashCycles       1946911                       # Number of cycles rename is squashing
system.switch_cpus0.rename.UnblockCycles    363198599                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.UndoneMaps       130450439                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.int_rename_lookups   5410308992                       # Number of integer rename lookups
system.switch_cpus0.rename.serializeStallCycles    898150526                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.serializingInsts     26412549                       # count of serializing insts renamed
system.switch_cpus0.rename.skidInsts        640030449                       # count of insts added to the skid buffer
system.switch_cpus0.rename.tempSerializingInsts     17490991                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.vec_rename_lookups    430819515                       # Number of vector rename lookups
system.switch_cpus0.rob.rob_reads          6819261719                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         9100564873                       # The number of ROB writes
system.switch_cpus0.timesIdled                     18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.vec_regfile_reads       354406710                       # number of vector regfile reads
system.switch_cpus0.vec_regfile_writes      225060585                       # number of vector regfile writes
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    37.624195                       # BTB Hit Percentage
system.switch_cpus1.branchPred.BTBHits      179114233                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBLookups    476061300                       # Number of BTB lookups
system.switch_cpus1.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.condIncorrect      3120934                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.condPredicted    406319961                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.indirectHits     23332213                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectLookups     23338398                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectMisses         6185                       # Number of indirect misses.
system.switch_cpus1.branchPred.lookups      523815990                       # Number of BP lookups
system.switch_cpus1.branchPred.usedRAS       33490722                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPredindirectMispredicted          204                       # Number of mispredicted indirect branches.
system.switch_cpus1.cc_regfile_reads        818659767                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       794304133                       # number of cc regfile writes
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.branchMispredicts      3119920                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.branches         498508792                       # Number of branches committed
system.switch_cpus1.commit.bw_lim_events    202722223                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.commitNonSpecStalls     30733725                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.commitSquashedInsts    174524969                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.committedInsts   2890836008                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    3291922948                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.committed_per_cycle::samples   2545292330                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.293338                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.398877                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0   1583274518     62.20%     62.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    411139777     16.15%     78.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    125505531      4.93%     83.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     75717792      2.97%     86.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     47209793      1.85%     88.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     36433015      1.43%     89.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     33191065      1.30%     90.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     30098616      1.18%     92.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    202722223      7.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   2545292330                       # Number of insts commited each cycle
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.function_calls     30850717                       # Number of function calls committed.
system.switch_cpus1.commit.int_insts       2733437938                       # Number of committed integer instructions.
system.switch_cpus1.commit.loads            647227803                       # Number of loads committed
system.switch_cpus1.commit.membars           37562722                       # Number of memory barriers committed
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1806673399     54.88%     54.88% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     61634215      1.87%     56.75% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     56.75% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     56786653      1.73%     58.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp     37563482      1.14%     59.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt     15458719      0.47%     60.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     51222517      1.56%     61.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc     61641867      1.87%     63.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv      8625483      0.26%     63.78% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc     53477918      1.62%     65.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu      3414695      0.10%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdPredAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    647227803     19.66%     85.17% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    488196197     14.83%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   3291922948                       # Class of committed instruction
system.switch_cpus1.commit.refs            1135424000                       # Number of memory references committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.vec_insts        507132252                       # Number of committed Vector instructions.
system.switch_cpus1.committedInsts         2890836008                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           3291922948                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.888328                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.888328                       # CPI: Total CPI of All Threads
system.switch_cpus1.decode.BlockedCycles   1902785845                       # Number of cycles decode is blocked
system.switch_cpus1.decode.BranchMispred         1032                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.BranchResolved    177651902                       # Number of times decode resolved a branch
system.switch_cpus1.decode.DecodedInsts    3496494596                       # Number of instructions handled by decode
system.switch_cpus1.decode.IdleCycles       155349522                       # Number of cycles decode is idle
system.switch_cpus1.decode.RunCycles        378448480                       # Number of cycles decode is running
system.switch_cpus1.decode.SquashCycles       3163310                       # Number of cycles decode is squashing
system.switch_cpus1.decode.SquashedInsts         2561                       # Number of squashed instructions handled by decode
system.switch_cpus1.decode.UnblockCycles    128263676                       # Number of cycles decode is unblocking
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.fetch.Branches          523815990                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.CacheLines        374619777                       # Number of cache lines fetched
system.switch_cpus1.fetch.Cycles           2188837915                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.IcacheSquashes      1658901                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles          104                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.Insts            3118633484                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.MiscStallCycles            6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.SquashCycles        6328648                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.branchRate         0.203977                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.icacheStallCycles    376008486                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.predictedBranches    235937168                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.rate               1.214416                       # Number of inst fetches per cycle
system.switch_cpus1.fetch.rateDist::samples   2568010835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.379299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.721898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0      1916392167     74.63%     74.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        81098716      3.16%     77.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        41532936      1.62%     79.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        69787508      2.72%     82.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        84209819      3.28%     85.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        28937924      1.13%     86.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        19522768      0.76%     87.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        42370167      1.65%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       284158830     11.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   2568010835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.idleCycles                    406                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      4215670                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       512474791                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.341419                       # Inst execution rate
system.switch_cpus1.iew.exec_refs          1224633083                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores         495145004                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      136182673                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    677014459                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     30843032                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        31076                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts    502043679                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts   3466012916                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    729488079                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      5392146                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts   3444778624                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents       1695085                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     86963609                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       3163310                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     88973672                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          957                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.lsq.thread0.forwLoads     49983468                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         4342                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        74570                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     55739473                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.squashedLoads     29786654                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.squashedStores     13847479                       # Number of stores squashed
system.switch_cpus1.iew.memOrderViolationEvents        74570                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1725899                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      2489771                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers       3350032213                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count           3387160622                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.600294                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers       2011004597                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.318982                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent            3387760460                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads      3515144676                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     2106594757                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.125710                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.125710                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass          159      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1852513817     53.69%     53.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     61665930      1.79%     55.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     55.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     60228408      1.75%     57.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp     37564919      1.09%     58.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt     16854725      0.49%     58.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     52880675      1.53%     60.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc     61641888      1.79%     62.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv     10325271      0.30%     62.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc     66135458      1.92%     64.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     64.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     64.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     64.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      3414695      0.10%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc           51      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     64.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    729879442     21.15%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    497065332     14.41%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    3450170770                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           87338555                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.025314                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        5049409      5.78%      5.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult         11600      0.01%      5.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      5.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      5.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      5.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt          166      0.00%      5.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult      6644482      7.61%     13.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc      4273078      4.89%     18.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     18.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc      3213916      3.68%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     21.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      34655009     39.68%     61.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     33490895     38.35%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses    2910482115                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   8328835258                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   2839040721                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   2925767920                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded        3435169883                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued       3450170770                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded     30843033                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    174089945                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        41319                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       109307                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    335906797                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   2568010835                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.343519                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.978242                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1378530520     53.68%     53.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    402540623     15.68%     69.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    237470482      9.25%     78.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    154928299      6.03%     84.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4    142759793      5.56%     90.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     89785161      3.50%     93.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     81124874      3.16%     96.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     45778599      1.78%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     35092484      1.37%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   2568010835                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.343519                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses     627027051                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads   1226896991                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses    548119901                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes    714409142                       # Number of vector instruction queue writes
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.memDep0.conflictingLoads     47008332                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     53499403                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    677014459                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    502043679                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads     5459193871                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes     354232788                       # number of misc regfile writes
system.switch_cpus1.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.rename.BlockCycles      243489254                       # Number of cycles rename is blocking
system.switch_cpus1.rename.CommittedMaps   3515096697                       # Number of HB maps that are committed
system.switch_cpus1.rename.IQFullEvents      43545612                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.IdleCycles       215191812                       # Number of cycles rename is idle
system.switch_cpus1.rename.LQFullEvents     109305198                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.ROBFullEvents        46074                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.RenameLookups   6644680338                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.RenamedInsts    3478651799                       # Number of instructions processed by rename
system.switch_cpus1.rename.RenamedOperands   3746236180                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RunCycles        445931259                       # Number of cycles rename is running
system.switch_cpus1.rename.SQFullEvents      58768419                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.SquashCycles       3163310                       # Number of cycles rename is squashing
system.switch_cpus1.rename.UnblockCycles    279164052                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.UndoneMaps       231139445                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.int_rename_lookups   3495946925                       # Number of integer rename lookups
system.switch_cpus1.rename.serializeStallCycles   1381071147                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.serializingInsts     42023743                       # count of serializing insts renamed
system.switch_cpus1.rename.skidInsts        644388400                       # count of insts added to the skid buffer
system.switch_cpus1.rename.tempSerializingInsts     30843246                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.vec_rename_lookups    785821479                       # Number of vector rename lookups
system.switch_cpus1.rob.rob_reads          5809015307                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         6955619056                       # The number of ROB writes
system.switch_cpus1.timesIdled                     11                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.vec_regfile_reads       648535897                       # number of vector regfile reads
system.switch_cpus1.vec_regfile_writes      408871558                       # number of vector regfile writes
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    79.610695                       # BTB Hit Percentage
system.switch_cpus2.branchPred.BTBHits      227511560                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBLookups    285780145                       # Number of BTB lookups
system.switch_cpus2.branchPred.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.condIncorrect      4512794                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.condPredicted    393025839                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.indirectHits     15229678                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectLookups     15235128                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectMisses         5450                       # Number of indirect misses.
system.switch_cpus2.branchPred.lookups      465776609                       # Number of BP lookups
system.switch_cpus2.branchPred.usedRAS       19627945                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPredindirectMispredicted          120                       # Number of mispredicted indirect branches.
system.switch_cpus2.cc_regfile_reads        853228578                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       838951695                       # number of cc regfile writes
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.branchMispredicts      4511934                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.branches         441876400                       # Number of branches committed
system.switch_cpus2.commit.bw_lim_events    163969884                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.commitNonSpecStalls     20067165                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.commitSquashedInsts    114799043                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.committedInsts   2957941003                       # Number of instructions committed
system.switch_cpus2.commit.committedOps    3295269578                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.committed_per_cycle::samples   2551734374                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.291384                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.204633                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0   1448353787     56.76%     56.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    414564176     16.25%     73.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2    311361017     12.20%     85.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     41805044      1.64%     86.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4    104679157      4.10%     90.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     19794100      0.78%     91.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6     27328427      1.07%     92.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7     19878782      0.78%     93.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8    163969884      6.43%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total   2551734374                       # Number of insts commited each cycle
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.function_calls     17914250                       # Number of function calls committed.
system.switch_cpus2.commit.int_insts       2819319185                       # Number of committed integer instructions.
system.switch_cpus2.commit.loads            698896885                       # Number of loads committed
system.switch_cpus2.commit.membars           22296467                       # Number of memory barriers committed
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu   2003493727     60.80%     60.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult    115963460      3.52%     64.32% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv      2229569      0.07%     64.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd     37077330      1.13%     65.51% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp     24526653      0.74%     66.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt     10093686      0.31%     66.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult     33445117      1.01%     67.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMultAcc     40247826      1.22%     68.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv      5631738      0.17%     68.97% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMisc     39306364      1.19%     70.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu      2229574      0.07%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAes            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAesMix            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdPredAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    698896885     21.21%     91.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    282127649      8.56%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total   3295269578                       # Class of committed instruction
system.switch_cpus2.commit.refs             981024534                       # Number of memory references committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.vec_insts        295309631                       # Number of committed Vector instructions.
system.switch_cpus2.committedInsts         2957941003                       # Number of Instructions Simulated
system.switch_cpus2.committedOps           3295269578                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.868175                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.868175                       # CPI: Total CPI of All Threads
system.switch_cpus2.decode.BlockedCycles   1700415930                       # Number of cycles decode is blocked
system.switch_cpus2.decode.BranchMispred          884                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.BranchResolved    222799475                       # Number of times decode resolved a branch
system.switch_cpus2.decode.DecodedInsts    3443456665                       # Number of instructions handled by decode
system.switch_cpus2.decode.IdleCycles       305308240                       # Number of cycles decode is idle
system.switch_cpus2.decode.RunCycles        448108463                       # Number of cycles decode is running
system.switch_cpus2.decode.SquashCycles       4543975                       # Number of cycles decode is squashing
system.switch_cpus2.decode.SquashedInsts         2346                       # Number of squashed instructions handled by decode
system.switch_cpus2.decode.UnblockCycles    109633334                       # Number of cycles decode is unblocking
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.fetch.Branches          465776609                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.CacheLines        478028363                       # Number of cache lines fetched
system.switch_cpus2.fetch.Cycles           2083238712                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.IcacheSquashes      2174906                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.Insts            3172456047                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.MiscStallCycles           29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.SquashCycles        9089670                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.branchRate         0.181376                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.icacheStallCycles    480226296                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.predictedBranches    262369183                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.rate               1.235375                       # Number of inst fetches per cycle
system.switch_cpus2.fetch.rateDist::samples   2568009945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.375286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.656299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0      1880896852     73.24%     73.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1        53508943      2.08%     75.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2       149891737      5.84%     81.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        47579458      1.85%     83.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4        50180323      1.95%     84.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5        20458544      0.80%     85.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        29169523      1.14%     86.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7       132910830      5.18%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8       203413735      7.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total   2568009945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.idleCycles                   1296                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      5235095                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches       450567598                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.316763                       # Inst execution rate
system.switch_cpus2.iew.exec_refs          1027767345                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores         285292807                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      193770765                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    718245630                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts     20138451                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts      2586853                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts    288208108                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts   3409964371                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    742474538                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      7603364                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts   3381461318                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents      13381599                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     99485227                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       4543975                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles    116030712                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       603045                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.lsq.thread0.forwLoads     29033757                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          448                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        42923                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads     26571794                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.squashedLoads     19348736                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.squashedStores      6080452                       # Number of stores squashed
system.switch_cpus2.iew.memOrderViolationEvents        42923                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      1687351                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      3547744                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers       2996026260                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count           3351991069                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.719240                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers       2154860806                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.305287                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent            3352530964                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads      3777212151                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes     2438137449                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.151841                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.151841                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu   2033527764     60.00%     60.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult    115973267      3.42%     63.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv      2229569      0.07%     63.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     39305003      1.16%     64.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp     24527614      0.72%     65.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt     11016097      0.33%     65.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult     34547897      1.02%     66.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc     40247836      1.19%     67.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv      6741736      0.20%     68.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc     47505507      1.40%     69.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     69.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     69.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     69.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      2229574      0.07%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            3      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    744668774     21.97%     91.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    286543977      8.45%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    3389064682                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           61132143                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.018038                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        8129574     13.30%     13.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     13.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     13.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     13.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt          111      0.00%     13.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult      4065571      6.65%     19.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc      2806852      4.59%     24.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     24.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc      2134756      3.49%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      26499281     43.35%     71.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite     17495998     28.62%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses    3087021685                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   8699022524                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses   3030936648                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes   3101344925                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded        3389825919                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued       3389064682                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded     20138452                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    114694756                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        26877                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        71286                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined    217806079                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   2568009945                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.319724                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.917928                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1234811835     48.08%     48.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    652452588     25.41%     73.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    205148312      7.99%     81.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3    110673827      4.31%     85.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4    111643855      4.35%     90.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     63384077      2.47%     92.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6    125537536      4.89%     97.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     37290352      1.45%     98.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     27067563      1.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   2568009945                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.319723                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses     363175076                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads    708275805                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses    321054421                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes    423357061                       # Number of vector instruction queue writes
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.memDep0.conflictingLoads     60149338                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     13275427                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    718245630                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    288208108                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads     3988577265                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes     231290470                       # number of misc regfile writes
system.switch_cpus2.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.rename.BlockCycles      460987746                       # Number of cycles rename is blocking
system.switch_cpus2.rename.CommittedMaps   3672377770                       # Number of HB maps that are committed
system.switch_cpus2.rename.IQFullEvents     231564904                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.IdleCycles       352545172                       # Number of cycles rename is idle
system.switch_cpus2.rename.LQFullEvents      24861800                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.ROBFullEvents       169726                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.RenameLookups   6060766792                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.RenamedInsts    3425686797                       # Number of instructions processed by rename
system.switch_cpus2.rename.RenamedOperands   3835680209                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RunCycles        504669134                       # Number of cycles rename is running
system.switch_cpus2.rename.SQFullEvents      18215987                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.SquashCycles       4543975                       # Number of cycles rename is squashing
system.switch_cpus2.rename.UnblockCycles    324888902                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.UndoneMaps       163302407                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.int_rename_lookups   3790144829                       # Number of integer rename lookups
system.switch_cpus2.rename.serializeStallCycles    920375012                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.serializingInsts     27448743                       # count of serializing insts renamed
system.switch_cpus2.rename.skidInsts        696382696                       # count of insts added to the skid buffer
system.switch_cpus2.rename.tempSerializingInsts     20138455                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.vec_rename_lookups    483638372                       # Number of vector rename lookups
system.switch_cpus2.rob.rob_reads          5797831343                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         6836413233                       # The number of ROB writes
system.switch_cpus2.timesIdled                     17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.vec_regfile_reads       396085852                       # number of vector regfile reads
system.switch_cpus2.vec_regfile_writes      257498089                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        42018                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     29491481                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1644                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     58982963                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1656                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4593249                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1700005                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2953780                       # Transaction distribution
system.membus.trans_dist::ReadExReq             61097                       # Transaction distribution
system.membus.trans_dist::ReadExResp            61097                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4593250                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      6989399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      6973079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     13962478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13962478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    407095808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    406261120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    813356928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               813356928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4654347                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4654347    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4654347                       # Request fanout histogram
system.membus.reqLayer0.occupancy         13687692425                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         13663193880                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44224200568                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data    104221824                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data     85924608                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.data    108080256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         298235904                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus1.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus2.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    108859904                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      108859904                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data       814233                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data       671286                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.data       844377                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2329968                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       850468                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            850468                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst         3347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data     97325287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.inst         2749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data     80238829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.inst         2510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.data    100928400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            278501123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst         3347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus1.inst         2749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus2.inst         2510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            8606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     101656458                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           101656458                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     101656458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst         3347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data     97325287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.inst         2749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data     80238829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.inst         2510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.data    100928400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           380157580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1700936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples   1628017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples   1341920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.data::samples   1688256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000277218064                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        95979                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        95979                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            8036017                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1606597                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2329968                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    850468                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  4659936                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1700936                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  1599                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           282056                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           292865                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           302414                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           296808                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           295187                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           306421                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           291917                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           280339                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           283872                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           297242                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          303842                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          318250                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          301273                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          287392                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          263039                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          255420                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            94952                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           104118                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           120877                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           117210                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           119692                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           117924                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           100998                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            86990                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            95462                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           101524                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          112830                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          123360                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          114396                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          112242                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           93086                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           85248                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.13                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.22                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                118458342013                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               23291685000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           205802160763                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    25429.32                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               44179.32                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 2574660                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 782087                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                55.27                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.98                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              4659936                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1700936                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2140405                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2156675                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 180706                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 165483                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   7923                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   6838                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    169                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    135                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 74717                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 76789                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 94907                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 95678                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 96626                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 96625                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 96663                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 96645                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 96631                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 96652                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 96718                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 96962                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 97414                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 98795                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 98151                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 96243                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 96078                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 96028                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  2556                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    43                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      3002492                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   135.550976                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   127.991119                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    73.037269                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       173686      5.78%      5.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      2728477     90.87%     96.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        41087      1.37%     98.03% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        12263      0.41%     98.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        12698      0.42%     98.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        13396      0.45%     99.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        20724      0.69%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          112      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           49      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      3002492                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        95979                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     48.534356                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    45.984721                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    15.813484                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-7              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15           192      0.20%      0.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23         2385      2.48%      2.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         8927      9.30%     11.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39        16804     17.51%     29.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47        20133     20.98%     50.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55        17980     18.73%     69.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63        13104     13.65%     82.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         8021      8.36%     91.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         4407      4.59%     95.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         2227      2.32%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         1057      1.10%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          440      0.46%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111          178      0.19%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119           82      0.09%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127           23      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135            9      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            9      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        95979                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        95979                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.721679                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.692630                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.010253                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           19084     19.88%     19.88% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            1854      1.93%     21.82% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           67736     70.57%     92.39% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1955      2.04%     94.43% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            4953      5.16%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             163      0.17%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22             219      0.23%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        95979                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             298133568                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 102336                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              108858176                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              298235904                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           108859904                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      278.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      101.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   278.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   101.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        2.97                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.18                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.79                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070860550304                       # Total gap between requests
system.mem_ctrls0.avgGap                    336702.44                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data    104193088                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data     85882880                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.data    108048384                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    108858176                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 3346.840575142794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 97298452.725397258997                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.inst 2749.190472438724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 80199862.582064613700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.inst 2510.130431357096                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.data 100898637.179076313972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 101654843.854027763009                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data      1628466                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data      1342572                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.data      1688754                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1700936                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst      2542126                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data  76249870776                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.inst      1947190                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data  61264049613                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.inst      1798316                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.data  68281952742                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24905405640720                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     45395.11                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     46823.13                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.inst     42330.22                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     45631.85                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.inst     42817.05                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.data     40433.33                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  14642176.80                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   52.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         10587470460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          5627358825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        16495756200                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        4375132560                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    427171894890                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     51486798720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      600277080135                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       560.555717                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 130024778449                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 905077589275                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         10850372400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          5767098315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        16764769980                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        4503612420                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    428494528020                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     50373001920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      601286051535                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       561.497923                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 127121692452                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 907980675272                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data    104023296                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data     85540864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.data    107946752                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         297520512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus1.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus2.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         9600                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    108740736                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      108740736                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data       812682                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data       668288                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.data       843334                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2324379                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       849537                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            849537                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst         3108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data     97139896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.inst         3466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data     79880478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.inst         2391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.data    100803730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            277833070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst         3108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus1.inst         3466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus2.inst         2391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            8965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     101545175                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           101545175                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     101545175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst         3108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data     97139896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.inst         3466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data     79880478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.inst         2391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.data    100803730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           379378245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1699074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples   1624897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples   1335956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.data::samples   1686095.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000239476402                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        95894                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        95894                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            8018323                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1604802                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2324379                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    849537                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  4648758                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1699074                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  1660                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           282760                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           290235                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           298555                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           295019                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           295300                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           304667                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           292055                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           279495                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           285852                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           296640                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          303789                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          320679                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          301632                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          285228                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          263129                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          252063                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            94004                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           104854                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           120060                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           117342                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           118886                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           117750                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           101628                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            86365                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            94976                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           101346                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          112834                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          124020                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          116086                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          112166                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           92666                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           84076                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.13                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.21                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                118158696977                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               23235490000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           205291784477                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    25426.34                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               44176.34                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2568692                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 780945                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                55.28                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.96                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              4648758                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1699074                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2135763                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2151747                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 179558                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 164676                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   8061                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   6921                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    199                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    169                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 74659                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 76705                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 94818                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 95657                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 96529                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 96505                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 96571                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 96557                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 96526                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 96571                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 96627                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 96835                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 97333                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 98621                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 97914                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 96086                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 95970                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 95941                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  2583                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    51                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2996514                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   135.541948                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   127.986637                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    72.947064                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       173494      5.79%      5.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      2722939     90.87%     96.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        40640      1.36%     98.02% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        12490      0.42%     98.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        12925      0.43%     98.86% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        13408      0.45%     99.31% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        20480      0.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          100      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           38      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2996514                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        95894                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     48.460717                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    45.898977                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    15.863056                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15           176      0.18%      0.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23         2374      2.48%      2.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         9219      9.61%     12.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39        16935     17.66%     29.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47        20004     20.86%     50.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55        17678     18.43%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63        13067     13.63%     82.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         8022      8.37%     91.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         4351      4.54%     95.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         2247      2.34%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         1037      1.08%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          473      0.49%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111          205      0.21%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           66      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127           30      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        95894                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        95894                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.718095                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.689271                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.005943                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           19090     19.91%     19.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            1849      1.93%     21.84% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           67794     70.70%     92.53% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1937      2.02%     94.55% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            4857      5.06%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             148      0.15%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22             205      0.21%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24              11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        95894                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             297414272                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 106240                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              108739776                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              297520512                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           108740736                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      277.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      101.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   277.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   101.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        2.96                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.17                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.79                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070860597425                       # Total gap between requests
system.mem_ctrls1.avgGap                    337394.12                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data    103993408                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data     85501184                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.data    107910080                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    108739776                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 3107.780534061166                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 97111985.893353581429                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.inst 3466.370595683608                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 79843424.060811907053                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.inst 2390.600410816282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.data 100769484.991881951690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 101544278.585027515888                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data      1625364                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data      1336576                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.data      1686668                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1699074                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst      2184948                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data  76024973919                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.inst      2148812                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data  61099894879                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.inst      1541632                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.data  68161040287                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24920286790598                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     42018.23                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     46774.12                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.inst     37048.48                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     45713.75                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.inst     38540.80                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.data     40411.65                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  14666981.42                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   52.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         10590440700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          5628945135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        16486345680                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        4375247400                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    427368496440                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     51321230880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      600303374715                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       560.580271                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 129593350178                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 905509017546                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         10804712100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          5742825495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        16693934040                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        4493840580                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    428335284840                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     50507003520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      601110269055                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       561.333772                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 127478205248                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 907624162476                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst   2000204364                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    478028304                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2478232668                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst   2000204364                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    478028304                       # number of overall hits
system.cpu2.icache.overall_hits::total     2478232668                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          874                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           58                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           932                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          874                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           58                       # number of overall misses
system.cpu2.icache.overall_misses::total          932                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      4604931                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4604931                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      4604931                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4604931                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst   2000205238                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    478028362                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2478233600                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst   2000205238                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    478028362                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2478233600                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 79395.362069                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  4940.913090                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 79395.362069                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  4940.913090                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          298                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    49.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          294                       # number of writebacks
system.cpu2.icache.writebacks::total              294                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           48                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           48                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      3899367                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3899367                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      3899367                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3899367                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 81236.812500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 81236.812500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 81236.812500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 81236.812500                       # average overall mshr miss latency
system.cpu2.icache.replacements                   294                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst   2000204364                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    478028304                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2478232668                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          874                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           58                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          932                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      4604931                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4604931                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    478028362                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2478233600                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 79395.362069                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  4940.913090                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           48                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      3899367                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3899367                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 81236.812500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 81236.812500                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          623.146654                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2478233590                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              922                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         2687888.926247                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   601.360177                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    21.786477                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.963718                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.034914                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.998632                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          622                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          622                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.996795                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      96651111322                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     96651111322                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data    633389752                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    889880856                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      1523270608                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data    633389752                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    889880856                       # number of overall hits
system.cpu2.dcache.overall_hits::total     1523270608                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      6152120                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     42587897                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      48740017                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      6152120                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     42587897                       # number of overall misses
system.cpu2.dcache.overall_misses::total     48740017                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 1613584504742                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1613584504742                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 1613584504742                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1613584504742                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    639541872                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    932468753                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   1572010625                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    639541872                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    932468753                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   1572010625                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.009620                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.045672                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.031005                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.009620                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.045672                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.031005                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 37888.334912                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33105.948747                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 37888.334912                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33105.948747                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        63868                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets     92405204                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             3088                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets         601192                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    20.682642                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   153.703316                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      4035969                       # number of writebacks
system.cpu2.dcache.writebacks::total          4035969                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data     33932009                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     33932009                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data     33932009                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     33932009                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      8655888                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      8655888                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      8655888                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      8655888                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 228051375678                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 228051375678                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 228051375678                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 228051375678                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.009283                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005506                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.009283                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005506                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 26346.387069                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26346.387069                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 26346.387069                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26346.387069                       # average overall mshr miss latency
system.cpu2.dcache.replacements              14807912                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data    453503589                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    627823672                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total     1081327261                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      5814047                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     42455639                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     48269686                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 1607213260731                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1607213260731                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    670279311                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   1129596947                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.012658                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.063340                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.042732                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 37856.296562                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 33296.534407                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data     33815123                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     33815123                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      8640516                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      8640516                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 227817486219                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 227817486219                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.012891                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007649                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 26366.189961                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 26366.189961                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data    179886163                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    262057184                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     441943347                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       338073                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       132258                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       470331                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   6371244011                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   6371244011                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    262189442                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    442413678                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.001876                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000504                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001063                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 48172.844070                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 13546.298269                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data       116886                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       116886                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        15372                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        15372                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data    233889459                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    233889459                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 15215.291374                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 15215.291374                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data     13495618                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data     20066995                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     33562613                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           73                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data          230                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          303                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data     13950318                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     13950318                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data     20067225                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     33562916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 60653.556522                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 46040.653465                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus2.data          136                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          136                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data           94                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           94                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data       958683                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       958683                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 10198.755319                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10198.755319                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data     13495691                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data     20067029                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     33562720                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data     20067029                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     33562720                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         1605204142                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         14808168                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           108.399914                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   135.771974                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   120.227338                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.530359                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.469638                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses      52467168520                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses     52467168520                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1890151310                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    484697805                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2374849115                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1890151310                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    484697805                       # number of overall hits
system.cpu0.icache.overall_hits::total     2374849115                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          926                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           79                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1005                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          926                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           79                       # number of overall misses
system.cpu0.icache.overall_misses::total         1005                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      7416762                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7416762                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      7416762                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7416762                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1890152236                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    484697884                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2374850120                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1890152236                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    484697884                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2374850120                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 93883.063291                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  7379.862687                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 93883.063291                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  7379.862687                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          224                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.800000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          358                       # number of writebacks
system.cpu0.icache.writebacks::total              358                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           23                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           23                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           56                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           56                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      5227929                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5227929                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      5227929                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5227929                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 93355.875000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 93355.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 93355.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 93355.875000                       # average overall mshr miss latency
system.cpu0.icache.replacements                   358                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1890151310                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    484697805                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2374849115                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          926                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           79                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1005                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      7416762                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7416762                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1890152236                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    484697884                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2374850120                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 93883.063291                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  7379.862687                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           23                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           56                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      5227929                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5227929                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 93355.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 93355.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          622.934073                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2374850097                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              982                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2418380.954175                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   594.493985                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    28.440088                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.952715                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.045577                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998292                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          622                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          622                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.996795                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      92619155662                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     92619155662                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    629575195                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data   1034014873                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1663590068                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    629575195                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data   1034014873                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1663590068                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5298469                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     37553584                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      42852053                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5298469                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     37553584                       # number of overall misses
system.cpu0.dcache.overall_misses::total     42852053                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 1093581710114                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1093581710114                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 1093581710114                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1093581710114                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    634873664                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data   1071568457                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1706442121                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    634873664                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data   1071568457                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1706442121                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.008346                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.035045                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.025112                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.008346                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.035045                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.025112                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 29120.568362                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25519.937402                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 29120.568362                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25519.937402                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       820109                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1292                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            86102                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     9.524854                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    99.384615                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8942445                       # number of writebacks
system.cpu0.dcache.writebacks::total          8942445                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     25814458                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     25814458                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     25814458                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     25814458                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     11739126                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11739126                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     11739126                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11739126                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 266328239360                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 266328239360                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 266328239360                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 266328239360                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.010955                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006879                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.010955                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006879                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 22687.228961                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22687.228961                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 22687.228961                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22687.228961                       # average overall mshr miss latency
system.cpu0.dcache.replacements              17049529                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    380044676                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    533514473                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      913559149                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4939107                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     37345581                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     42284688                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 1084812692679                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1084812692679                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    384983783                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    570860054                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    955843837                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.012829                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.065420                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.044238                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 29047.953295                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25654.976872                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     25700037                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     25700037                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data     11645544                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     11645544                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 264385909656                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 264385909656                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.020400                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.012184                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 22702.753058                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22702.753058                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    249530519                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    500500400                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     750030919                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       359362                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       208003                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       567365                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   8769017435                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   8769017435                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    249889881                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    500708403                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    750598284                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.001438                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000415                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000756                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 42158.129618                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 15455.689785                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       114421                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       114421                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        93582                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        93582                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1942329704                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1942329704                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000187                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000125                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 20755.377145                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20755.377145                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      5561743                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     17415043                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     22976786                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         4665                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        15082                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        19747                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    166949703                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    166949703                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      5566408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     17430125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     22996533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000838                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000865                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000859                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 11069.467113                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8454.433737                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus0.data         7555                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         7555                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data         7527                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7527                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data     75482838                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     75482838                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000432                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000327                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10028.276604                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10028.276604                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      5566408                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     17429947                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     22996355                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      5566408                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     17429947                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     22996355                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1726613005                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         17049785                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           101.268902                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   121.080016                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   134.919295                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.472969                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.527028                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      56094970073                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     56094970073                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1949091522                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    374619698                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2323711220                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1949091522                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    374619698                       # number of overall hits
system.cpu1.icache.overall_hits::total     2323711220                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          886                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           79                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           965                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          886                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           79                       # number of overall misses
system.cpu1.icache.overall_misses::total          965                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      6577341                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6577341                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      6577341                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6577341                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1949092408                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    374619777                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2323712185                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1949092408                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    374619777                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2323712185                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 83257.481013                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  6815.897409                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 83257.481013                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  6815.897409                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          358                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    51.142857                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          314                       # number of writebacks
system.cpu1.icache.writebacks::total              314                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           27                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           27                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           52                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      4795500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4795500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      4795500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4795500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 92221.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 92221.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 92221.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 92221.153846                       # average overall mshr miss latency
system.cpu1.icache.replacements                   314                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1949091522                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    374619698                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2323711220                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          886                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           79                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          965                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      6577341                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6577341                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1949092408                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    374619777                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2323712185                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 83257.481013                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  6815.897409                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           27                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           52                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      4795500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4795500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 92221.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 92221.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.968748                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2323712158                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              938                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2477305.072495                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   596.757716                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    27.211032                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.956342                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.043607                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999950                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      90624776153                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     90624776153                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    729655394                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data   1033622407                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1763277801                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    729655394                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data   1033622407                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1763277801                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6822282                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     24172684                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      30994966                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6822282                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     24172684                       # number of overall misses
system.cpu1.dcache.overall_misses::total     30994966                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 741859427221                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 741859427221                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 741859427221                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 741859427221                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    736477676                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data   1057795091                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1794272767                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    736477676                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data   1057795091                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1794272767                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.009263                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.022852                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017274                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.009263                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.022852                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017274                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 30689.989875                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 23934.835974                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 30689.989875                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 23934.835974                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        46036                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        15606                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              894                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            125                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    51.494407                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   124.848000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      6561049                       # number of writebacks
system.cpu1.dcache.writebacks::total          6561049                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     15084329                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     15084329                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     15084329                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     15084329                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      9088355                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      9088355                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      9088355                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      9088355                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 210710098749                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 210710098749                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 210710098749                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 210710098749                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.008592                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005065                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.008592                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005065                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 23184.624583                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23184.624583                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 23184.624583                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23184.624583                       # average overall mshr miss latency
system.cpu1.dcache.replacements              15912739                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    415416823                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    576172485                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      991589308                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6154467                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     24159925                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     30314392                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 741263229054                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 741263229054                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    421571290                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    600332410                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   1021903700                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.014599                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.040244                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029665                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 30681.520288                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24452.518429                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     15077036                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     15077036                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      9082889                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      9082889                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 210559826544                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 210559826544                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.015130                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008888                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 23182.032341                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23182.032341                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    314238571                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    457449922                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     771688493                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       667815                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        12759                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       680574                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    596198167                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    596198167                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    314906386                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    457462681                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    772369067                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.002121                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000028                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000881                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 46727.656321                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total   876.022544                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         7293                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         7293                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data         5466                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         5466                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    150272205                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    150272205                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 27492.170692                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27492.170692                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     19717808                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     30733676                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     50451484                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         2016                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          342                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2358                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data     16971900                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     16971900                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     19719824                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     30734018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     50453842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000102                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000047                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 49625.438596                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  7197.582697                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          342                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          342                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data     16686672                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     16686672                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 48791.438596                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48791.438596                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     19719823                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     30733516                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     50453339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     19719823                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     30733516                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     50453339                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1880095619                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15912995                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           118.148445                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   143.648365                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   112.350954                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.561126                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.438871                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      60661671331                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     60661671331                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.data     10119735                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      7749123                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      6968265                       # number of demand (read+write) hits
system.l2.demand_hits::total                 24837124                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.data     10119735                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      7749123                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      6968265                       # number of overall hits
system.l2.overall_hits::total                24837124                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           54                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data      1626916                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           52                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data      1339574                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data      1687711                       # number of demand (read+write) misses
system.l2.demand_misses::total                4654348                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           54                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data      1626916                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           52                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data      1339574                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst           41                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data      1687711                       # number of overall misses
system.l2.overall_misses::total               4654348                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      5147448                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data 160677059730                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      4728780                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data 130087025598                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst      3820137                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data 154927818597                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     445705600290                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      5147448                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data 160677059730                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      4728780                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data 130087025598                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst      3820137                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data 154927818597                       # number of overall miss cycles
system.l2.overall_miss_latency::total    445705600290                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst           54                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data     11746651                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           52                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      9088697                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      8655976                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             29491472                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst           54                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data     11746651                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           52                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      9088697                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      8655976                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            29491472                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.138500                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.147389                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.194976                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.157820                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.138500                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.147389                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.194976                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.157820                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 95323.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 98761.742911                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 90938.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 97110.742369                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 93174.073171                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 91797.599587                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95761.124929                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 95323.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 98761.742911                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 90938.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 97110.742369                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 93174.073171                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 91797.599587                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95761.124929                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1700005                       # number of writebacks
system.l2.writebacks::total                   1700005                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus0.inst           54                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data      1626915                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           52                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data      1339574                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data      1687711                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4654347                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           54                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data      1626915                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           52                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data      1339574                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data      1687711                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4654347                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      4686291                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data 146768489608                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      4284672                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data 118634105338                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst      3468623                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data 140492582971                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 405907617503                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      4686291                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data 146768489608                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      4284672                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data 118634105338                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst      3468623                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data 140492582971                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 405907617503                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.138500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.147389                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.194976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.157820                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.138500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.147389                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.194976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.157820                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 86783.166667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 90212.758262                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 82397.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 88561.068920                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 84600.560976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 83244.455343                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87210.433065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 86783.166667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 90212.758262                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 82397.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 88561.068920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 84600.560976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 83244.455343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87210.433065                       # average overall mshr miss latency
system.l2.replacements                        4654998                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     11294672                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11294672                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     11294672                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11294672                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          152                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              152                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          152                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          152                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          443                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           443                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data        82436                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data         4317                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data        70990                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                157743                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data        11144                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data         1156                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data        48797                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               61097                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data   1071818853                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data    105498498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data   4707973368                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5885290719                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data        93580                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         5473                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data       119787                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            218840                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.119085                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.211219                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.407365                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.279186                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 96179.006910                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 91261.676471                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 96480.795295                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        96327                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data        11144                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data         1156                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data        48797                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          61097                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data    976539422                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     95613774                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data   4290800737                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5362953933                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.119085                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.211219                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.407365                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.279186                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 87629.165650                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 82710.877163                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 87931.650245                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87777.696663                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus2.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           54                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           52                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst           41                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              147                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      5147448                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      4728780                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst      3820137                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     13696365                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst           54                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           52                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst           42                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            148                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.976190                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993243                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 95323.111111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 90938.076923                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 93174.073171                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93172.551020                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           54                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           52                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst           41                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          147                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      4686291                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      4284672                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst      3468623                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     12439586                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.976190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993243                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 86783.166667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 82397.538462                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 84600.560976                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84623.034014                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data     10037299                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      7744806                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      6897275                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          24679380                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data      1615772                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data      1338418                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data      1638914                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4593104                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data 159605240877                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data 129981527100                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data 150219845229                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 439806613206                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data     11653071                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      9083224                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      8536189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29272484                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.138656                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.147351                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.191996                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.156909                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 98779.556074                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 97115.794244                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 91658.162191                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95753.680562                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data      1615771                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data      1338418                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data      1638914                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4593103                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 145791950186                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 118538491564                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 136201782234                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 400532223984                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.138656                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.147351                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.191996                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.156909                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 90230.577344                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 88566.121768                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 83104.898874                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87202.970189                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    80975325                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4687766                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.273756                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.643188                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     1005.338918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      835.499493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data      686.243969                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst     0.257418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data 10355.665673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     0.262089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  9353.387195                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst     0.232132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 10514.469925                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.030681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.025497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.020943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.316030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.285443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.320876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          495                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3961                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        20759                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7470                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 948128710                       # Number of tag accesses
system.l2.tags.data_accesses                948128710                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29272639                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12994677                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          152                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21151644                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           218840                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          218840                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           156                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29272484                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     35239957                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     27266091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     25967938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              88474442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        14080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2235364992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        13312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1599488896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        11008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1385753472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5220645760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4655006                       # Total snoops (count)
system.tol2bus.snoopTraffic                 217601664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         34146486                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001280                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.035758                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               34102806     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  43668      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           34146486                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        43435662003                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy            100080                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24505045482                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            117176                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       18964301695                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            108420                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       18062838877                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
