# //  Questa Sim-64
# //  Version 2022.1_2 linux_x86_64 Apr  2 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
project open /export/tmp/8304_8/Labs/lab2/sources/Lab2
# reading modelsim.ini
# Loading project Lab2
# Load canceled
# Compile of dpm.vhd was successful.
# Compile of riscv_adder.vhd was successful.
# Compile of riscv_alu.vhd was successful.
# Compile of riscv_core_tb.vhd was successful.
# Compile of riscv_pc.vhd was successful.
# Compile of riscv_pkg.vhd was successful.
# Compile of riscv_rf.vhd was successful.
# Compile of riscv_halfadder.vhd was successful.
# Compile of riscv_adder_tb.vhd was successful.
# Compile of riscv_alu_tb.vhdl was successful.
# Compile of riscv_rf_tb.vhd was successful.
# Compile of riscv_pc_tb.vhd was successful.
# Compile of riscv_core.vhd was successful.
# Compile of riscv_fetch.vhd was successful.
# Compile of riscv_fetch_tb.vhd was successful.
# Compile of riscv_id.vhd was successful.
# Compile of riscv_predecode.vhd was successful.
# Compile of riscv_predecode_tb.vhd was successful.
# Compile of riscv_decoder.vhd was successful.
# Compile of riscv_me.vhd was successful.
# Compile of riscv_ex.vhd was successful.
# Compile of riscv_decoder_tb.vhd was successful.
# Compile of riscv_id_tb.vhd was successful.
# Compile of riscv_wb.vhd was successful.
# Compile of riscv_wb_tb.vhd was successful.
# Compile of riscv_DMEM.vhd was successful.
# Compile of riscv_DMEM_tb.vhd was successful.
# Compile of riscv_me_tb.vhd was successful.
# Compile of riscv-ex_tb.vhd was successful.
# 29 compiles, 0 failed with no errors.
vsim -64 work.riscv_core_tb
# vsim -64 work.riscv_core_tb 
# Start time: 13:35:57 on Nov 27,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.math_real(body)
# Loading work.riscv_pkg
# Loading work.riscv_core_tb(tb)#1
# Loading work.dpm(beh)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.riscv_core(beh)#1
# Loading work.riscv_adder(beh)#1
# Loading work.riscv_halfadder(beh)#1
add wave -position end sim:/riscv_core_tb/*
run 1ms
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscv_core_tb/DUT/u_memory/d_mem_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscv_core_tb/DUT/u_execute/ALU_INST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscv_core_tb/MEM0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscv_core_tb/MEM0
vsim -64 work.tb_riscv_pc
# End time: 13:49:55 on Nov 27,2024, Elapsed time: 0:13:58
# Errors: 0, Warnings: 6
# vsim -64 work.tb_riscv_pc 
# Start time: 13:49:55 on Nov 27,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.riscv_pkg
# Loading work.tb_riscv_pc(beh)#1
add wave -position end sim:/tb_riscv_pc/*
run 1ms
quit -sim
# End time: 13:59:36 on Nov 27,2024, Elapsed time: 0:09:41
# Errors: 0, Warnings: 1
# Compile of dpm.vhd was successful.
# Compile of riscv_adder.vhd was successful.
# Compile of riscv_alu.vhd was successful.
# Compile of riscv_core_tb.vhd was successful.
# Compile of riscv_pc.vhd was successful.
# Compile of riscv_pkg.vhd was successful.
# Compile of riscv_rf.vhd was successful.
# Compile of riscv_halfadder.vhd was successful.
# Compile of riscv_adder_tb.vhd was successful.
# Compile of riscv_alu_tb.vhdl was successful.
# Compile of riscv_rf_tb.vhd was successful.
# Compile of riscv_pc_tb.vhd was successful.
# Compile of riscv_core.vhd was successful.
# Compile of riscv_fetch.vhd failed with 2 errors.
# Compile of riscv_fetch_tb.vhd was successful.
# Compile of riscv_id.vhd was successful.
# Compile of riscv_predecode.vhd was successful.
# Compile of riscv_predecode_tb.vhd was successful.
# Compile of riscv_decoder.vhd was successful.
# Compile of riscv_me.vhd was successful.
# Compile of riscv_ex.vhd was successful.
# Compile of riscv_decoder_tb.vhd was successful.
# Compile of riscv_id_tb.vhd was successful.
# Compile of riscv_wb.vhd was successful.
# Compile of riscv_wb_tb.vhd was successful.
# Compile of riscv_DMEM.vhd was successful.
# Compile of riscv_DMEM_tb.vhd was successful.
# Compile of riscv_me_tb.vhd was successful.
# Compile of riscv-ex_tb.vhd was successful.
# 29 compiles, 1 failed with 2 errors.
# Compile of dpm.vhd was successful.
# Compile of riscv_adder.vhd was successful.
# Compile of riscv_alu.vhd was successful.
# Compile of riscv_core_tb.vhd was successful.
# Compile of riscv_pc.vhd was successful.
# Compile of riscv_pkg.vhd was successful.
# Compile of riscv_rf.vhd was successful.
# Compile of riscv_halfadder.vhd was successful.
# Compile of riscv_adder_tb.vhd was successful.
# Compile of riscv_alu_tb.vhdl was successful.
# Compile of riscv_rf_tb.vhd was successful.
# Compile of riscv_pc_tb.vhd was successful.
# Compile of riscv_core.vhd was successful.
# Compile of riscv_fetch.vhd was successful.
# Compile of riscv_fetch_tb.vhd was successful.
# Compile of riscv_id.vhd was successful.
# Compile of riscv_predecode.vhd was successful.
# Compile of riscv_predecode_tb.vhd was successful.
# Compile of riscv_decoder.vhd was successful.
# Compile of riscv_me.vhd was successful.
# Compile of riscv_ex.vhd was successful.
# Compile of riscv_decoder_tb.vhd was successful.
# Compile of riscv_id_tb.vhd was successful.
# Compile of riscv_wb.vhd was successful.
# Compile of riscv_wb_tb.vhd was successful.
# Compile of riscv_DMEM.vhd was successful.
# Compile of riscv_DMEM_tb.vhd was successful.
# Compile of riscv_me_tb.vhd was successful.
# Compile of riscv-ex_tb.vhd was successful.
# 29 compiles, 0 failed with no errors.
vsim -64 work.riscv_core_tb
# vsim -64 work.riscv_core_tb 
# Start time: 14:00:40 on Nov 27,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.math_real(body)
# Loading work.riscv_pkg
# Loading work.riscv_core_tb(tb)#1
# Loading work.dpm(beh)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.riscv_core(beh)#1
# Loading work.riscv_adder(beh)#1
# Loading work.riscv_halfadder(beh)#1
add wave -position end sim:/riscv_core_tb/*
run 1ms
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscv_core_tb/DUT/u_memory/d_mem_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscv_core_tb/DUT/u_execute/ALU_INST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscv_core_tb/MEM0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscv_core_tb/MEM0
vsim -64 work.tb_riscv_pc
# End time: 14:01:05 on Nov 27,2024, Elapsed time: 0:00:25
# Errors: 0, Warnings: 7
# vsim -64 work.tb_riscv_pc 
# Start time: 14:01:05 on Nov 27,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.riscv_pkg
# Loading work.tb_riscv_pc(beh)#1
add wave -position insertpoint sim:/tb_riscv_pc/*
run 1ms
# ** Error: PC reset failed
#    Time: 10 ns  Iteration: 0  Instance: /tb_riscv_pc
# ** Error: PC increment failed
#    Time: 20 ns  Iteration: 0  Instance: /tb_riscv_pc
# ** Error: PC stall failed
#    Time: 30 ns  Iteration: 0  Instance: /tb_riscv_pc
# ** Error: PC increment after stall failed
#    Time: 40 ns  Iteration: 0  Instance: /tb_riscv_pc
# ** Error: PC transfer failed
#    Time: 50 ns  Iteration: 0  Instance: /tb_riscv_pc
# Compile of dpm.vhd was successful.
# Compile of riscv_adder.vhd was successful.
# Compile of riscv_alu.vhd was successful.
# Compile of riscv_core_tb.vhd was successful.
# Compile of riscv_pc.vhd was successful.
# Compile of riscv_pkg.vhd was successful.
# Compile of riscv_rf.vhd was successful.
# Compile of riscv_halfadder.vhd was successful.
# Compile of riscv_adder_tb.vhd was successful.
# Compile of riscv_alu_tb.vhdl was successful.
# Compile of riscv_rf_tb.vhd was successful.
# Compile of riscv_pc_tb.vhd was successful.
# Compile of riscv_core.vhd was successful.
# Compile of riscv_fetch.vhd was successful.
# Compile of riscv_fetch_tb.vhd was successful.
# Compile of riscv_id.vhd was successful.
# Compile of riscv_predecode.vhd was successful.
# Compile of riscv_predecode_tb.vhd was successful.
# Compile of riscv_decoder.vhd was successful.
# Compile of riscv_me.vhd was successful.
# Compile of riscv_ex.vhd was successful.
# Compile of riscv_decoder_tb.vhd was successful.
# Compile of riscv_id_tb.vhd was successful.
# Compile of riscv_wb.vhd was successful.
# Compile of riscv_wb_tb.vhd was successful.
# Compile of riscv_DMEM.vhd was successful.
# Compile of riscv_DMEM_tb.vhd was successful.
# Compile of riscv_me_tb.vhd was successful.
# Compile of riscv-ex_tb.vhd was successful.
# 29 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
run 1ms
# ** Error: PC reset failed
#    Time: 10 ns  Iteration: 0  Instance: /tb_riscv_pc
# ** Error: PC increment failed
#    Time: 20 ns  Iteration: 0  Instance: /tb_riscv_pc
# ** Error: PC stall failed
#    Time: 30 ns  Iteration: 0  Instance: /tb_riscv_pc
# ** Error: PC increment after stall failed
#    Time: 40 ns  Iteration: 0  Instance: /tb_riscv_pc
# ** Error: PC transfer failed
#    Time: 50 ns  Iteration: 0  Instance: /tb_riscv_pc
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# Compile of riscv_pc_tb.vhd was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.riscv_pkg
# Loading work.tb_riscv_pc(beh)#1
run 1ms
# Compile of dpm.vhd was successful.
# Compile of riscv_adder.vhd was successful.
# Compile of riscv_alu.vhd was successful.
# Compile of riscv_core_tb.vhd was successful.
# Compile of riscv_pc.vhd was successful.
# Compile of riscv_pkg.vhd was successful.
# Compile of riscv_rf.vhd was successful.
# Compile of riscv_halfadder.vhd was successful.
# Compile of riscv_adder_tb.vhd was successful.
# Compile of riscv_alu_tb.vhdl was successful.
# Compile of riscv_rf_tb.vhd was successful.
# Compile of riscv_pc_tb.vhd was successful.
# Compile of riscv_core.vhd was successful.
# Compile of riscv_fetch.vhd was successful.
# Compile of riscv_fetch_tb.vhd was successful.
# Compile of riscv_id.vhd was successful.
# Compile of riscv_predecode.vhd was successful.
# Compile of riscv_predecode_tb.vhd was successful.
# Compile of riscv_decoder.vhd was successful.
# Compile of riscv_me.vhd was successful.
# Compile of riscv_ex.vhd was successful.
# Compile of riscv_decoder_tb.vhd was successful.
# Compile of riscv_id_tb.vhd was successful.
# Compile of riscv_wb.vhd was successful.
# Compile of riscv_wb_tb.vhd was successful.
# Compile of riscv_DMEM.vhd was successful.
# Compile of riscv_DMEM_tb.vhd was successful.
# Compile of riscv_me_tb.vhd was successful.
# Compile of riscv-ex_tb.vhd was successful.
# 29 compiles, 0 failed with no errors.
vsim -64 work.riscv_core_tb
# End time: 14:12:32 on Nov 27,2024, Elapsed time: 0:11:27
# Errors: 0, Warnings: 2
# vsim -64 work.riscv_core_tb 
# Start time: 14:12:32 on Nov 27,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.math_real(body)
# Loading work.riscv_pkg
# Loading work.riscv_core_tb(tb)#1
# Loading work.dpm(beh)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.riscv_core(beh)#1
# Loading work.riscv_adder(beh)#1
# Loading work.riscv_halfadder(beh)#1
add wave -position end sim:/riscv_core_tb/*
run 1ms
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscv_core_tb/DUT/u_memory/d_mem_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscv_core_tb/DUT/u_execute/ALU_INST
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscv_core_tb/MEM0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscv_core_tb/MEM0
quit -sim
# End time: 14:13:02 on Nov 27,2024, Elapsed time: 0:00:30
# Errors: 0, Warnings: 5
# Compile of riscv_DMEM.vhd was successful.
vsim -64 work.d_mem_tb
# vsim -64 work.d_mem_tb 
# Start time: 15:02:02 on Nov 27,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.d_mem_tb(tb)#1
add wave -position insertpoint sim:/d_mem_tb/*
run 1ms
# ** Note: All test cases passed!
#    Time: 100 ns  Iteration: 0  Instance: /d_mem_tb
add wave -position insertpoint sim:/d_mem_tb/dut/mem
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
run 1ms
# ** Note: All test cases passed!
#    Time: 100 ns  Iteration: 0  Instance: /d_mem_tb
vsim -64 work.tb_memory
# End time: 15:07:21 on Nov 27,2024, Elapsed time: 0:05:19
# Errors: 0, Warnings: 1
# vsim -64 work.tb_memory 
# Start time: 15:07:21 on Nov 27,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /export/tmp/8304_8/Labs/lab2/sources/riscv_me_tb.vhd(50): (vopt-1130) Port "i_rstn" of entity "memory" is not in the component being instantiated.
# ** Error (suppressible): /export/tmp/8304_8/Labs/lab2/sources/riscv_me_tb.vhd(50): (vopt-1130) Port "i_dmem_read" of entity "memory" is not in the component being instantiated.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 15:07:21 on Nov 27,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# Load canceled
vsim -64 work.tb_memory
# vsim -64 work.tb_memory 
# Start time: 15:07:46 on Nov 27,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /export/tmp/8304_8/Labs/lab2/sources/riscv_me_tb.vhd(50): (vopt-1130) Port "i_rstn" of entity "memory" is not in the component being instantiated.
# ** Error (suppressible): /export/tmp/8304_8/Labs/lab2/sources/riscv_me_tb.vhd(50): (vopt-1130) Port "i_dmem_read" of entity "memory" is not in the component being instantiated.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 15:07:46 on Nov 27,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
