Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Reading design: Lab3Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Lab3Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Lab3Top"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : Lab3Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/CarryGP.vhd" in Library work.
Architecture behavioral of Entity carrygp is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/CarryLA.vhd" in Library work.
Architecture behavioral of Entity carryla is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/Sum.vhd" in Library work.
Architecture behavioral of Entity sum is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/AndGate.vhd" in Library work.
Architecture behavioral of Entity andgate is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/CLA4.vhd" in Library work.
Architecture structural of Entity cla4 is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/mux.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/And4Gate.vhd" in Library work.
Architecture structural of Entity and4gate is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/FSM_Control_Unary.vhd" in Library work.
Architecture behavioral of Entity fsm_control_unary is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/CLA8.vhd" in Library work.
Architecture structural of Entity claddsub8 is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/FSM_Control_Add_Sub.vhd" in Library work.
Architecture behavioral of Entity fsm_control_add_sub is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/mux4x1.vhd" in Library work.
Architecture structural of Entity mux4x1 is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/XnorGate.vhd" in Library work.
Architecture behavioral of Entity xnorgate is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/And8Gate.vhd" in Library work.
Architecture structural of Entity and8gate is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/DFlipFlop.vhd" in Library work.
Architecture behavioral of Entity dflipflop is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/Register8.vhd" in Library work.
Architecture behavioral of Entity register8 is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/FSMStack.vhd" in Library work.
Architecture behavioral of Entity fsmstack is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/FSM_UN_SWAP.vhd" in Library work.
Architecture behavioral of Entity fsm_un_swap is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/FSM_Add_Sub.vhd" in Library work.
Architecture behavioral of Entity fsm_add_sub is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/mux32x8.vhd" in Library work.
Architecture structural of Entity mux32x8 is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/AdderSubtractor.vhd" in Library work.
Architecture structural of Entity addersubtractor is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/UnarySubtractor.vhd" in Library work.
Architecture structural of Entity unarysubtractor is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/FSM_Control_Swap.vhd" in Library work.
Architecture behavioral of Entity fsm_control_swap is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/Decoder2to32.vhd" in Library work.
Architecture behavioral of Entity decoder4to32 is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/mux16x4.vhd" in Library work.
Architecture structural of Entity mux16x4 is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/FSMssd.vhd" in Library work.
Architecture behavioral of Entity fsmssd is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/Counter125K.vhd" in Library work.
Architecture behavioral of Entity counter125k is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/EqualComp7.vhd" in Library work.
Architecture structural of Entity equalcomp7 is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/singlepulsegen.vhd" in Library work.
Architecture behavioral of Entity singlepulsegen is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/debouncer.vhd" in Library work.
Architecture behavioral of Entity debouncer is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/FSMTop.vhd" in Library work.
Entity <fsmtop> compiled.
Entity <fsmtop> (Architecture <structural>) compiled.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/FSM_Mode.vhd" in Library work.
Architecture behavioral of Entity fsm_mode is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/EqualComp5.vhd" in Library work.
Architecture structural of Entity equalcomp5 is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/Counter5bit.vhd" in Library work.
Architecture behavioral of Entity counter5bit is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/MemoryStack.vhd" in Library work.
Architecture memorystack_a of Entity memorystack is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/SRegister2.vhd" in Library work.
Architecture structural of Entity sregister2 is up to date.
ERROR:HDLParsers - Cannot rename dependency database for library "work", file is "xst/work/hdpdeps.ref", Temporary database file "D:\Dropbox\ece\Spring_2017\Advanced Digital Design\Lab\Lab5\Lab5\xst\work\xil_3816_41" will remain.  System error message is:  File exists
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/SSDControl.vhd" in Library work.
Architecture structural of Entity ssdcontrol is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/SSDData.vhd" in Library work.
Architecture structural of Entity ssddata is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/SSDCircuit.vhd" in Library work.
Architecture structural of Entity ssdcircuit is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/StackCircuit.vhd" in Library work.
Architecture structural of Entity stackcircuit is up to date.
Compiling vhdl file "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/Lab3Top.vhd" in Library work.
Architecture behavioral of Entity lab3top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Lab3Top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SSDCircuit> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <StackCircuit> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <SSDControl> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <SSDData> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <singlepulsegen> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <debouncer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FSMTop> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <FSM_Mode> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <EqualComp5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <Counter5bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux32x8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <SRegister2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux16x4> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <FSMssd> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Counter125K> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <EqualComp7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <Decoder4to32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Register8> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FSMStack> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FSM_Un_Swap> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FSM_Add_Sub> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4x1> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <AdderSubtractor> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <UnarySubtractor> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <FSM_Control_Swap> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <XnorGate> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <And8Gate> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <DFlipFlop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FSM_Control_Add_Sub> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CLAddSub8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <FSM_Control_Unary> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <And4Gate> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <AndGate> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CLA4> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <CarryGP> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CarryLA> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Sum> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Lab3Top> in library <work> (Architecture <behavioral>).
Entity <Lab3Top> analyzed. Unit <Lab3Top> generated.

Analyzing Entity <SSDCircuit> in library <work> (Architecture <structural>).
Entity <SSDCircuit> analyzed. Unit <SSDCircuit> generated.

Analyzing Entity <SSDControl> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/SSDControl.vhd" line 88: Unconnected output port 'RC' of component 'Counter125K'.
Entity <SSDControl> analyzed. Unit <SSDControl> generated.

Analyzing Entity <mux16x4> in library <work> (Architecture <structural>).
Entity <mux16x4> analyzed. Unit <mux16x4> generated.

Analyzing Entity <mux4x1> in library <work> (Architecture <structural>).
Entity <mux4x1> analyzed. Unit <mux4x1> generated.

Analyzing Entity <mux> in library <work> (Architecture <behavioral>).
Entity <mux> analyzed. Unit <mux> generated.

Analyzing Entity <FSMssd> in library <work> (Architecture <behavioral>).
Entity <FSMssd> analyzed. Unit <FSMssd> generated.

Analyzing Entity <Counter125K> in library <work> (Architecture <behavioral>).
Entity <Counter125K> analyzed. Unit <Counter125K> generated.

Analyzing Entity <EqualComp7> in library <work> (Architecture <structural>).
Entity <EqualComp7> analyzed. Unit <EqualComp7> generated.

Analyzing Entity <XnorGate> in library <work> (Architecture <behavioral>).
Entity <XnorGate> analyzed. Unit <XnorGate> generated.

Analyzing Entity <And8Gate> in library <work> (Architecture <structural>).
Entity <And8Gate> analyzed. Unit <And8Gate> generated.

Analyzing Entity <And4Gate> in library <work> (Architecture <structural>).
Entity <And4Gate> analyzed. Unit <And4Gate> generated.

Analyzing Entity <AndGate> in library <work> (Architecture <behavioral>).
Entity <AndGate> analyzed. Unit <AndGate> generated.

Analyzing Entity <SSDData> in library <work> (Architecture <structural>).
Entity <SSDData> analyzed. Unit <SSDData> generated.

Analyzing Entity <Decoder4to32> in library <work> (Architecture <behavioral>).
Entity <Decoder4to32> analyzed. Unit <Decoder4to32> generated.

Analyzing Entity <mux32x8> in library <work> (Architecture <structural>).
Entity <mux32x8> analyzed. Unit <mux32x8> generated.

Analyzing Entity <StackCircuit> in library <work> (Architecture <structural>).
WARNING:Xst:2211 - "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/StackCircuit.vhd" line 217: Instantiating black box module <MemoryStack>.
Entity <StackCircuit> analyzed. Unit <StackCircuit> generated.

Analyzing Entity <singlepulsegen> in library <work> (Architecture <behavioral>).
Entity <singlepulsegen> analyzed. Unit <singlepulsegen> generated.

Analyzing Entity <debouncer> in library <work> (Architecture <behavioral>).
Entity <debouncer> analyzed. Unit <debouncer> generated.

Analyzing Entity <FSMTop> in library <work> (Architecture <structural>).
Entity <FSMTop> analyzed. Unit <FSMTop> generated.

Analyzing Entity <Register8> in library <work> (Architecture <behavioral>).
Entity <Register8> analyzed. Unit <Register8> generated.

Analyzing Entity <FSMStack> in library <work> (Architecture <behavioral>).
Entity <FSMStack> analyzed. Unit <FSMStack> generated.

Analyzing Entity <FSM_Un_Swap> in library <work> (Architecture <behavioral>).
Entity <FSM_Un_Swap> analyzed. Unit <FSM_Un_Swap> generated.

Analyzing Entity <FSM_Add_Sub> in library <work> (Architecture <behavioral>).
Entity <FSM_Add_Sub> analyzed. Unit <FSM_Add_Sub> generated.

Analyzing Entity <AdderSubtractor> in library <work> (Architecture <structural>).
Entity <AdderSubtractor> analyzed. Unit <AdderSubtractor> generated.

Analyzing Entity <FSM_Control_Add_Sub> in library <work> (Architecture <behavioral>).
Entity <FSM_Control_Add_Sub> analyzed. Unit <FSM_Control_Add_Sub> generated.

Analyzing Entity <CLAddSub8> in library <work> (Architecture <structural>).
Entity <CLAddSub8> analyzed. Unit <CLAddSub8> generated.

Analyzing Entity <CLA4> in library <work> (Architecture <structural>).
Entity <CLA4> analyzed. Unit <CLA4> generated.

Analyzing Entity <CarryGP> in library <work> (Architecture <behavioral>).
Entity <CarryGP> analyzed. Unit <CarryGP> generated.

Analyzing Entity <CarryLA> in library <work> (Architecture <behavioral>).
Entity <CarryLA> analyzed. Unit <CarryLA> generated.

Analyzing Entity <Sum> in library <work> (Architecture <behavioral>).
Entity <Sum> analyzed. Unit <Sum> generated.

Analyzing Entity <UnarySubtractor> in library <work> (Architecture <structural>).
Entity <UnarySubtractor> analyzed. Unit <UnarySubtractor> generated.

Analyzing Entity <FSM_Control_Unary> in library <work> (Architecture <behavioral>).
Entity <FSM_Control_Unary> analyzed. Unit <FSM_Control_Unary> generated.

Analyzing Entity <FSM_Control_Swap> in library <work> (Architecture <behavioral>).
Entity <FSM_Control_Swap> analyzed. Unit <FSM_Control_Swap> generated.

Analyzing Entity <FSM_Mode> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/FSM_Mode.vhd" line 50: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Ovf>
Entity <FSM_Mode> analyzed. Unit <FSM_Mode> generated.

Analyzing Entity <EqualComp5> in library <work> (Architecture <structural>).
Entity <EqualComp5> analyzed. Unit <EqualComp5> generated.

Analyzing Entity <Counter5bit> in library <work> (Architecture <behavioral>).
Entity <Counter5bit> analyzed. Unit <Counter5bit> generated.

Analyzing Entity <SRegister2> in library <work> (Architecture <structural>).
Entity <SRegister2> analyzed. Unit <SRegister2> generated.

Analyzing Entity <DFlipFlop> in library <work> (Architecture <behavioral>).
Entity <DFlipFlop> analyzed. Unit <DFlipFlop> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <FSMssd>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/FSMssd.vhd".
    Found finite state machine <FSM_0> for signal <currentS>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | an3                                            |
    | Power Up State     | an3                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSMssd> synthesized.


Synthesizing Unit <Counter125K>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/Counter125K.vhd".
    Found 1-bit register for signal <RC>.
    Found 17-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Counter125K> synthesized.


Synthesizing Unit <mux>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/mux.vhd".
Unit <mux> synthesized.


Synthesizing Unit <XnorGate>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/XnorGate.vhd".
    Found 1-bit xor2 for signal <AeqB$xor0000>.
Unit <XnorGate> synthesized.


Synthesizing Unit <AndGate>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/AndGate.vhd".
Unit <AndGate> synthesized.


Synthesizing Unit <Decoder4to32>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/Decoder2to32.vhd".
    Found 16x32-bit ROM for signal <OutVec>.
    Summary:
	inferred   1 ROM(s).
Unit <Decoder4to32> synthesized.


Synthesizing Unit <singlepulsegen>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/singlepulsegen.vhd".
    Found finite state machine <FSM_1> for signal <currentS>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <singlepulsegen> synthesized.


Synthesizing Unit <debouncer>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/debouncer.vhd".
    Found finite state machine <FSM_2> for signal <currentS>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s2                                             |
    | Power Up State     | s2                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <debouncer> synthesized.


Synthesizing Unit <FSM_Mode>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/FSM_Mode.vhd".
    Found finite state machine <FSM_3> for signal <currentS>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | mode0                                          |
    | Power Up State     | mode0                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSM_Mode> synthesized.


Synthesizing Unit <Counter5bit>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/Counter5bit.vhd".
    Found 5-bit updown counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <Counter5bit> synthesized.


Synthesizing Unit <Register8>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/Register8.vhd".
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Register8> synthesized.


Synthesizing Unit <FSMStack>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/FSMStack.vhd".
    Found finite state machine <FSM_4> for signal <currentS>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | empty                                          |
    | Power Up State     | empty                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSMStack> synthesized.


Synthesizing Unit <FSM_Un_Swap>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/FSM_UN_SWAP.vhd".
    Found finite state machine <FSM_5> for signal <currentS>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | nothing                                        |
    | Power Up State     | unary                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSM_Un_Swap> synthesized.


Synthesizing Unit <FSM_Add_Sub>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/FSM_Add_Sub.vhd".
    Found finite state machine <FSM_6> for signal <currentS>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | nothing                                        |
    | Power Up State     | add                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSM_Add_Sub> synthesized.


Synthesizing Unit <FSM_Control_Swap>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/FSM_Control_Swap.vhd".
    Found finite state machine <FSM_7> for signal <currentS>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | nothing                                        |
    | Power Up State     | nothing                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSM_Control_Swap> synthesized.


Synthesizing Unit <FSM_Control_Add_Sub>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/FSM_Control_Add_Sub.vhd".
    Found finite state machine <FSM_8> for signal <currentS>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | nothing                                        |
    | Power Up State     | nothing                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSM_Control_Add_Sub> synthesized.


Synthesizing Unit <CarryGP>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/CarryGP.vhd".
    Found 1-bit xor2 for signal <P>.
Unit <CarryGP> synthesized.


Synthesizing Unit <CarryLA>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/CarryLA.vhd".
Unit <CarryLA> synthesized.


Synthesizing Unit <Sum>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/Sum.vhd".
    Found 1-bit xor3 for signal <S>.
    Summary:
	inferred   1 Xor(s).
Unit <Sum> synthesized.


Synthesizing Unit <FSM_Control_Unary>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/FSM_Control_Unary.vhd".
    Found finite state machine <FSM_9> for signal <currentS>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | nothing                                        |
    | Power Up State     | nothing                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSM_Control_Unary> synthesized.


Synthesizing Unit <DFlipFlop>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/DFlipFlop.vhd".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DFlipFlop> synthesized.


Synthesizing Unit <mux4x1>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/mux4x1.vhd".
Unit <mux4x1> synthesized.


Synthesizing Unit <And4Gate>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/And4Gate.vhd".
Unit <And4Gate> synthesized.


Synthesizing Unit <SRegister2>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/SRegister2.vhd".
WARNING:Xst:647 - Input <LD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <SRegister2> synthesized.


Synthesizing Unit <CLA4>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/CLA4.vhd".
Unit <CLA4> synthesized.


Synthesizing Unit <mux16x4>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/mux16x4.vhd".
Unit <mux16x4> synthesized.


Synthesizing Unit <And8Gate>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/And8Gate.vhd".
Unit <And8Gate> synthesized.


Synthesizing Unit <mux32x8>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/mux32x8.vhd".
Unit <mux32x8> synthesized.


Synthesizing Unit <CLAddSub8>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/CLA8.vhd".
WARNING:Xst:646 - Signal <C<5:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <C<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <Ovf>.
    Found 8-bit xor2 for signal <B_un>.
Unit <CLAddSub8> synthesized.


Synthesizing Unit <SSDData>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/SSDData.vhd".
Unit <SSDData> synthesized.


Synthesizing Unit <EqualComp7>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/EqualComp7.vhd".
Unit <EqualComp7> synthesized.


Synthesizing Unit <EqualComp5>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/EqualComp5.vhd".
Unit <EqualComp5> synthesized.


Synthesizing Unit <AdderSubtractor>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/AdderSubtractor.vhd".
Unit <AdderSubtractor> synthesized.


Synthesizing Unit <UnarySubtractor>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/UnarySubtractor.vhd".
WARNING:Xst:646 - Signal <Ovf> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <UnarySubtractor> synthesized.


Synthesizing Unit <SSDControl>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/SSDControl.vhd".
WARNING:Xst:646 - Signal <CompIn<12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CompIn<10:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CompIn<5:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CompIn<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <SSDControl> synthesized.


Synthesizing Unit <FSMTop>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/FSMTop.vhd".
WARNING:Xst:1780 - Signal <NotLD_Unary> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <FSMTop> synthesized.


Synthesizing Unit <SSDCircuit>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/SSDCircuit.vhd".
Unit <SSDCircuit> synthesized.


Synthesizing Unit <StackCircuit>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/StackCircuit.vhd".
WARNING:Xst:646 - Signal <RC_TOSm1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RC_TOS> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <StackCircuit> synthesized.


Synthesizing Unit <Lab3Top>.
    Related source file is "D:/Dropbox/ece/Spring_2017/Advanced Digital Design/Lab/Lab5/Lab5/Lab3Top.vhd".
Unit <Lab3Top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x32-bit ROM                                         : 1
# Counters                                             : 3
 17-bit up counter                                     : 1
 5-bit updown counter                                  : 2
# Registers                                            : 5
 1-bit register                                        : 3
 8-bit register                                        : 2
# Xors                                                 : 67
 1-bit xor2                                            : 51
 1-bit xor3                                            : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_9> for best encoding.
Optimizing FSM <Stack/FSMTopU/UnarySubtractorU/ControlUnaryU/currentS/FSM> on signal <currentS[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 nothing | 00
 unary   | 01
 wait0   | 10
---------------------
Analyzing FSM <FSM_8> for best encoding.
Optimizing FSM <Stack/FSMTopU/AdderSubtractorU/ControlAddU/currentS/FSM> on signal <currentS[1:8]> with one-hot encoding.
---------------------
 State   | Encoding
---------------------
 nothing | 00000001
 add     | 00000010
 sub     | 00000100
 wait2a  | 00001000
 wait2s  | 00010000
 wait1a  | 00100000
 wait1s  | 01000000
 wait0   | 10000000
---------------------
Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <Stack/FSMTopU/FSM_Control_SwapU/currentS/FSM> on signal <currentS[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 nothing | 00
 swap    | 01
 wait0   | 10
---------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <Stack/FSMTopU/Add_SubU/currentS/FSM> on signal <currentS[1:2]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 add     | 00
 sub     | 11
 nothing | 01
---------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <Stack/FSMTopU/Un_SwapU/currentS/FSM> on signal <currentS[1:2]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 unary   | 00
 swap    | 11
 nothing | 01
---------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <Stack/FSMTopU/StackU/currentS/FSM> on signal <currentS[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 empty | 00
 none  | 01
 full  | 11
 ovf   | 10
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <Stack/ModeU/currentS/FSM> on signal <currentS[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 mode0 | 00
 mode1 | 01
 mode2 | 10
 ov_f  | 11
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <Stack/PulseUp/currentS/FSM> on signal <currentS[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 s2    | 00
 s1    | 01
 s0    | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Stack/PulsePush/currentS/FSM> on signal <currentS[1:3]> with one-hot encoding.
Optimizing FSM <Stack/PulsePop/currentS/FSM> on signal <currentS[1:3]> with one-hot encoding.
Optimizing FSM <Stack/PulseMode/currentS/FSM> on signal <currentS[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 s0    | 001
 s1    | 010
 s2    | 100
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <SSD/controlU/fsmU/currentS/FSM> on signal <currentS[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 an3   | 00
 an2   | 01
 an1   | 10
 an0   | 11
-------------------
Reading core <ipcore_dir/MemoryStack.ngc>.
Loading core <MemoryStack> for timing and area information for instance <MemoryU>.
WARNING:Xst:1290 - Hierarchical block <CGPULoop[3].CGPU> is unconnected in block <CLA4U1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux1> is unconnected in block <Loop1[0].mux0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux1> is unconnected in block <Loop1[1].mux0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux1> is unconnected in block <Loop1[2].mux0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux1> is unconnected in block <Loop1[3].mux0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux1> is unconnected in block <Loop1[4].mux0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux1> is unconnected in block <Loop1[5].mux0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux1> is unconnected in block <Loop1[6].mux0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux1> is unconnected in block <Loop1[7].mux0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Loop1[1].AndU0> is unconnected in block <And4Ub>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Loop1[1].AndU0> is unconnected in block <And4Ub>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux1> is unconnected in block <Loop1[0].mux0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux1> is unconnected in block <Loop1[1].mux0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux1> is unconnected in block <Loop1[2].mux0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux1> is unconnected in block <Loop1[3].mux0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux1> is unconnected in block <Loop1[4].mux0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux1> is unconnected in block <Loop1[5].mux0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux1> is unconnected in block <Loop1[6].mux0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux1> is unconnected in block <Loop1[7].mux0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux1> is unconnected in block <Loop1[0].mux0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux1> is unconnected in block <Loop1[1].mux0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux0> is unconnected in block <Loop1[2].mux0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux0> is unconnected in block <Loop1[3].mux0>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 10
# ROMs                                                 : 1
 16x32-bit ROM                                         : 1
# Counters                                             : 3
 17-bit up counter                                     : 1
 5-bit updown counter                                  : 2
# Registers                                            : 19
 Flip-Flops                                            : 19
# Xors                                                 : 67
 1-bit xor2                                            : 51
 1-bit xor3                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <SSD/controlU/counterU/RC> of sequential type is unconnected in block <Lab3Top>.

Optimizing unit <Lab3Top> ...

Optimizing unit <Register8> ...

Optimizing unit <CLAddSub8> ...

Optimizing unit <FSMTop> ...

Optimizing unit <StackCircuit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Lab3Top, actual ratio is 12.
FlipFlop Stack/ModeU/currentS_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 76
 Flip-Flops                                            : 76

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Lab3Top.ngr
Top Level Output File Name         : Lab3Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 33

Cell Usage :
# BELS                             : 277
#      GND                         : 2
#      INV                         : 1
#      LUT1                        : 16
#      LUT2                        : 38
#      LUT2_D                      : 2
#      LUT2_L                      : 3
#      LUT3                        : 34
#      LUT3_D                      : 6
#      LUT3_L                      : 1
#      LUT4                        : 100
#      LUT4_D                      : 7
#      LUT4_L                      : 12
#      MUXCY                       : 16
#      MUXF5                       : 19
#      MUXF6                       : 1
#      VCC                         : 2
#      XORCY                       : 17
# FlipFlops/Latches                : 76
#      FDC                         : 42
#      FDCE                        : 16
#      FDCPE                       : 10
#      FDP                         : 6
#      FDPE                        : 2
# RAMS                             : 1
#      RAMB16_S36_S36              : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 12
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      119  out of    960    12%  
 Number of Slice Flip Flops:             76  out of   1920     3%  
 Number of 4 input LUTs:                220  out of   1920    11%  
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of     83    39%  
 Number of BRAMs:                         1  out of      4    25%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 77    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Rst                                | IBUF                   | 76    |
N0(XST_GND:G)                      | NONE(Stack/TOS/count_0)| 10    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.582ns (Maximum Frequency: 131.893MHz)
   Minimum input arrival time before clock: 3.504ns
   Maximum output required time after clock: 10.157ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 7.582ns (frequency: 131.893MHz)
  Total number of paths / destination ports: 1733 / 122
-------------------------------------------------------------------------
Delay:               7.582ns (Levels of Logic = 6)
  Source:            Stack/MemoryU/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram (RAM)
  Destination:       Stack/FSMTopU/RegisterU0/Q_6 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: Stack/MemoryU/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram to Stack/FSMTopU/RegisterU0/Q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S36_S36:CLKA->DOA0    9   2.436   0.727  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram (douta<0>)
     end scope: 'Stack/MemoryU'
     LUT3_D:I2->LO         1   0.612   0.103  Stack/FSMTopU/AdderSubtractorU/CLA/CLA4U0/CLAU/C_0_or00001 (N184)
     LUT4:I3->O            4   0.612   0.502  Stack/FSMTopU/AdderSubtractorU/CLA/CLA4U0/CLAU/C_1_or00001 (Stack/FSMTopU/AdderSubtractorU/CLA/CLA4U0/Ctemp<1>)
     LUT4:I3->O            2   0.612   0.383  Stack/FSMTopU/AdderSubtractorU/CLA/CLA4U0/CLAU/C_3_or0000_SW0 (N49)
     LUT4_L:I3->LO         1   0.612   0.103  Stack/FSMTopU/MuxU3/Loop1[6].mux0/mux2/Out0103 (Stack/FSMTopU/MuxU3/Loop1[6].mux0/mux2/Out0103)
     LUT4:I3->O            1   0.612   0.000  Stack/FSMTopU/MuxU3/Loop1[6].mux0/mux2/Out0104 (Stack/FSMTopU/RegisterIn<6>)
     FDCE:D                    0.268          Stack/FSMTopU/RegisterU0/Q_6
    ----------------------------------------
    Total                      7.582ns (5.764ns logic, 1.818ns route)
                                       (76.0% logic, 24.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 25 / 24
-------------------------------------------------------------------------
Offset:              3.504ns (Levels of Logic = 3)
  Source:            Rst (PAD)
  Destination:       Stack/TOS/count_4 (FF)
  Destination Clock: Clk rising

  Data Path: Rst to Stack/TOS/count_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            87   1.106   1.240  Rst_IBUF (Rst_IBUF)
     LUT4:I0->O            1   0.612   0.000  Stack/TOS/count_Q_mux0000<4>1_F (N125)
     MUXF5:I0->O           1   0.278   0.000  Stack/TOS/count_Q_mux0000<4>1 (Stack/TOS/count_Q_mux0000<4>)
     FDCPE:D                   0.268          Stack/TOS/count_4
    ----------------------------------------
    Total                      3.504ns (2.264ns logic, 1.240ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 255 / 19
-------------------------------------------------------------------------
Offset:              10.157ns (Levels of Logic = 6)
  Source:            Stack/ModeU/currentS_FSM_FFd2 (FF)
  Destination:       DataOut<5> (PAD)
  Source Clock:      Clk rising

  Data Path: Stack/ModeU/currentS_FSM_FFd2 to DataOut<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             28   0.514   1.141  Stack/ModeU/currentS_FSM_FFd2 (Stack/ModeU/currentS_FSM_FFd2)
     LUT3:I1->O            2   0.612   0.383  Stack/FSMTopU/MuxU0/mux2/Out0_SW0 (N43)
     LUT4:I3->O            7   0.612   0.605  Stack/FSMTopU/MuxU0/mux2/Out0 (FSMOut<0>)
     LUT4:I3->O            4   0.612   0.568  SSD/dataU/DecOut<20>1 (SSD/dataU/DecOut<20>)
     LUT4:I1->O            1   0.612   0.360  SSD/dataU/muxU/Loop1[5].mux0/mux2/Out055_SW0 (N135)
     LUT4:I3->O            1   0.612   0.357  SSD/dataU/muxU/Loop1[5].mux0/mux2/Out055 (DataOut_5_OBUF)
     OBUF:I->O                 3.169          DataOut_5_OBUF (DataOut<5>)
    ----------------------------------------
    Total                     10.157ns (6.743ns logic, 3.414ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 19.32 secs
 
--> 

Total memory usage is 278776 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :   38 (   0 filtered)
Number of infos    :    0 (   0 filtered)

