vcs +vcs+lic+wait -sverilog -kdb +vc+list +vpi +error+3 +define+VCS+LOG_LV0 +define+PERFECT_MEM_FILE=\"/work/stu/pguo/code/hehecore2/sim/lsu_l1d/mem\" +define+PAGE_TABLE_FILE=\"/work/stu/pguo/code/hehecore2/sim/lsu_l1d/pagetable\" +define+ERROR_LOG_DIR=\"/work/stu/pguo/code/hehecore2/sim/lsu_l1d/logs/vl1d_error.log\" +define+RANDOM_TESTCASE_NUM=70000 +define+MAX_TIME=700000000 +define+SIM_DIR=\"/work/stu/pguo/code/hehecore2/sim/lsu_l1d\" +vcs+loopreport -l /work/stu/pguo/code/hehecore2/sim/lsu_l1d/logs/vl1d_bld.log -CFLAGS /work/stu/pguo/code/hehecore2/sim/lsu_l1d/include  +lint=TFIPC-L -full64 -F /work/stu/pguo/code/hehecore2/flist/lsu_vl1d_test.f -top l1d_test_top -timescale=1ns/1ps -v2k_generate -debug_access+all
