# Verilog Logic Gates

I wanted to get used to practising verilog, especially if I wanted to pursue a hobby or even career in pcb design.

I used iVerilog to compile and run this on linux.

Example of output on an AND Gate
![IMG_3001](https://github.com/user-attachments/assets/7f0f1704-4d3c-4f13-b160-543f89fd3a39)
