
signal_generator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005744  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002920  080058d4  080058d4  000068d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080081f4  080081f4  0000a084  2**0
                  CONTENTS
  4 .ARM          00000008  080081f4  080081f4  000091f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080081fc  080081fc  0000a084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080081fc  080081fc  000091fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008200  08008200  00009200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  08008204  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a084  2**0
                  CONTENTS
 10 .bss          00000668  20000084  20000084  0000a084  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200006ec  200006ec  0000a084  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a084  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d661  00000000  00000000  0000a0b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000020a3  00000000  00000000  00017715  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000df8  00000000  00000000  000197b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ae8  00000000  00000000  0001a5b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021ef7  00000000  00000000  0001b098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000114f6  00000000  00000000  0003cf8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cbb09  00000000  00000000  0004e485  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00119f8e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000040dc  00000000  00000000  00119fd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000052  00000000  00000000  0011e0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000084 	.word	0x20000084
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080058bc 	.word	0x080058bc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000088 	.word	0x20000088
 80001cc:	080058bc 	.word	0x080058bc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2iz>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a14:	d215      	bcs.n	8000a42 <__aeabi_d2iz+0x36>
 8000a16:	d511      	bpl.n	8000a3c <__aeabi_d2iz+0x30>
 8000a18:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d912      	bls.n	8000a48 <__aeabi_d2iz+0x3c>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a32:	fa23 f002 	lsr.w	r0, r3, r2
 8000a36:	bf18      	it	ne
 8000a38:	4240      	negne	r0, r0
 8000a3a:	4770      	bx	lr
 8000a3c:	f04f 0000 	mov.w	r0, #0
 8000a40:	4770      	bx	lr
 8000a42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a46:	d105      	bne.n	8000a54 <__aeabi_d2iz+0x48>
 8000a48:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a4c:	bf08      	it	eq
 8000a4e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_uldivmod>:
 8000a5c:	b953      	cbnz	r3, 8000a74 <__aeabi_uldivmod+0x18>
 8000a5e:	b94a      	cbnz	r2, 8000a74 <__aeabi_uldivmod+0x18>
 8000a60:	2900      	cmp	r1, #0
 8000a62:	bf08      	it	eq
 8000a64:	2800      	cmpeq	r0, #0
 8000a66:	bf1c      	itt	ne
 8000a68:	f04f 31ff 	movne.w	r1, #4294967295
 8000a6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a70:	f000 b96a 	b.w	8000d48 <__aeabi_idiv0>
 8000a74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a7c:	f000 f806 	bl	8000a8c <__udivmoddi4>
 8000a80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a88:	b004      	add	sp, #16
 8000a8a:	4770      	bx	lr

08000a8c <__udivmoddi4>:
 8000a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a90:	9d08      	ldr	r5, [sp, #32]
 8000a92:	460c      	mov	r4, r1
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d14e      	bne.n	8000b36 <__udivmoddi4+0xaa>
 8000a98:	4694      	mov	ip, r2
 8000a9a:	458c      	cmp	ip, r1
 8000a9c:	4686      	mov	lr, r0
 8000a9e:	fab2 f282 	clz	r2, r2
 8000aa2:	d962      	bls.n	8000b6a <__udivmoddi4+0xde>
 8000aa4:	b14a      	cbz	r2, 8000aba <__udivmoddi4+0x2e>
 8000aa6:	f1c2 0320 	rsb	r3, r2, #32
 8000aaa:	4091      	lsls	r1, r2
 8000aac:	fa20 f303 	lsr.w	r3, r0, r3
 8000ab0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ab4:	4319      	orrs	r1, r3
 8000ab6:	fa00 fe02 	lsl.w	lr, r0, r2
 8000aba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000abe:	fa1f f68c 	uxth.w	r6, ip
 8000ac2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000ac6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000aca:	fb07 1114 	mls	r1, r7, r4, r1
 8000ace:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ad2:	fb04 f106 	mul.w	r1, r4, r6
 8000ad6:	4299      	cmp	r1, r3
 8000ad8:	d90a      	bls.n	8000af0 <__udivmoddi4+0x64>
 8000ada:	eb1c 0303 	adds.w	r3, ip, r3
 8000ade:	f104 30ff 	add.w	r0, r4, #4294967295
 8000ae2:	f080 8112 	bcs.w	8000d0a <__udivmoddi4+0x27e>
 8000ae6:	4299      	cmp	r1, r3
 8000ae8:	f240 810f 	bls.w	8000d0a <__udivmoddi4+0x27e>
 8000aec:	3c02      	subs	r4, #2
 8000aee:	4463      	add	r3, ip
 8000af0:	1a59      	subs	r1, r3, r1
 8000af2:	fa1f f38e 	uxth.w	r3, lr
 8000af6:	fbb1 f0f7 	udiv	r0, r1, r7
 8000afa:	fb07 1110 	mls	r1, r7, r0, r1
 8000afe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b02:	fb00 f606 	mul.w	r6, r0, r6
 8000b06:	429e      	cmp	r6, r3
 8000b08:	d90a      	bls.n	8000b20 <__udivmoddi4+0x94>
 8000b0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b0e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b12:	f080 80fc 	bcs.w	8000d0e <__udivmoddi4+0x282>
 8000b16:	429e      	cmp	r6, r3
 8000b18:	f240 80f9 	bls.w	8000d0e <__udivmoddi4+0x282>
 8000b1c:	4463      	add	r3, ip
 8000b1e:	3802      	subs	r0, #2
 8000b20:	1b9b      	subs	r3, r3, r6
 8000b22:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b26:	2100      	movs	r1, #0
 8000b28:	b11d      	cbz	r5, 8000b32 <__udivmoddi4+0xa6>
 8000b2a:	40d3      	lsrs	r3, r2
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	e9c5 3200 	strd	r3, r2, [r5]
 8000b32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b36:	428b      	cmp	r3, r1
 8000b38:	d905      	bls.n	8000b46 <__udivmoddi4+0xba>
 8000b3a:	b10d      	cbz	r5, 8000b40 <__udivmoddi4+0xb4>
 8000b3c:	e9c5 0100 	strd	r0, r1, [r5]
 8000b40:	2100      	movs	r1, #0
 8000b42:	4608      	mov	r0, r1
 8000b44:	e7f5      	b.n	8000b32 <__udivmoddi4+0xa6>
 8000b46:	fab3 f183 	clz	r1, r3
 8000b4a:	2900      	cmp	r1, #0
 8000b4c:	d146      	bne.n	8000bdc <__udivmoddi4+0x150>
 8000b4e:	42a3      	cmp	r3, r4
 8000b50:	d302      	bcc.n	8000b58 <__udivmoddi4+0xcc>
 8000b52:	4290      	cmp	r0, r2
 8000b54:	f0c0 80f0 	bcc.w	8000d38 <__udivmoddi4+0x2ac>
 8000b58:	1a86      	subs	r6, r0, r2
 8000b5a:	eb64 0303 	sbc.w	r3, r4, r3
 8000b5e:	2001      	movs	r0, #1
 8000b60:	2d00      	cmp	r5, #0
 8000b62:	d0e6      	beq.n	8000b32 <__udivmoddi4+0xa6>
 8000b64:	e9c5 6300 	strd	r6, r3, [r5]
 8000b68:	e7e3      	b.n	8000b32 <__udivmoddi4+0xa6>
 8000b6a:	2a00      	cmp	r2, #0
 8000b6c:	f040 8090 	bne.w	8000c90 <__udivmoddi4+0x204>
 8000b70:	eba1 040c 	sub.w	r4, r1, ip
 8000b74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b78:	fa1f f78c 	uxth.w	r7, ip
 8000b7c:	2101      	movs	r1, #1
 8000b7e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000b82:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b86:	fb08 4416 	mls	r4, r8, r6, r4
 8000b8a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000b8e:	fb07 f006 	mul.w	r0, r7, r6
 8000b92:	4298      	cmp	r0, r3
 8000b94:	d908      	bls.n	8000ba8 <__udivmoddi4+0x11c>
 8000b96:	eb1c 0303 	adds.w	r3, ip, r3
 8000b9a:	f106 34ff 	add.w	r4, r6, #4294967295
 8000b9e:	d202      	bcs.n	8000ba6 <__udivmoddi4+0x11a>
 8000ba0:	4298      	cmp	r0, r3
 8000ba2:	f200 80cd 	bhi.w	8000d40 <__udivmoddi4+0x2b4>
 8000ba6:	4626      	mov	r6, r4
 8000ba8:	1a1c      	subs	r4, r3, r0
 8000baa:	fa1f f38e 	uxth.w	r3, lr
 8000bae:	fbb4 f0f8 	udiv	r0, r4, r8
 8000bb2:	fb08 4410 	mls	r4, r8, r0, r4
 8000bb6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bba:	fb00 f707 	mul.w	r7, r0, r7
 8000bbe:	429f      	cmp	r7, r3
 8000bc0:	d908      	bls.n	8000bd4 <__udivmoddi4+0x148>
 8000bc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000bc6:	f100 34ff 	add.w	r4, r0, #4294967295
 8000bca:	d202      	bcs.n	8000bd2 <__udivmoddi4+0x146>
 8000bcc:	429f      	cmp	r7, r3
 8000bce:	f200 80b0 	bhi.w	8000d32 <__udivmoddi4+0x2a6>
 8000bd2:	4620      	mov	r0, r4
 8000bd4:	1bdb      	subs	r3, r3, r7
 8000bd6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000bda:	e7a5      	b.n	8000b28 <__udivmoddi4+0x9c>
 8000bdc:	f1c1 0620 	rsb	r6, r1, #32
 8000be0:	408b      	lsls	r3, r1
 8000be2:	fa22 f706 	lsr.w	r7, r2, r6
 8000be6:	431f      	orrs	r7, r3
 8000be8:	fa20 fc06 	lsr.w	ip, r0, r6
 8000bec:	fa04 f301 	lsl.w	r3, r4, r1
 8000bf0:	ea43 030c 	orr.w	r3, r3, ip
 8000bf4:	40f4      	lsrs	r4, r6
 8000bf6:	fa00 f801 	lsl.w	r8, r0, r1
 8000bfa:	0c38      	lsrs	r0, r7, #16
 8000bfc:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c00:	fbb4 fef0 	udiv	lr, r4, r0
 8000c04:	fa1f fc87 	uxth.w	ip, r7
 8000c08:	fb00 441e 	mls	r4, r0, lr, r4
 8000c0c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c10:	fb0e f90c 	mul.w	r9, lr, ip
 8000c14:	45a1      	cmp	r9, r4
 8000c16:	fa02 f201 	lsl.w	r2, r2, r1
 8000c1a:	d90a      	bls.n	8000c32 <__udivmoddi4+0x1a6>
 8000c1c:	193c      	adds	r4, r7, r4
 8000c1e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000c22:	f080 8084 	bcs.w	8000d2e <__udivmoddi4+0x2a2>
 8000c26:	45a1      	cmp	r9, r4
 8000c28:	f240 8081 	bls.w	8000d2e <__udivmoddi4+0x2a2>
 8000c2c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c30:	443c      	add	r4, r7
 8000c32:	eba4 0409 	sub.w	r4, r4, r9
 8000c36:	fa1f f983 	uxth.w	r9, r3
 8000c3a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000c3e:	fb00 4413 	mls	r4, r0, r3, r4
 8000c42:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c46:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c4a:	45a4      	cmp	ip, r4
 8000c4c:	d907      	bls.n	8000c5e <__udivmoddi4+0x1d2>
 8000c4e:	193c      	adds	r4, r7, r4
 8000c50:	f103 30ff 	add.w	r0, r3, #4294967295
 8000c54:	d267      	bcs.n	8000d26 <__udivmoddi4+0x29a>
 8000c56:	45a4      	cmp	ip, r4
 8000c58:	d965      	bls.n	8000d26 <__udivmoddi4+0x29a>
 8000c5a:	3b02      	subs	r3, #2
 8000c5c:	443c      	add	r4, r7
 8000c5e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000c62:	fba0 9302 	umull	r9, r3, r0, r2
 8000c66:	eba4 040c 	sub.w	r4, r4, ip
 8000c6a:	429c      	cmp	r4, r3
 8000c6c:	46ce      	mov	lr, r9
 8000c6e:	469c      	mov	ip, r3
 8000c70:	d351      	bcc.n	8000d16 <__udivmoddi4+0x28a>
 8000c72:	d04e      	beq.n	8000d12 <__udivmoddi4+0x286>
 8000c74:	b155      	cbz	r5, 8000c8c <__udivmoddi4+0x200>
 8000c76:	ebb8 030e 	subs.w	r3, r8, lr
 8000c7a:	eb64 040c 	sbc.w	r4, r4, ip
 8000c7e:	fa04 f606 	lsl.w	r6, r4, r6
 8000c82:	40cb      	lsrs	r3, r1
 8000c84:	431e      	orrs	r6, r3
 8000c86:	40cc      	lsrs	r4, r1
 8000c88:	e9c5 6400 	strd	r6, r4, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	e750      	b.n	8000b32 <__udivmoddi4+0xa6>
 8000c90:	f1c2 0320 	rsb	r3, r2, #32
 8000c94:	fa20 f103 	lsr.w	r1, r0, r3
 8000c98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c9c:	fa24 f303 	lsr.w	r3, r4, r3
 8000ca0:	4094      	lsls	r4, r2
 8000ca2:	430c      	orrs	r4, r1
 8000ca4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ca8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cac:	fa1f f78c 	uxth.w	r7, ip
 8000cb0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cb4:	fb08 3110 	mls	r1, r8, r0, r3
 8000cb8:	0c23      	lsrs	r3, r4, #16
 8000cba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbe:	fb00 f107 	mul.w	r1, r0, r7
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d908      	bls.n	8000cd8 <__udivmoddi4+0x24c>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f100 36ff 	add.w	r6, r0, #4294967295
 8000cce:	d22c      	bcs.n	8000d2a <__udivmoddi4+0x29e>
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d92a      	bls.n	8000d2a <__udivmoddi4+0x29e>
 8000cd4:	3802      	subs	r0, #2
 8000cd6:	4463      	add	r3, ip
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ce0:	fb08 3311 	mls	r3, r8, r1, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb01 f307 	mul.w	r3, r1, r7
 8000cec:	42a3      	cmp	r3, r4
 8000cee:	d908      	bls.n	8000d02 <__udivmoddi4+0x276>
 8000cf0:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf4:	f101 36ff 	add.w	r6, r1, #4294967295
 8000cf8:	d213      	bcs.n	8000d22 <__udivmoddi4+0x296>
 8000cfa:	42a3      	cmp	r3, r4
 8000cfc:	d911      	bls.n	8000d22 <__udivmoddi4+0x296>
 8000cfe:	3902      	subs	r1, #2
 8000d00:	4464      	add	r4, ip
 8000d02:	1ae4      	subs	r4, r4, r3
 8000d04:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d08:	e739      	b.n	8000b7e <__udivmoddi4+0xf2>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	e6f0      	b.n	8000af0 <__udivmoddi4+0x64>
 8000d0e:	4608      	mov	r0, r1
 8000d10:	e706      	b.n	8000b20 <__udivmoddi4+0x94>
 8000d12:	45c8      	cmp	r8, r9
 8000d14:	d2ae      	bcs.n	8000c74 <__udivmoddi4+0x1e8>
 8000d16:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d1a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d1e:	3801      	subs	r0, #1
 8000d20:	e7a8      	b.n	8000c74 <__udivmoddi4+0x1e8>
 8000d22:	4631      	mov	r1, r6
 8000d24:	e7ed      	b.n	8000d02 <__udivmoddi4+0x276>
 8000d26:	4603      	mov	r3, r0
 8000d28:	e799      	b.n	8000c5e <__udivmoddi4+0x1d2>
 8000d2a:	4630      	mov	r0, r6
 8000d2c:	e7d4      	b.n	8000cd8 <__udivmoddi4+0x24c>
 8000d2e:	46d6      	mov	lr, sl
 8000d30:	e77f      	b.n	8000c32 <__udivmoddi4+0x1a6>
 8000d32:	4463      	add	r3, ip
 8000d34:	3802      	subs	r0, #2
 8000d36:	e74d      	b.n	8000bd4 <__udivmoddi4+0x148>
 8000d38:	4606      	mov	r6, r0
 8000d3a:	4623      	mov	r3, r4
 8000d3c:	4608      	mov	r0, r1
 8000d3e:	e70f      	b.n	8000b60 <__udivmoddi4+0xd4>
 8000d40:	3e02      	subs	r6, #2
 8000d42:	4463      	add	r3, ip
 8000d44:	e730      	b.n	8000ba8 <__udivmoddi4+0x11c>
 8000d46:	bf00      	nop

08000d48 <__aeabi_idiv0>:
 8000d48:	4770      	bx	lr
 8000d4a:	bf00      	nop

08000d4c <programInitilalization>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void programInitilalization(){
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
	SSD1306_Init(); // initialise the display
 8000d50:	f000 fd10 	bl	8001774 <SSD1306_Init>
	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8000d54:	213c      	movs	r1, #60	@ 0x3c
 8000d56:	4808      	ldr	r0, [pc, #32]	@ (8000d78 <programInitilalization+0x2c>)
 8000d58:	f003 fb66 	bl	8004428 <HAL_TIM_Encoder_Start>
	HAL_GPIO_WritePin(output_OFF_GPIO_Port, output_OFF_Pin, 1);
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d62:	4806      	ldr	r0, [pc, #24]	@ (8000d7c <programInitilalization+0x30>)
 8000d64:	f001 fe70 	bl	8002a48 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(output_ON_GPIO_Port, output_ON_Pin, 0);
 8000d68:	2200      	movs	r2, #0
 8000d6a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d6e:	4803      	ldr	r0, [pc, #12]	@ (8000d7c <programInitilalization+0x30>)
 8000d70:	f001 fe6a 	bl	8002a48 <HAL_GPIO_WritePin>
}
 8000d74:	bf00      	nop
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	200000f4 	.word	0x200000f4
 8000d7c:	40020c00 	.word	0x40020c00

08000d80 <programStartMessage>:
void programStartMessage(){
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b084      	sub	sp, #16
 8000d84:	af04      	add	r7, sp, #16
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8000d86:	2000      	movs	r0, #0
 8000d88:	f000 fde6 	bl	8001958 <SSD1306_Fill>
	SSD1306_DrawFilledTriangle(64, 10, 30, 44, 100, 44, SSD1306_COLOR_WHITE);
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	9302      	str	r3, [sp, #8]
 8000d90:	232c      	movs	r3, #44	@ 0x2c
 8000d92:	9301      	str	r3, [sp, #4]
 8000d94:	2364      	movs	r3, #100	@ 0x64
 8000d96:	9300      	str	r3, [sp, #0]
 8000d98:	232c      	movs	r3, #44	@ 0x2c
 8000d9a:	221e      	movs	r2, #30
 8000d9c:	210a      	movs	r1, #10
 8000d9e:	2040      	movs	r0, #64	@ 0x40
 8000da0:	f001 f806 	bl	8001db0 <SSD1306_DrawFilledTriangle>
	SSD1306_UpdateScreen();
 8000da4:	f000 fdaa 	bl	80018fc <SSD1306_UpdateScreen>
	HAL_Delay(2000);
 8000da8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000dac:	f001 fb8e 	bl	80024cc <HAL_Delay>
	SSD1306_Clear();
 8000db0:	f001 f8c0 	bl	8001f34 <SSD1306_Clear>

	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8000db4:	2000      	movs	r0, #0
 8000db6:	f000 fdcf 	bl	8001958 <SSD1306_Fill>
	SSD1306_GotoXY(25, 0);
 8000dba:	2100      	movs	r1, #0
 8000dbc:	2019      	movs	r0, #25
 8000dbe:	f000 fe43 	bl	8001a48 <SSD1306_GotoXY>
	SSD1306_Puts("SILICON", &Font_11x18, SSD1306_COLOR_WHITE);
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	490f      	ldr	r1, [pc, #60]	@ (8000e04 <programStartMessage+0x84>)
 8000dc6:	4810      	ldr	r0, [pc, #64]	@ (8000e08 <programStartMessage+0x88>)
 8000dc8:	f000 fed2 	bl	8001b70 <SSD1306_Puts>
	SSD1306_GotoXY(40, 25);
 8000dcc:	2119      	movs	r1, #25
 8000dce:	2028      	movs	r0, #40	@ 0x28
 8000dd0:	f000 fe3a 	bl	8001a48 <SSD1306_GotoXY>
	SSD1306_Puts("ROOM", &Font_11x18, SSD1306_COLOR_WHITE);
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	490b      	ldr	r1, [pc, #44]	@ (8000e04 <programStartMessage+0x84>)
 8000dd8:	480c      	ldr	r0, [pc, #48]	@ (8000e0c <programStartMessage+0x8c>)
 8000dda:	f000 fec9 	bl	8001b70 <SSD1306_Puts>
	SSD1306_GotoXY(0, 50);
 8000dde:	2132      	movs	r1, #50	@ 0x32
 8000de0:	2000      	movs	r0, #0
 8000de2:	f000 fe31 	bl	8001a48 <SSD1306_GotoXY>
	SSD1306_Puts("DON'T FORGET SUB !!!!", &Font_7x10, SSD1306_COLOR_WHITE);
 8000de6:	2201      	movs	r2, #1
 8000de8:	4909      	ldr	r1, [pc, #36]	@ (8000e10 <programStartMessage+0x90>)
 8000dea:	480a      	ldr	r0, [pc, #40]	@ (8000e14 <programStartMessage+0x94>)
 8000dec:	f000 fec0 	bl	8001b70 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 8000df0:	f000 fd84 	bl	80018fc <SSD1306_UpdateScreen>
	HAL_Delay(2000);
 8000df4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000df8:	f001 fb68 	bl	80024cc <HAL_Delay>
}
 8000dfc:	bf00      	nop
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	20000008 	.word	0x20000008
 8000e08:	080058d4 	.word	0x080058d4
 8000e0c:	080058dc 	.word	0x080058dc
 8000e10:	20000000 	.word	0x20000000
 8000e14:	080058e4 	.word	0x080058e4

08000e18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e1c:	f001 fae4 	bl	80023e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e20:	f000 f810 	bl	8000e44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e24:	f000 f976 	bl	8001114 <MX_GPIO_Init>
  MX_TIM4_Init();
 8000e28:	f000 f8fc 	bl	8001024 <MX_TIM4_Init>
  MX_I2C1_Init();
 8000e2c:	f000 f874 	bl	8000f18 <MX_I2C1_Init>
  MX_TIM1_Init();
 8000e30:	f000 f8a0 	bl	8000f74 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  programInitilalization();
 8000e34:	f7ff ff8a 	bl	8000d4c <programInitilalization>
  programStartMessage();
 8000e38:	f7ff ffa2 	bl	8000d80 <programStartMessage>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  handleMenuNavigation();
 8000e3c:	f000 fa40 	bl	80012c0 <handleMenuNavigation>
 8000e40:	e7fc      	b.n	8000e3c <main+0x24>
	...

08000e44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b094      	sub	sp, #80	@ 0x50
 8000e48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e4a:	f107 0320 	add.w	r3, r7, #32
 8000e4e:	2230      	movs	r2, #48	@ 0x30
 8000e50:	2100      	movs	r1, #0
 8000e52:	4618      	mov	r0, r3
 8000e54:	f004 f8b2 	bl	8004fbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e58:	f107 030c 	add.w	r3, r7, #12
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	601a      	str	r2, [r3, #0]
 8000e60:	605a      	str	r2, [r3, #4]
 8000e62:	609a      	str	r2, [r3, #8]
 8000e64:	60da      	str	r2, [r3, #12]
 8000e66:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e68:	2300      	movs	r3, #0
 8000e6a:	60bb      	str	r3, [r7, #8]
 8000e6c:	4b28      	ldr	r3, [pc, #160]	@ (8000f10 <SystemClock_Config+0xcc>)
 8000e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e70:	4a27      	ldr	r2, [pc, #156]	@ (8000f10 <SystemClock_Config+0xcc>)
 8000e72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e76:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e78:	4b25      	ldr	r3, [pc, #148]	@ (8000f10 <SystemClock_Config+0xcc>)
 8000e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e80:	60bb      	str	r3, [r7, #8]
 8000e82:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e84:	2300      	movs	r3, #0
 8000e86:	607b      	str	r3, [r7, #4]
 8000e88:	4b22      	ldr	r3, [pc, #136]	@ (8000f14 <SystemClock_Config+0xd0>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4a21      	ldr	r2, [pc, #132]	@ (8000f14 <SystemClock_Config+0xd0>)
 8000e8e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e92:	6013      	str	r3, [r2, #0]
 8000e94:	4b1f      	ldr	r3, [pc, #124]	@ (8000f14 <SystemClock_Config+0xd0>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e9c:	607b      	str	r3, [r7, #4]
 8000e9e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ea4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ea8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000eaa:	2302      	movs	r3, #2
 8000eac:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000eae:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000eb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000eb4:	2304      	movs	r3, #4
 8000eb6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 80;
 8000eb8:	2350      	movs	r3, #80	@ 0x50
 8000eba:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ebc:	2302      	movs	r3, #2
 8000ebe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000ec0:	2307      	movs	r3, #7
 8000ec2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ec4:	f107 0320 	add.w	r3, r7, #32
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f002 fba3 	bl	8003614 <HAL_RCC_OscConfig>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000ed4:	f000 f9aa 	bl	800122c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ed8:	230f      	movs	r3, #15
 8000eda:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000edc:	2302      	movs	r3, #2
 8000ede:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ee4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ee8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000eea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000eee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ef0:	f107 030c 	add.w	r3, r7, #12
 8000ef4:	2102      	movs	r1, #2
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f002 fe04 	bl	8003b04 <HAL_RCC_ClockConfig>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d001      	beq.n	8000f06 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000f02:	f000 f993 	bl	800122c <Error_Handler>
  }
}
 8000f06:	bf00      	nop
 8000f08:	3750      	adds	r7, #80	@ 0x50
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	40023800 	.word	0x40023800
 8000f14:	40007000 	.word	0x40007000

08000f18 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f1c:	4b12      	ldr	r3, [pc, #72]	@ (8000f68 <MX_I2C1_Init+0x50>)
 8000f1e:	4a13      	ldr	r2, [pc, #76]	@ (8000f6c <MX_I2C1_Init+0x54>)
 8000f20:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000f22:	4b11      	ldr	r3, [pc, #68]	@ (8000f68 <MX_I2C1_Init+0x50>)
 8000f24:	4a12      	ldr	r2, [pc, #72]	@ (8000f70 <MX_I2C1_Init+0x58>)
 8000f26:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f28:	4b0f      	ldr	r3, [pc, #60]	@ (8000f68 <MX_I2C1_Init+0x50>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000f2e:	4b0e      	ldr	r3, [pc, #56]	@ (8000f68 <MX_I2C1_Init+0x50>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f34:	4b0c      	ldr	r3, [pc, #48]	@ (8000f68 <MX_I2C1_Init+0x50>)
 8000f36:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f3a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f3c:	4b0a      	ldr	r3, [pc, #40]	@ (8000f68 <MX_I2C1_Init+0x50>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000f42:	4b09      	ldr	r3, [pc, #36]	@ (8000f68 <MX_I2C1_Init+0x50>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f48:	4b07      	ldr	r3, [pc, #28]	@ (8000f68 <MX_I2C1_Init+0x50>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f4e:	4b06      	ldr	r3, [pc, #24]	@ (8000f68 <MX_I2C1_Init+0x50>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f54:	4804      	ldr	r0, [pc, #16]	@ (8000f68 <MX_I2C1_Init+0x50>)
 8000f56:	f001 fd91 	bl	8002a7c <HAL_I2C_Init>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000f60:	f000 f964 	bl	800122c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000f64:	bf00      	nop
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	200000a0 	.word	0x200000a0
 8000f6c:	40005400 	.word	0x40005400
 8000f70:	00061a80 	.word	0x00061a80

08000f74 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b08c      	sub	sp, #48	@ 0x30
 8000f78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000f7a:	f107 030c 	add.w	r3, r7, #12
 8000f7e:	2224      	movs	r2, #36	@ 0x24
 8000f80:	2100      	movs	r1, #0
 8000f82:	4618      	mov	r0, r3
 8000f84:	f004 f81a 	bl	8004fbc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f88:	1d3b      	adds	r3, r7, #4
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	601a      	str	r2, [r3, #0]
 8000f8e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000f90:	4b22      	ldr	r3, [pc, #136]	@ (800101c <MX_TIM1_Init+0xa8>)
 8000f92:	4a23      	ldr	r2, [pc, #140]	@ (8001020 <MX_TIM1_Init+0xac>)
 8000f94:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000f96:	4b21      	ldr	r3, [pc, #132]	@ (800101c <MX_TIM1_Init+0xa8>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f9c:	4b1f      	ldr	r3, [pc, #124]	@ (800101c <MX_TIM1_Init+0xa8>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000fa2:	4b1e      	ldr	r3, [pc, #120]	@ (800101c <MX_TIM1_Init+0xa8>)
 8000fa4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000fa8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000faa:	4b1c      	ldr	r3, [pc, #112]	@ (800101c <MX_TIM1_Init+0xa8>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000fb0:	4b1a      	ldr	r3, [pc, #104]	@ (800101c <MX_TIM1_Init+0xa8>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000fb6:	4b19      	ldr	r3, [pc, #100]	@ (800101c <MX_TIM1_Init+0xa8>)
 8000fb8:	2280      	movs	r2, #128	@ 0x80
 8000fba:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000fbc:	2303      	movs	r3, #3
 8000fbe:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8000fcc:	230a      	movs	r3, #10
 8000fce:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8000fdc:	230a      	movs	r3, #10
 8000fde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8000fe0:	f107 030c 	add.w	r3, r7, #12
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	480d      	ldr	r0, [pc, #52]	@ (800101c <MX_TIM1_Init+0xa8>)
 8000fe8:	f003 f978 	bl	80042dc <HAL_TIM_Encoder_Init>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8000ff2:	f000 f91b 	bl	800122c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000ffe:	1d3b      	adds	r3, r7, #4
 8001000:	4619      	mov	r1, r3
 8001002:	4806      	ldr	r0, [pc, #24]	@ (800101c <MX_TIM1_Init+0xa8>)
 8001004:	f003 ff3e 	bl	8004e84 <HAL_TIMEx_MasterConfigSynchronization>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d001      	beq.n	8001012 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800100e:	f000 f90d 	bl	800122c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001012:	bf00      	nop
 8001014:	3730      	adds	r7, #48	@ 0x30
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	200000f4 	.word	0x200000f4
 8001020:	40010000 	.word	0x40010000

08001024 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b08e      	sub	sp, #56	@ 0x38
 8001028:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800102a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800102e:	2200      	movs	r2, #0
 8001030:	601a      	str	r2, [r3, #0]
 8001032:	605a      	str	r2, [r3, #4]
 8001034:	609a      	str	r2, [r3, #8]
 8001036:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001038:	f107 0320 	add.w	r3, r7, #32
 800103c:	2200      	movs	r2, #0
 800103e:	601a      	str	r2, [r3, #0]
 8001040:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001042:	1d3b      	adds	r3, r7, #4
 8001044:	2200      	movs	r2, #0
 8001046:	601a      	str	r2, [r3, #0]
 8001048:	605a      	str	r2, [r3, #4]
 800104a:	609a      	str	r2, [r3, #8]
 800104c:	60da      	str	r2, [r3, #12]
 800104e:	611a      	str	r2, [r3, #16]
 8001050:	615a      	str	r2, [r3, #20]
 8001052:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001054:	4b2d      	ldr	r3, [pc, #180]	@ (800110c <MX_TIM4_Init+0xe8>)
 8001056:	4a2e      	ldr	r2, [pc, #184]	@ (8001110 <MX_TIM4_Init+0xec>)
 8001058:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 80-1;
 800105a:	4b2c      	ldr	r3, [pc, #176]	@ (800110c <MX_TIM4_Init+0xe8>)
 800105c:	224f      	movs	r2, #79	@ 0x4f
 800105e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001060:	4b2a      	ldr	r3, [pc, #168]	@ (800110c <MX_TIM4_Init+0xe8>)
 8001062:	2200      	movs	r2, #0
 8001064:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 8001066:	4b29      	ldr	r3, [pc, #164]	@ (800110c <MX_TIM4_Init+0xe8>)
 8001068:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800106c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800106e:	4b27      	ldr	r3, [pc, #156]	@ (800110c <MX_TIM4_Init+0xe8>)
 8001070:	2200      	movs	r2, #0
 8001072:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001074:	4b25      	ldr	r3, [pc, #148]	@ (800110c <MX_TIM4_Init+0xe8>)
 8001076:	2200      	movs	r2, #0
 8001078:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800107a:	4824      	ldr	r0, [pc, #144]	@ (800110c <MX_TIM4_Init+0xe8>)
 800107c:	f002 ff4e 	bl	8003f1c <HAL_TIM_Base_Init>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001086:	f000 f8d1 	bl	800122c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800108a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800108e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001090:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001094:	4619      	mov	r1, r3
 8001096:	481d      	ldr	r0, [pc, #116]	@ (800110c <MX_TIM4_Init+0xe8>)
 8001098:	f003 fb16 	bl	80046c8 <HAL_TIM_ConfigClockSource>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80010a2:	f000 f8c3 	bl	800122c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80010a6:	4819      	ldr	r0, [pc, #100]	@ (800110c <MX_TIM4_Init+0xe8>)
 80010a8:	f002 ff87 	bl	8003fba <HAL_TIM_PWM_Init>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80010b2:	f000 f8bb 	bl	800122c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010b6:	2300      	movs	r3, #0
 80010b8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010ba:	2300      	movs	r3, #0
 80010bc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80010be:	f107 0320 	add.w	r3, r7, #32
 80010c2:	4619      	mov	r1, r3
 80010c4:	4811      	ldr	r0, [pc, #68]	@ (800110c <MX_TIM4_Init+0xe8>)
 80010c6:	f003 fedd 	bl	8004e84 <HAL_TIMEx_MasterConfigSynchronization>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80010d0:	f000 f8ac 	bl	800122c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010d4:	2360      	movs	r3, #96	@ 0x60
 80010d6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 80010d8:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80010dc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010de:	2300      	movs	r3, #0
 80010e0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010e2:	2300      	movs	r3, #0
 80010e4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010e6:	1d3b      	adds	r3, r7, #4
 80010e8:	2200      	movs	r2, #0
 80010ea:	4619      	mov	r1, r3
 80010ec:	4807      	ldr	r0, [pc, #28]	@ (800110c <MX_TIM4_Init+0xe8>)
 80010ee:	f003 fa29 	bl	8004544 <HAL_TIM_PWM_ConfigChannel>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 80010f8:	f000 f898 	bl	800122c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80010fc:	4803      	ldr	r0, [pc, #12]	@ (800110c <MX_TIM4_Init+0xe8>)
 80010fe:	f001 f897 	bl	8002230 <HAL_TIM_MspPostInit>

}
 8001102:	bf00      	nop
 8001104:	3738      	adds	r7, #56	@ 0x38
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	2000013c 	.word	0x2000013c
 8001110:	40000800 	.word	0x40000800

08001114 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b08a      	sub	sp, #40	@ 0x28
 8001118:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800111a:	f107 0314 	add.w	r3, r7, #20
 800111e:	2200      	movs	r2, #0
 8001120:	601a      	str	r2, [r3, #0]
 8001122:	605a      	str	r2, [r3, #4]
 8001124:	609a      	str	r2, [r3, #8]
 8001126:	60da      	str	r2, [r3, #12]
 8001128:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800112a:	2300      	movs	r3, #0
 800112c:	613b      	str	r3, [r7, #16]
 800112e:	4b3b      	ldr	r3, [pc, #236]	@ (800121c <MX_GPIO_Init+0x108>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001132:	4a3a      	ldr	r2, [pc, #232]	@ (800121c <MX_GPIO_Init+0x108>)
 8001134:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001138:	6313      	str	r3, [r2, #48]	@ 0x30
 800113a:	4b38      	ldr	r3, [pc, #224]	@ (800121c <MX_GPIO_Init+0x108>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001142:	613b      	str	r3, [r7, #16]
 8001144:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001146:	2300      	movs	r3, #0
 8001148:	60fb      	str	r3, [r7, #12]
 800114a:	4b34      	ldr	r3, [pc, #208]	@ (800121c <MX_GPIO_Init+0x108>)
 800114c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114e:	4a33      	ldr	r2, [pc, #204]	@ (800121c <MX_GPIO_Init+0x108>)
 8001150:	f043 0301 	orr.w	r3, r3, #1
 8001154:	6313      	str	r3, [r2, #48]	@ 0x30
 8001156:	4b31      	ldr	r3, [pc, #196]	@ (800121c <MX_GPIO_Init+0x108>)
 8001158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115a:	f003 0301 	and.w	r3, r3, #1
 800115e:	60fb      	str	r3, [r7, #12]
 8001160:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001162:	2300      	movs	r3, #0
 8001164:	60bb      	str	r3, [r7, #8]
 8001166:	4b2d      	ldr	r3, [pc, #180]	@ (800121c <MX_GPIO_Init+0x108>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116a:	4a2c      	ldr	r2, [pc, #176]	@ (800121c <MX_GPIO_Init+0x108>)
 800116c:	f043 0310 	orr.w	r3, r3, #16
 8001170:	6313      	str	r3, [r2, #48]	@ 0x30
 8001172:	4b2a      	ldr	r3, [pc, #168]	@ (800121c <MX_GPIO_Init+0x108>)
 8001174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001176:	f003 0310 	and.w	r3, r3, #16
 800117a:	60bb      	str	r3, [r7, #8]
 800117c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800117e:	2300      	movs	r3, #0
 8001180:	607b      	str	r3, [r7, #4]
 8001182:	4b26      	ldr	r3, [pc, #152]	@ (800121c <MX_GPIO_Init+0x108>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001186:	4a25      	ldr	r2, [pc, #148]	@ (800121c <MX_GPIO_Init+0x108>)
 8001188:	f043 0308 	orr.w	r3, r3, #8
 800118c:	6313      	str	r3, [r2, #48]	@ 0x30
 800118e:	4b23      	ldr	r3, [pc, #140]	@ (800121c <MX_GPIO_Init+0x108>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001192:	f003 0308 	and.w	r3, r3, #8
 8001196:	607b      	str	r3, [r7, #4]
 8001198:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800119a:	2300      	movs	r3, #0
 800119c:	603b      	str	r3, [r7, #0]
 800119e:	4b1f      	ldr	r3, [pc, #124]	@ (800121c <MX_GPIO_Init+0x108>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a2:	4a1e      	ldr	r2, [pc, #120]	@ (800121c <MX_GPIO_Init+0x108>)
 80011a4:	f043 0302 	orr.w	r3, r3, #2
 80011a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011aa:	4b1c      	ldr	r3, [pc, #112]	@ (800121c <MX_GPIO_Init+0x108>)
 80011ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ae:	f003 0302 	and.w	r3, r3, #2
 80011b2:	603b      	str	r3, [r7, #0]
 80011b4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, output_OFF_Pin|output_ON_Pin, GPIO_PIN_RESET);
 80011b6:	2200      	movs	r2, #0
 80011b8:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 80011bc:	4818      	ldr	r0, [pc, #96]	@ (8001220 <MX_GPIO_Init+0x10c>)
 80011be:	f001 fc43 	bl	8002a48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OnOffButton_Pin */
  GPIO_InitStruct.Pin = OnOffButton_Pin;
 80011c2:	2301      	movs	r3, #1
 80011c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011c6:	2300      	movs	r3, #0
 80011c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011ca:	2302      	movs	r3, #2
 80011cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(OnOffButton_GPIO_Port, &GPIO_InitStruct);
 80011ce:	f107 0314 	add.w	r3, r7, #20
 80011d2:	4619      	mov	r1, r3
 80011d4:	4813      	ldr	r0, [pc, #76]	@ (8001224 <MX_GPIO_Init+0x110>)
 80011d6:	f001 fa83 	bl	80026e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : select_Pin */
  GPIO_InitStruct.Pin = select_Pin;
 80011da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011e0:	2300      	movs	r3, #0
 80011e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011e4:	2301      	movs	r3, #1
 80011e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(select_GPIO_Port, &GPIO_InitStruct);
 80011e8:	f107 0314 	add.w	r3, r7, #20
 80011ec:	4619      	mov	r1, r3
 80011ee:	480e      	ldr	r0, [pc, #56]	@ (8001228 <MX_GPIO_Init+0x114>)
 80011f0:	f001 fa76 	bl	80026e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : output_OFF_Pin output_ON_Pin */
  GPIO_InitStruct.Pin = output_OFF_Pin|output_ON_Pin;
 80011f4:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80011f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011fa:	2301      	movs	r3, #1
 80011fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fe:	2300      	movs	r3, #0
 8001200:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001202:	2300      	movs	r3, #0
 8001204:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001206:	f107 0314 	add.w	r3, r7, #20
 800120a:	4619      	mov	r1, r3
 800120c:	4804      	ldr	r0, [pc, #16]	@ (8001220 <MX_GPIO_Init+0x10c>)
 800120e:	f001 fa67 	bl	80026e0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001212:	bf00      	nop
 8001214:	3728      	adds	r7, #40	@ 0x28
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	40023800 	.word	0x40023800
 8001220:	40020c00 	.word	0x40020c00
 8001224:	40020000 	.word	0x40020000
 8001228:	40021000 	.word	0x40021000

0800122c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001230:	b672      	cpsid	i
}
 8001232:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001234:	bf00      	nop
 8001236:	e7fd      	b.n	8001234 <Error_Handler+0x8>

08001238 <printMenuItems>:
uint32_t encoderValue = 0;
uint32_t frequency = 0;
uint32_t duty = 0;
uint8_t onoff_flag = 1;

void printMenuItems(uint8_t menuCount) {
 8001238:	b580      	push	{r7, lr}
 800123a:	b084      	sub	sp, #16
 800123c:	af00      	add	r7, sp, #0
 800123e:	4603      	mov	r3, r0
 8001240:	71fb      	strb	r3, [r7, #7]

	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001242:	2000      	movs	r0, #0
 8001244:	f000 fb88 	bl	8001958 <SSD1306_Fill>

	int i = 0;
 8001248:	2300      	movs	r3, #0
 800124a:	60fb      	str	r3, [r7, #12]

	for (i = 0; i < menuCount; i++) {
 800124c:	2300      	movs	r3, #0
 800124e:	60fb      	str	r3, [r7, #12]
 8001250:	e026      	b.n	80012a0 <printMenuItems+0x68>
		SSD1306_GotoXY(0, i * 20);
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	b29b      	uxth	r3, r3
 8001256:	461a      	mov	r2, r3
 8001258:	0092      	lsls	r2, r2, #2
 800125a:	4413      	add	r3, r2
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	b29b      	uxth	r3, r3
 8001260:	4619      	mov	r1, r3
 8001262:	2000      	movs	r0, #0
 8001264:	f000 fbf0 	bl	8001a48 <SSD1306_GotoXY>

		if (i == selectedMenuItem) {
 8001268:	4b12      	ldr	r3, [pc, #72]	@ (80012b4 <printMenuItems+0x7c>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	461a      	mov	r2, r3
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	4293      	cmp	r3, r2
 8001272:	d109      	bne.n	8001288 <printMenuItems+0x50>
			SSD1306_Puts(main_menu_items[i], &Font_7x10, SSD1306_COLOR_BLACK);
 8001274:	4a10      	ldr	r2, [pc, #64]	@ (80012b8 <printMenuItems+0x80>)
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800127c:	2200      	movs	r2, #0
 800127e:	490f      	ldr	r1, [pc, #60]	@ (80012bc <printMenuItems+0x84>)
 8001280:	4618      	mov	r0, r3
 8001282:	f000 fc75 	bl	8001b70 <SSD1306_Puts>
 8001286:	e008      	b.n	800129a <printMenuItems+0x62>
		} else {
			SSD1306_Puts(main_menu_items[i], &Font_7x10, SSD1306_COLOR_WHITE);
 8001288:	4a0b      	ldr	r2, [pc, #44]	@ (80012b8 <printMenuItems+0x80>)
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001290:	2201      	movs	r2, #1
 8001292:	490a      	ldr	r1, [pc, #40]	@ (80012bc <printMenuItems+0x84>)
 8001294:	4618      	mov	r0, r3
 8001296:	f000 fc6b 	bl	8001b70 <SSD1306_Puts>
	for (i = 0; i < menuCount; i++) {
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	3301      	adds	r3, #1
 800129e:	60fb      	str	r3, [r7, #12]
 80012a0:	79fb      	ldrb	r3, [r7, #7]
 80012a2:	68fa      	ldr	r2, [r7, #12]
 80012a4:	429a      	cmp	r2, r3
 80012a6:	dbd4      	blt.n	8001252 <printMenuItems+0x1a>
		}
	}
	SSD1306_UpdateScreen();
 80012a8:	f000 fb28 	bl	80018fc <SSD1306_UpdateScreen>
}
 80012ac:	bf00      	nop
 80012ae:	3710      	adds	r7, #16
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	20000184 	.word	0x20000184
 80012b8:	20000018 	.word	0x20000018
 80012bc:	20000000 	.word	0x20000000

080012c0 <handleMenuNavigation>:

void handleMenuNavigation(void) {
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
	printMenuItems(MAIN_MENU_ITEM_COUNT);
 80012c6:	2003      	movs	r0, #3
 80012c8:	f7ff ffb6 	bl	8001238 <printMenuItems>
	HAL_Delay(150);
 80012cc:	2096      	movs	r0, #150	@ 0x96
 80012ce:	f001 f8fd 	bl	80024cc <HAL_Delay>

	encoderValue = (TIM1->CNT) >> 2;
 80012d2:	4b7e      	ldr	r3, [pc, #504]	@ (80014cc <handleMenuNavigation+0x20c>)
 80012d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012d6:	089b      	lsrs	r3, r3, #2
 80012d8:	4a7d      	ldr	r2, [pc, #500]	@ (80014d0 <handleMenuNavigation+0x210>)
 80012da:	6013      	str	r3, [r2, #0]
	selectedMenuItem = encoderValue % MAIN_MENU_ITEM_COUNT;
 80012dc:	4b7c      	ldr	r3, [pc, #496]	@ (80014d0 <handleMenuNavigation+0x210>)
 80012de:	6819      	ldr	r1, [r3, #0]
 80012e0:	4b7c      	ldr	r3, [pc, #496]	@ (80014d4 <handleMenuNavigation+0x214>)
 80012e2:	fba3 2301 	umull	r2, r3, r3, r1
 80012e6:	085a      	lsrs	r2, r3, #1
 80012e8:	4613      	mov	r3, r2
 80012ea:	005b      	lsls	r3, r3, #1
 80012ec:	4413      	add	r3, r2
 80012ee:	1aca      	subs	r2, r1, r3
 80012f0:	b2d2      	uxtb	r2, r2
 80012f2:	4b79      	ldr	r3, [pc, #484]	@ (80014d8 <handleMenuNavigation+0x218>)
 80012f4:	701a      	strb	r2, [r3, #0]

	SSD1306_Puts(main_menu_items[selectedMenuItem], &Font_7x10,
 80012f6:	4b78      	ldr	r3, [pc, #480]	@ (80014d8 <handleMenuNavigation+0x218>)
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	461a      	mov	r2, r3
 80012fc:	4b77      	ldr	r3, [pc, #476]	@ (80014dc <handleMenuNavigation+0x21c>)
 80012fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001302:	2201      	movs	r2, #1
 8001304:	4976      	ldr	r1, [pc, #472]	@ (80014e0 <handleMenuNavigation+0x220>)
 8001306:	4618      	mov	r0, r3
 8001308:	f000 fc32 	bl	8001b70 <SSD1306_Puts>
			SSD1306_COLOR_WHITE);

	if (selectedMenuItem == 0 && SELECT_CLICK) {
 800130c:	4b72      	ldr	r3, [pc, #456]	@ (80014d8 <handleMenuNavigation+0x218>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d133      	bne.n	800137c <handleMenuNavigation+0xbc>
 8001314:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001318:	4872      	ldr	r0, [pc, #456]	@ (80014e4 <handleMenuNavigation+0x224>)
 800131a:	f001 fb7d 	bl	8002a18 <HAL_GPIO_ReadPin>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d12b      	bne.n	800137c <handleMenuNavigation+0xbc>
		selectedMenuItem = 0;
 8001324:	4b6c      	ldr	r3, [pc, #432]	@ (80014d8 <handleMenuNavigation+0x218>)
 8001326:	2200      	movs	r2, #0
 8001328:	701a      	strb	r2, [r3, #0]
		(TIM1->CNT) = 0;
 800132a:	4b68      	ldr	r3, [pc, #416]	@ (80014cc <handleMenuNavigation+0x20c>)
 800132c:	2200      	movs	r2, #0
 800132e:	625a      	str	r2, [r3, #36]	@ 0x24
		HAL_Delay(500);
 8001330:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001334:	f001 f8ca 	bl	80024cc <HAL_Delay>
		while (1) {
			uint8_t outputStatus = HAL_GPIO_ReadPin(output_ON_GPIO_Port,
 8001338:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800133c:	486a      	ldr	r0, [pc, #424]	@ (80014e8 <handleMenuNavigation+0x228>)
 800133e:	f001 fb6b 	bl	8002a18 <HAL_GPIO_ReadPin>
 8001342:	4603      	mov	r3, r0
 8001344:	71fb      	strb	r3, [r7, #7]
					output_ON_Pin);
			if (outputStatus) {
 8001346:	79fb      	ldrb	r3, [r7, #7]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d002      	beq.n	8001352 <handleMenuNavigation+0x92>
				showInfo();
 800134c:	f000 f996 	bl	800167c <showInfo>
				break;
 8001350:	e013      	b.n	800137a <handleMenuNavigation+0xba>
			}
			setFrequency();
 8001352:	f000 f8d5 	bl	8001500 <setFrequency>
			HAL_Delay(150);
 8001356:	2096      	movs	r0, #150	@ 0x96
 8001358:	f001 f8b8 	bl	80024cc <HAL_Delay>
			if (SELECT_CLICK) {
 800135c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001360:	4860      	ldr	r0, [pc, #384]	@ (80014e4 <handleMenuNavigation+0x224>)
 8001362:	f001 fb59 	bl	8002a18 <HAL_GPIO_ReadPin>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d1e5      	bne.n	8001338 <handleMenuNavigation+0x78>
				(TIM1->CNT) = 0;
 800136c:	4b57      	ldr	r3, [pc, #348]	@ (80014cc <handleMenuNavigation+0x20c>)
 800136e:	2200      	movs	r2, #0
 8001370:	625a      	str	r2, [r3, #36]	@ 0x24
				HAL_Delay(500);
 8001372:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001376:	f001 f8a9 	bl	80024cc <HAL_Delay>
				break;
			}
		}
		return;
 800137a:	e0a4      	b.n	80014c6 <handleMenuNavigation+0x206>

	}

	if (selectedMenuItem == 1 && SELECT_CLICK) {
 800137c:	4b56      	ldr	r3, [pc, #344]	@ (80014d8 <handleMenuNavigation+0x218>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	2b01      	cmp	r3, #1
 8001382:	d133      	bne.n	80013ec <handleMenuNavigation+0x12c>
 8001384:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001388:	4856      	ldr	r0, [pc, #344]	@ (80014e4 <handleMenuNavigation+0x224>)
 800138a:	f001 fb45 	bl	8002a18 <HAL_GPIO_ReadPin>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d12b      	bne.n	80013ec <handleMenuNavigation+0x12c>
		selectedMenuItem = 0;
 8001394:	4b50      	ldr	r3, [pc, #320]	@ (80014d8 <handleMenuNavigation+0x218>)
 8001396:	2200      	movs	r2, #0
 8001398:	701a      	strb	r2, [r3, #0]
		(TIM1->CNT) = 0;
 800139a:	4b4c      	ldr	r3, [pc, #304]	@ (80014cc <handleMenuNavigation+0x20c>)
 800139c:	2200      	movs	r2, #0
 800139e:	625a      	str	r2, [r3, #36]	@ 0x24
		HAL_Delay(500);
 80013a0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80013a4:	f001 f892 	bl	80024cc <HAL_Delay>
		while (1) {
			uint8_t outputStatus = HAL_GPIO_ReadPin(output_ON_GPIO_Port,
 80013a8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80013ac:	484e      	ldr	r0, [pc, #312]	@ (80014e8 <handleMenuNavigation+0x228>)
 80013ae:	f001 fb33 	bl	8002a18 <HAL_GPIO_ReadPin>
 80013b2:	4603      	mov	r3, r0
 80013b4:	71bb      	strb	r3, [r7, #6]
					output_ON_Pin);
			if (outputStatus) {
 80013b6:	79bb      	ldrb	r3, [r7, #6]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d002      	beq.n	80013c2 <handleMenuNavigation+0x102>
				showInfo();
 80013bc:	f000 f95e 	bl	800167c <showInfo>
				break;
 80013c0:	e013      	b.n	80013ea <handleMenuNavigation+0x12a>
			}
			setDutyCycle();
 80013c2:	f000 f8e7 	bl	8001594 <setDutyCycle>
			HAL_Delay(150);
 80013c6:	2096      	movs	r0, #150	@ 0x96
 80013c8:	f001 f880 	bl	80024cc <HAL_Delay>
			if (SELECT_CLICK) {
 80013cc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80013d0:	4844      	ldr	r0, [pc, #272]	@ (80014e4 <handleMenuNavigation+0x224>)
 80013d2:	f001 fb21 	bl	8002a18 <HAL_GPIO_ReadPin>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d1e5      	bne.n	80013a8 <handleMenuNavigation+0xe8>
				(TIM1->CNT) = 0;
 80013dc:	4b3b      	ldr	r3, [pc, #236]	@ (80014cc <handleMenuNavigation+0x20c>)
 80013de:	2200      	movs	r2, #0
 80013e0:	625a      	str	r2, [r3, #36]	@ 0x24
				HAL_Delay(500);
 80013e2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80013e6:	f001 f871 	bl	80024cc <HAL_Delay>
				break;
			}
		}
		return;
 80013ea:	e06c      	b.n	80014c6 <handleMenuNavigation+0x206>

	}

	if (selectedMenuItem == 2 && SELECT_CLICK) {
 80013ec:	4b3a      	ldr	r3, [pc, #232]	@ (80014d8 <handleMenuNavigation+0x218>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	2b02      	cmp	r3, #2
 80013f2:	d124      	bne.n	800143e <handleMenuNavigation+0x17e>
 80013f4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80013f8:	483a      	ldr	r0, [pc, #232]	@ (80014e4 <handleMenuNavigation+0x224>)
 80013fa:	f001 fb0d 	bl	8002a18 <HAL_GPIO_ReadPin>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d11c      	bne.n	800143e <handleMenuNavigation+0x17e>
		selectedMenuItem = 0;
 8001404:	4b34      	ldr	r3, [pc, #208]	@ (80014d8 <handleMenuNavigation+0x218>)
 8001406:	2200      	movs	r2, #0
 8001408:	701a      	strb	r2, [r3, #0]
		HAL_Delay(500);
 800140a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800140e:	f001 f85d 	bl	80024cc <HAL_Delay>
		while (1) {
			showAbout();
 8001412:	f000 f905 	bl	8001620 <showAbout>
			HAL_Delay(150);
 8001416:	2096      	movs	r0, #150	@ 0x96
 8001418:	f001 f858 	bl	80024cc <HAL_Delay>
			if (SELECT_CLICK) {
 800141c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001420:	4830      	ldr	r0, [pc, #192]	@ (80014e4 <handleMenuNavigation+0x224>)
 8001422:	f001 faf9 	bl	8002a18 <HAL_GPIO_ReadPin>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d1f2      	bne.n	8001412 <handleMenuNavigation+0x152>
				(TIM1->CNT) = 0;
 800142c:	4b27      	ldr	r3, [pc, #156]	@ (80014cc <handleMenuNavigation+0x20c>)
 800142e:	2200      	movs	r2, #0
 8001430:	625a      	str	r2, [r3, #36]	@ 0x24
				HAL_Delay(500);
 8001432:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001436:	f001 f849 	bl	80024cc <HAL_Delay>
				break;
 800143a:	bf00      	nop
			}
		}
		return;
 800143c:	e043      	b.n	80014c6 <handleMenuNavigation+0x206>

	}

	if (ONOFFCLICK) {
 800143e:	2101      	movs	r1, #1
 8001440:	482a      	ldr	r0, [pc, #168]	@ (80014ec <handleMenuNavigation+0x22c>)
 8001442:	f001 fae9 	bl	8002a18 <HAL_GPIO_ReadPin>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d03c      	beq.n	80014c6 <handleMenuNavigation+0x206>
		if (!onoff_flag) {
 800144c:	4b28      	ldr	r3, [pc, #160]	@ (80014f0 <handleMenuNavigation+0x230>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d113      	bne.n	800147c <handleMenuNavigation+0x1bc>
			HAL_GPIO_WritePin(output_OFF_GPIO_Port, output_OFF_Pin, 1);
 8001454:	2201      	movs	r2, #1
 8001456:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800145a:	4823      	ldr	r0, [pc, #140]	@ (80014e8 <handleMenuNavigation+0x228>)
 800145c:	f001 faf4 	bl	8002a48 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(output_ON_GPIO_Port, output_ON_Pin, 0);
 8001460:	2200      	movs	r2, #0
 8001462:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001466:	4820      	ldr	r0, [pc, #128]	@ (80014e8 <handleMenuNavigation+0x228>)
 8001468:	f001 faee 	bl	8002a48 <HAL_GPIO_WritePin>
			pwmChannelStop(&htim4, TIM_CHANNEL_1);
 800146c:	2100      	movs	r1, #0
 800146e:	4821      	ldr	r0, [pc, #132]	@ (80014f4 <handleMenuNavigation+0x234>)
 8001470:	f000 f937 	bl	80016e2 <pwmChannelStop>
			onoff_flag = 1;
 8001474:	4b1e      	ldr	r3, [pc, #120]	@ (80014f0 <handleMenuNavigation+0x230>)
 8001476:	2201      	movs	r2, #1
 8001478:	701a      	strb	r2, [r3, #0]
 800147a:	e024      	b.n	80014c6 <handleMenuNavigation+0x206>
		} else {
			HAL_GPIO_WritePin(output_OFF_GPIO_Port, output_OFF_Pin, 0);
 800147c:	2200      	movs	r2, #0
 800147e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001482:	4819      	ldr	r0, [pc, #100]	@ (80014e8 <handleMenuNavigation+0x228>)
 8001484:	f001 fae0 	bl	8002a48 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(output_ON_GPIO_Port, output_ON_Pin, 1);
 8001488:	2201      	movs	r2, #1
 800148a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800148e:	4816      	ldr	r0, [pc, #88]	@ (80014e8 <handleMenuNavigation+0x228>)
 8001490:	f001 fada 	bl	8002a48 <HAL_GPIO_WritePin>
			setPwmFreqDuty(frequency, duty);
 8001494:	4b18      	ldr	r3, [pc, #96]	@ (80014f8 <handleMenuNavigation+0x238>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	ee07 3a90 	vmov	s15, r3
 800149c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014a0:	4b16      	ldr	r3, [pc, #88]	@ (80014fc <handleMenuNavigation+0x23c>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	ee07 3a10 	vmov	s14, r3
 80014a8:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80014ac:	eef0 0a47 	vmov.f32	s1, s14
 80014b0:	eeb0 0a67 	vmov.f32	s0, s15
 80014b4:	f000 f922 	bl	80016fc <setPwmFreqDuty>
			pwmChannelStart(&htim4, TIM_CHANNEL_1);
 80014b8:	2100      	movs	r1, #0
 80014ba:	480e      	ldr	r0, [pc, #56]	@ (80014f4 <handleMenuNavigation+0x234>)
 80014bc:	f000 f904 	bl	80016c8 <pwmChannelStart>
			onoff_flag = 0;
 80014c0:	4b0b      	ldr	r3, [pc, #44]	@ (80014f0 <handleMenuNavigation+0x230>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	701a      	strb	r2, [r3, #0]
		}
	}

}
 80014c6:	3708      	adds	r7, #8
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	40010000 	.word	0x40010000
 80014d0:	20000188 	.word	0x20000188
 80014d4:	aaaaaaab 	.word	0xaaaaaaab
 80014d8:	20000184 	.word	0x20000184
 80014dc:	20000018 	.word	0x20000018
 80014e0:	20000000 	.word	0x20000000
 80014e4:	40021000 	.word	0x40021000
 80014e8:	40020c00 	.word	0x40020c00
 80014ec:	40020000 	.word	0x40020000
 80014f0:	20000024 	.word	0x20000024
 80014f4:	2000013c 	.word	0x2000013c
 80014f8:	2000018c 	.word	0x2000018c
 80014fc:	20000190 	.word	0x20000190

08001500 <setFrequency>:
void setFrequency() {
 8001500:	b580      	push	{r7, lr}
 8001502:	b086      	sub	sp, #24
 8001504:	af00      	add	r7, sp, #0
	char buffer[20];
	//frequency = 0;
	frequency = (TIM1->CNT) >> 2;
 8001506:	4b1b      	ldr	r3, [pc, #108]	@ (8001574 <setFrequency+0x74>)
 8001508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800150a:	089b      	lsrs	r3, r3, #2
 800150c:	4a1a      	ldr	r2, [pc, #104]	@ (8001578 <setFrequency+0x78>)
 800150e:	6013      	str	r3, [r2, #0]
	frequency *= 50;
 8001510:	4b19      	ldr	r3, [pc, #100]	@ (8001578 <setFrequency+0x78>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	2232      	movs	r2, #50	@ 0x32
 8001516:	fb02 f303 	mul.w	r3, r2, r3
 800151a:	4a17      	ldr	r2, [pc, #92]	@ (8001578 <setFrequency+0x78>)
 800151c:	6013      	str	r3, [r2, #0]
	if (frequency >= 1000000) {
 800151e:	4b16      	ldr	r3, [pc, #88]	@ (8001578 <setFrequency+0x78>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4a16      	ldr	r2, [pc, #88]	@ (800157c <setFrequency+0x7c>)
 8001524:	4293      	cmp	r3, r2
 8001526:	d902      	bls.n	800152e <setFrequency+0x2e>
		frequency = 1000000;
 8001528:	4b13      	ldr	r3, [pc, #76]	@ (8001578 <setFrequency+0x78>)
 800152a:	4a15      	ldr	r2, [pc, #84]	@ (8001580 <setFrequency+0x80>)
 800152c:	601a      	str	r2, [r3, #0]
	}

	sprintf(buffer, "%ld", frequency);
 800152e:	4b12      	ldr	r3, [pc, #72]	@ (8001578 <setFrequency+0x78>)
 8001530:	681a      	ldr	r2, [r3, #0]
 8001532:	1d3b      	adds	r3, r7, #4
 8001534:	4913      	ldr	r1, [pc, #76]	@ (8001584 <setFrequency+0x84>)
 8001536:	4618      	mov	r0, r3
 8001538:	f003 fd20 	bl	8004f7c <siprintf>
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 800153c:	2000      	movs	r0, #0
 800153e:	f000 fa0b 	bl	8001958 <SSD1306_Fill>
	SSD1306_GotoXY(10, 10);
 8001542:	210a      	movs	r1, #10
 8001544:	200a      	movs	r0, #10
 8001546:	f000 fa7f 	bl	8001a48 <SSD1306_GotoXY>
	SSD1306_Puts(buffer, &Font_16x26, SSD1306_COLOR_WHITE);
 800154a:	1d3b      	adds	r3, r7, #4
 800154c:	2201      	movs	r2, #1
 800154e:	490e      	ldr	r1, [pc, #56]	@ (8001588 <setFrequency+0x88>)
 8001550:	4618      	mov	r0, r3
 8001552:	f000 fb0d 	bl	8001b70 <SSD1306_Puts>
	SSD1306_GotoXY(0, 50);
 8001556:	2132      	movs	r1, #50	@ 0x32
 8001558:	2000      	movs	r0, #0
 800155a:	f000 fa75 	bl	8001a48 <SSD1306_GotoXY>
	SSD1306_Puts("UNIT -> Hertz(Hz)", &Font_7x10, SSD1306_COLOR_WHITE);
 800155e:	2201      	movs	r2, #1
 8001560:	490a      	ldr	r1, [pc, #40]	@ (800158c <setFrequency+0x8c>)
 8001562:	480b      	ldr	r0, [pc, #44]	@ (8001590 <setFrequency+0x90>)
 8001564:	f000 fb04 	bl	8001b70 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 8001568:	f000 f9c8 	bl	80018fc <SSD1306_UpdateScreen>
}
 800156c:	bf00      	nop
 800156e:	3718      	adds	r7, #24
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	40010000 	.word	0x40010000
 8001578:	2000018c 	.word	0x2000018c
 800157c:	000f423f 	.word	0x000f423f
 8001580:	000f4240 	.word	0x000f4240
 8001584:	08005930 	.word	0x08005930
 8001588:	20000010 	.word	0x20000010
 800158c:	20000000 	.word	0x20000000
 8001590:	08005934 	.word	0x08005934

08001594 <setDutyCycle>:

void setDutyCycle() {
 8001594:	b580      	push	{r7, lr}
 8001596:	b086      	sub	sp, #24
 8001598:	af00      	add	r7, sp, #0
	char buffer[20];
	//duty = 0;
	duty = (TIM1->CNT) >> 2;
 800159a:	4b1b      	ldr	r3, [pc, #108]	@ (8001608 <setDutyCycle+0x74>)
 800159c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800159e:	089b      	lsrs	r3, r3, #2
 80015a0:	4a1a      	ldr	r2, [pc, #104]	@ (800160c <setDutyCycle+0x78>)
 80015a2:	6013      	str	r3, [r2, #0]
	duty *= 5;
 80015a4:	4b19      	ldr	r3, [pc, #100]	@ (800160c <setDutyCycle+0x78>)
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	4613      	mov	r3, r2
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	4413      	add	r3, r2
 80015ae:	4a17      	ldr	r2, [pc, #92]	@ (800160c <setDutyCycle+0x78>)
 80015b0:	6013      	str	r3, [r2, #0]
	if (duty >= 100) {
 80015b2:	4b16      	ldr	r3, [pc, #88]	@ (800160c <setDutyCycle+0x78>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	2b63      	cmp	r3, #99	@ 0x63
 80015b8:	d902      	bls.n	80015c0 <setDutyCycle+0x2c>
		duty = 100;
 80015ba:	4b14      	ldr	r3, [pc, #80]	@ (800160c <setDutyCycle+0x78>)
 80015bc:	2264      	movs	r2, #100	@ 0x64
 80015be:	601a      	str	r2, [r3, #0]
	}

	sprintf(buffer, "%ld", duty);
 80015c0:	4b12      	ldr	r3, [pc, #72]	@ (800160c <setDutyCycle+0x78>)
 80015c2:	681a      	ldr	r2, [r3, #0]
 80015c4:	1d3b      	adds	r3, r7, #4
 80015c6:	4912      	ldr	r1, [pc, #72]	@ (8001610 <setDutyCycle+0x7c>)
 80015c8:	4618      	mov	r0, r3
 80015ca:	f003 fcd7 	bl	8004f7c <siprintf>
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80015ce:	2000      	movs	r0, #0
 80015d0:	f000 f9c2 	bl	8001958 <SSD1306_Fill>
	SSD1306_GotoXY(10, 10);
 80015d4:	210a      	movs	r1, #10
 80015d6:	200a      	movs	r0, #10
 80015d8:	f000 fa36 	bl	8001a48 <SSD1306_GotoXY>
	SSD1306_Puts(buffer, &Font_16x26, SSD1306_COLOR_WHITE);
 80015dc:	1d3b      	adds	r3, r7, #4
 80015de:	2201      	movs	r2, #1
 80015e0:	490c      	ldr	r1, [pc, #48]	@ (8001614 <setDutyCycle+0x80>)
 80015e2:	4618      	mov	r0, r3
 80015e4:	f000 fac4 	bl	8001b70 <SSD1306_Puts>
	SSD1306_GotoXY(0, 50);
 80015e8:	2132      	movs	r1, #50	@ 0x32
 80015ea:	2000      	movs	r0, #0
 80015ec:	f000 fa2c 	bl	8001a48 <SSD1306_GotoXY>
	SSD1306_Puts("UNIT -> %DutyCycle", &Font_7x10, SSD1306_COLOR_WHITE);
 80015f0:	2201      	movs	r2, #1
 80015f2:	4909      	ldr	r1, [pc, #36]	@ (8001618 <setDutyCycle+0x84>)
 80015f4:	4809      	ldr	r0, [pc, #36]	@ (800161c <setDutyCycle+0x88>)
 80015f6:	f000 fabb 	bl	8001b70 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 80015fa:	f000 f97f 	bl	80018fc <SSD1306_UpdateScreen>

}
 80015fe:	bf00      	nop
 8001600:	3718      	adds	r7, #24
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	40010000 	.word	0x40010000
 800160c:	20000190 	.word	0x20000190
 8001610:	08005930 	.word	0x08005930
 8001614:	20000010 	.word	0x20000010
 8001618:	20000000 	.word	0x20000000
 800161c:	08005948 	.word	0x08005948

08001620 <showAbout>:

void showAbout() {
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001624:	2000      	movs	r0, #0
 8001626:	f000 f997 	bl	8001958 <SSD1306_Fill>
	SSD1306_GotoXY(25, 0);
 800162a:	2100      	movs	r1, #0
 800162c:	2019      	movs	r0, #25
 800162e:	f000 fa0b 	bl	8001a48 <SSD1306_GotoXY>
	SSD1306_Puts("SILICON", &Font_11x18, SSD1306_COLOR_WHITE);
 8001632:	2201      	movs	r2, #1
 8001634:	490c      	ldr	r1, [pc, #48]	@ (8001668 <showAbout+0x48>)
 8001636:	480d      	ldr	r0, [pc, #52]	@ (800166c <showAbout+0x4c>)
 8001638:	f000 fa9a 	bl	8001b70 <SSD1306_Puts>
	SSD1306_GotoXY(40, 25);
 800163c:	2119      	movs	r1, #25
 800163e:	2028      	movs	r0, #40	@ 0x28
 8001640:	f000 fa02 	bl	8001a48 <SSD1306_GotoXY>
	SSD1306_Puts("ROOM", &Font_11x18, SSD1306_COLOR_WHITE);
 8001644:	2201      	movs	r2, #1
 8001646:	4908      	ldr	r1, [pc, #32]	@ (8001668 <showAbout+0x48>)
 8001648:	4809      	ldr	r0, [pc, #36]	@ (8001670 <showAbout+0x50>)
 800164a:	f000 fa91 	bl	8001b70 <SSD1306_Puts>
	SSD1306_GotoXY(0, 50);
 800164e:	2132      	movs	r1, #50	@ 0x32
 8001650:	2000      	movs	r0, #0
 8001652:	f000 f9f9 	bl	8001a48 <SSD1306_GotoXY>
	SSD1306_Puts("DON'T FORGET SUB !!!!", &Font_7x10, SSD1306_COLOR_WHITE);
 8001656:	2201      	movs	r2, #1
 8001658:	4906      	ldr	r1, [pc, #24]	@ (8001674 <showAbout+0x54>)
 800165a:	4807      	ldr	r0, [pc, #28]	@ (8001678 <showAbout+0x58>)
 800165c:	f000 fa88 	bl	8001b70 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 8001660:	f000 f94c 	bl	80018fc <SSD1306_UpdateScreen>
}
 8001664:	bf00      	nop
 8001666:	bd80      	pop	{r7, pc}
 8001668:	20000008 	.word	0x20000008
 800166c:	0800595c 	.word	0x0800595c
 8001670:	08005964 	.word	0x08005964
 8001674:	20000000 	.word	0x20000000
 8001678:	0800596c 	.word	0x0800596c

0800167c <showInfo>:

void showInfo() {
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001680:	2000      	movs	r0, #0
 8001682:	f000 f969 	bl	8001958 <SSD1306_Fill>
	SSD1306_GotoXY(25, 0);
 8001686:	2100      	movs	r1, #0
 8001688:	2019      	movs	r0, #25
 800168a:	f000 f9dd 	bl	8001a48 <SSD1306_GotoXY>
	SSD1306_Puts("OUTPUT", &Font_11x18, SSD1306_COLOR_WHITE);
 800168e:	2201      	movs	r2, #1
 8001690:	490a      	ldr	r1, [pc, #40]	@ (80016bc <showInfo+0x40>)
 8001692:	480b      	ldr	r0, [pc, #44]	@ (80016c0 <showInfo+0x44>)
 8001694:	f000 fa6c 	bl	8001b70 <SSD1306_Puts>
	SSD1306_GotoXY(40, 25);
 8001698:	2119      	movs	r1, #25
 800169a:	2028      	movs	r0, #40	@ 0x28
 800169c:	f000 f9d4 	bl	8001a48 <SSD1306_GotoXY>
	SSD1306_Puts("ON !!", &Font_11x18, SSD1306_COLOR_WHITE);
 80016a0:	2201      	movs	r2, #1
 80016a2:	4906      	ldr	r1, [pc, #24]	@ (80016bc <showInfo+0x40>)
 80016a4:	4807      	ldr	r0, [pc, #28]	@ (80016c4 <showInfo+0x48>)
 80016a6:	f000 fa63 	bl	8001b70 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 80016aa:	f000 f927 	bl	80018fc <SSD1306_UpdateScreen>
	HAL_Delay(2000);
 80016ae:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80016b2:	f000 ff0b 	bl	80024cc <HAL_Delay>
}
 80016b6:	bf00      	nop
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	20000008 	.word	0x20000008
 80016c0:	08005984 	.word	0x08005984
 80016c4:	0800598c 	.word	0x0800598c

080016c8 <pwmChannelStart>:
 */

#include "pwm.h"


void pwmChannelStart(TIM_HandleTypeDef *htim, uint32_t channel){
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
 80016d0:	6039      	str	r1, [r7, #0]

	HAL_TIM_PWM_Start(htim, channel);
 80016d2:	6839      	ldr	r1, [r7, #0]
 80016d4:	6878      	ldr	r0, [r7, #4]
 80016d6:	f002 fcc9 	bl	800406c <HAL_TIM_PWM_Start>
}
 80016da:	bf00      	nop
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}

080016e2 <pwmChannelStop>:

void pwmChannelStop(TIM_HandleTypeDef *htim, uint32_t channel){
 80016e2:	b580      	push	{r7, lr}
 80016e4:	b082      	sub	sp, #8
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	6078      	str	r0, [r7, #4]
 80016ea:	6039      	str	r1, [r7, #0]

	HAL_TIM_PWM_Stop(htim, channel);
 80016ec:	6839      	ldr	r1, [r7, #0]
 80016ee:	6878      	ldr	r0, [r7, #4]
 80016f0:	f002 fd84 	bl	80041fc <HAL_TIM_PWM_Stop>
}
 80016f4:	bf00      	nop
 80016f6:	3708      	adds	r7, #8
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}

080016fc <setPwmFreqDuty>:

void setPwmFreqDuty(float frequency, float dutyCycle){
 80016fc:	b5b0      	push	{r4, r5, r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	ed87 0a01 	vstr	s0, [r7, #4]
 8001706:	edc7 0a00 	vstr	s1, [r7]
	  TIM4 ->ARR = (int)(CONSTANT_TIMER_VALUE/frequency);
 800170a:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8001768 <setPwmFreqDuty+0x6c>
 800170e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001712:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001716:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800171a:	4b14      	ldr	r3, [pc, #80]	@ (800176c <setPwmFreqDuty+0x70>)
 800171c:	ee17 2a90 	vmov	r2, s15
 8001720:	62da      	str	r2, [r3, #44]	@ 0x2c
	  TIM4 ->CCR1 = (int) ((TIM4 ->ARR)*(dutyCycle/100.0));
 8001722:	4b12      	ldr	r3, [pc, #72]	@ (800176c <setPwmFreqDuty+0x70>)
 8001724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001726:	4618      	mov	r0, r3
 8001728:	f7fe fee4 	bl	80004f4 <__aeabi_ui2d>
 800172c:	4604      	mov	r4, r0
 800172e:	460d      	mov	r5, r1
 8001730:	6838      	ldr	r0, [r7, #0]
 8001732:	f7fe ff01 	bl	8000538 <__aeabi_f2d>
 8001736:	f04f 0200 	mov.w	r2, #0
 800173a:	4b0d      	ldr	r3, [pc, #52]	@ (8001770 <setPwmFreqDuty+0x74>)
 800173c:	f7ff f87e 	bl	800083c <__aeabi_ddiv>
 8001740:	4602      	mov	r2, r0
 8001742:	460b      	mov	r3, r1
 8001744:	4620      	mov	r0, r4
 8001746:	4629      	mov	r1, r5
 8001748:	f7fe ff4e 	bl	80005e8 <__aeabi_dmul>
 800174c:	4602      	mov	r2, r0
 800174e:	460b      	mov	r3, r1
 8001750:	4610      	mov	r0, r2
 8001752:	4619      	mov	r1, r3
 8001754:	f7ff f95a 	bl	8000a0c <__aeabi_d2iz>
 8001758:	4602      	mov	r2, r0
 800175a:	4b04      	ldr	r3, [pc, #16]	@ (800176c <setPwmFreqDuty+0x70>)
 800175c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800175e:	bf00      	nop
 8001760:	3708      	adds	r7, #8
 8001762:	46bd      	mov	sp, r7
 8001764:	bdb0      	pop	{r4, r5, r7, pc}
 8001766:	bf00      	nop
 8001768:	49742400 	.word	0x49742400
 800176c:	40000800 	.word	0x40000800
 8001770:	40590000 	.word	0x40590000

08001774 <SSD1306_Init>:

/* Private variable */
static SSD1306_t SSD1306;


uint8_t SSD1306_Init(void) {
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 800177a:	f000 fbe5 	bl	8001f48 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(SSD1306_I2C, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 800177e:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8001782:	2201      	movs	r2, #1
 8001784:	2178      	movs	r1, #120	@ 0x78
 8001786:	485b      	ldr	r0, [pc, #364]	@ (80018f4 <SSD1306_Init+0x180>)
 8001788:	f001 fbba 	bl	8002f00 <HAL_I2C_IsDeviceReady>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8001792:	2300      	movs	r3, #0
 8001794:	e0a9      	b.n	80018ea <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 8001796:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 800179a:	607b      	str	r3, [r7, #4]
	while(p>0)
 800179c:	e002      	b.n	80017a4 <SSD1306_Init+0x30>
		p--;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	3b01      	subs	r3, #1
 80017a2:	607b      	str	r3, [r7, #4]
	while(p>0)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d1f9      	bne.n	800179e <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 80017aa:	22ae      	movs	r2, #174	@ 0xae
 80017ac:	2100      	movs	r1, #0
 80017ae:	2078      	movs	r0, #120	@ 0x78
 80017b0:	f000 fc46 	bl	8002040 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 80017b4:	2220      	movs	r2, #32
 80017b6:	2100      	movs	r1, #0
 80017b8:	2078      	movs	r0, #120	@ 0x78
 80017ba:	f000 fc41 	bl	8002040 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80017be:	2210      	movs	r2, #16
 80017c0:	2100      	movs	r1, #0
 80017c2:	2078      	movs	r0, #120	@ 0x78
 80017c4:	f000 fc3c 	bl	8002040 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80017c8:	22b0      	movs	r2, #176	@ 0xb0
 80017ca:	2100      	movs	r1, #0
 80017cc:	2078      	movs	r0, #120	@ 0x78
 80017ce:	f000 fc37 	bl	8002040 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80017d2:	22c8      	movs	r2, #200	@ 0xc8
 80017d4:	2100      	movs	r1, #0
 80017d6:	2078      	movs	r0, #120	@ 0x78
 80017d8:	f000 fc32 	bl	8002040 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 80017dc:	2200      	movs	r2, #0
 80017de:	2100      	movs	r1, #0
 80017e0:	2078      	movs	r0, #120	@ 0x78
 80017e2:	f000 fc2d 	bl	8002040 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 80017e6:	2210      	movs	r2, #16
 80017e8:	2100      	movs	r1, #0
 80017ea:	2078      	movs	r0, #120	@ 0x78
 80017ec:	f000 fc28 	bl	8002040 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80017f0:	2240      	movs	r2, #64	@ 0x40
 80017f2:	2100      	movs	r1, #0
 80017f4:	2078      	movs	r0, #120	@ 0x78
 80017f6:	f000 fc23 	bl	8002040 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80017fa:	2281      	movs	r2, #129	@ 0x81
 80017fc:	2100      	movs	r1, #0
 80017fe:	2078      	movs	r0, #120	@ 0x78
 8001800:	f000 fc1e 	bl	8002040 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001804:	22ff      	movs	r2, #255	@ 0xff
 8001806:	2100      	movs	r1, #0
 8001808:	2078      	movs	r0, #120	@ 0x78
 800180a:	f000 fc19 	bl	8002040 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 800180e:	22a1      	movs	r2, #161	@ 0xa1
 8001810:	2100      	movs	r1, #0
 8001812:	2078      	movs	r0, #120	@ 0x78
 8001814:	f000 fc14 	bl	8002040 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8001818:	22a6      	movs	r2, #166	@ 0xa6
 800181a:	2100      	movs	r1, #0
 800181c:	2078      	movs	r0, #120	@ 0x78
 800181e:	f000 fc0f 	bl	8002040 <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
	SSD1306_WRITECOMMAND(0xFF);
#else
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001822:	22a8      	movs	r2, #168	@ 0xa8
 8001824:	2100      	movs	r1, #0
 8001826:	2078      	movs	r0, #120	@ 0x78
 8001828:	f000 fc0a 	bl	8002040 <ssd1306_I2C_Write>
#endif

#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x1F); //
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x3F); //
 800182c:	223f      	movs	r2, #63	@ 0x3f
 800182e:	2100      	movs	r1, #0
 8001830:	2078      	movs	r0, #120	@ 0x78
 8001832:	f000 fc05 	bl	8002040 <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x3F); // Seems to work for 128px high displays too.
#endif
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001836:	22a4      	movs	r2, #164	@ 0xa4
 8001838:	2100      	movs	r1, #0
 800183a:	2078      	movs	r0, #120	@ 0x78
 800183c:	f000 fc00 	bl	8002040 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8001840:	22d3      	movs	r2, #211	@ 0xd3
 8001842:	2100      	movs	r1, #0
 8001844:	2078      	movs	r0, #120	@ 0x78
 8001846:	f000 fbfb 	bl	8002040 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 800184a:	2200      	movs	r2, #0
 800184c:	2100      	movs	r1, #0
 800184e:	2078      	movs	r0, #120	@ 0x78
 8001850:	f000 fbf6 	bl	8002040 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8001854:	22d5      	movs	r2, #213	@ 0xd5
 8001856:	2100      	movs	r1, #0
 8001858:	2078      	movs	r0, #120	@ 0x78
 800185a:	f000 fbf1 	bl	8002040 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 800185e:	22f0      	movs	r2, #240	@ 0xf0
 8001860:	2100      	movs	r1, #0
 8001862:	2078      	movs	r0, #120	@ 0x78
 8001864:	f000 fbec 	bl	8002040 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001868:	22d9      	movs	r2, #217	@ 0xd9
 800186a:	2100      	movs	r1, #0
 800186c:	2078      	movs	r0, #120	@ 0x78
 800186e:	f000 fbe7 	bl	8002040 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8001872:	2222      	movs	r2, #34	@ 0x22
 8001874:	2100      	movs	r1, #0
 8001876:	2078      	movs	r0, #120	@ 0x78
 8001878:	f000 fbe2 	bl	8002040 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 800187c:	22da      	movs	r2, #218	@ 0xda
 800187e:	2100      	movs	r1, #0
 8001880:	2078      	movs	r0, #120	@ 0x78
 8001882:	f000 fbdd 	bl	8002040 <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x02);
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x12);
 8001886:	2212      	movs	r2, #18
 8001888:	2100      	movs	r1, #0
 800188a:	2078      	movs	r0, #120	@ 0x78
 800188c:	f000 fbd8 	bl	8002040 <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x12);
#endif

	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001890:	22db      	movs	r2, #219	@ 0xdb
 8001892:	2100      	movs	r1, #0
 8001894:	2078      	movs	r0, #120	@ 0x78
 8001896:	f000 fbd3 	bl	8002040 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800189a:	2220      	movs	r2, #32
 800189c:	2100      	movs	r1, #0
 800189e:	2078      	movs	r0, #120	@ 0x78
 80018a0:	f000 fbce 	bl	8002040 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80018a4:	228d      	movs	r2, #141	@ 0x8d
 80018a6:	2100      	movs	r1, #0
 80018a8:	2078      	movs	r0, #120	@ 0x78
 80018aa:	f000 fbc9 	bl	8002040 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80018ae:	2214      	movs	r2, #20
 80018b0:	2100      	movs	r1, #0
 80018b2:	2078      	movs	r0, #120	@ 0x78
 80018b4:	f000 fbc4 	bl	8002040 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80018b8:	22af      	movs	r2, #175	@ 0xaf
 80018ba:	2100      	movs	r1, #0
 80018bc:	2078      	movs	r0, #120	@ 0x78
 80018be:	f000 fbbf 	bl	8002040 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 80018c2:	222e      	movs	r2, #46	@ 0x2e
 80018c4:	2100      	movs	r1, #0
 80018c6:	2078      	movs	r0, #120	@ 0x78
 80018c8:	f000 fbba 	bl	8002040 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80018cc:	2000      	movs	r0, #0
 80018ce:	f000 f843 	bl	8001958 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 80018d2:	f000 f813 	bl	80018fc <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 80018d6:	4b08      	ldr	r3, [pc, #32]	@ (80018f8 <SSD1306_Init+0x184>)
 80018d8:	2200      	movs	r2, #0
 80018da:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80018dc:	4b06      	ldr	r3, [pc, #24]	@ (80018f8 <SSD1306_Init+0x184>)
 80018de:	2200      	movs	r2, #0
 80018e0:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 80018e2:	4b05      	ldr	r3, [pc, #20]	@ (80018f8 <SSD1306_Init+0x184>)
 80018e4:	2201      	movs	r2, #1
 80018e6:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 80018e8:	2301      	movs	r3, #1
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	200000a0 	.word	0x200000a0
 80018f8:	20000594 	.word	0x20000594

080018fc <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8001902:	2300      	movs	r3, #0
 8001904:	71fb      	strb	r3, [r7, #7]
 8001906:	e01d      	b.n	8001944 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8001908:	79fb      	ldrb	r3, [r7, #7]
 800190a:	3b50      	subs	r3, #80	@ 0x50
 800190c:	b2db      	uxtb	r3, r3
 800190e:	461a      	mov	r2, r3
 8001910:	2100      	movs	r1, #0
 8001912:	2078      	movs	r0, #120	@ 0x78
 8001914:	f000 fb94 	bl	8002040 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001918:	2200      	movs	r2, #0
 800191a:	2100      	movs	r1, #0
 800191c:	2078      	movs	r0, #120	@ 0x78
 800191e:	f000 fb8f 	bl	8002040 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8001922:	2210      	movs	r2, #16
 8001924:	2100      	movs	r1, #0
 8001926:	2078      	movs	r0, #120	@ 0x78
 8001928:	f000 fb8a 	bl	8002040 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 800192c:	79fb      	ldrb	r3, [r7, #7]
 800192e:	01db      	lsls	r3, r3, #7
 8001930:	4a08      	ldr	r2, [pc, #32]	@ (8001954 <SSD1306_UpdateScreen+0x58>)
 8001932:	441a      	add	r2, r3
 8001934:	2380      	movs	r3, #128	@ 0x80
 8001936:	2140      	movs	r1, #64	@ 0x40
 8001938:	2078      	movs	r0, #120	@ 0x78
 800193a:	f000 fb1b 	bl	8001f74 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 800193e:	79fb      	ldrb	r3, [r7, #7]
 8001940:	3301      	adds	r3, #1
 8001942:	71fb      	strb	r3, [r7, #7]
 8001944:	79fb      	ldrb	r3, [r7, #7]
 8001946:	2b07      	cmp	r3, #7
 8001948:	d9de      	bls.n	8001908 <SSD1306_UpdateScreen+0xc>
	}
}
 800194a:	bf00      	nop
 800194c:	bf00      	nop
 800194e:	3708      	adds	r7, #8
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	20000194 	.word	0x20000194

08001958 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
 800195e:	4603      	mov	r3, r0
 8001960:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001962:	79fb      	ldrb	r3, [r7, #7]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d101      	bne.n	800196c <SSD1306_Fill+0x14>
 8001968:	2300      	movs	r3, #0
 800196a:	e000      	b.n	800196e <SSD1306_Fill+0x16>
 800196c:	23ff      	movs	r3, #255	@ 0xff
 800196e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001972:	4619      	mov	r1, r3
 8001974:	4803      	ldr	r0, [pc, #12]	@ (8001984 <SSD1306_Fill+0x2c>)
 8001976:	f003 fb21 	bl	8004fbc <memset>
}
 800197a:	bf00      	nop
 800197c:	3708      	adds	r7, #8
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	20000194 	.word	0x20000194

08001988 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001988:	b480      	push	{r7}
 800198a:	b083      	sub	sp, #12
 800198c:	af00      	add	r7, sp, #0
 800198e:	4603      	mov	r3, r0
 8001990:	80fb      	strh	r3, [r7, #6]
 8001992:	460b      	mov	r3, r1
 8001994:	80bb      	strh	r3, [r7, #4]
 8001996:	4613      	mov	r3, r2
 8001998:	70fb      	strb	r3, [r7, #3]
	if (
 800199a:	88fb      	ldrh	r3, [r7, #6]
 800199c:	2b7f      	cmp	r3, #127	@ 0x7f
 800199e:	d848      	bhi.n	8001a32 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 80019a0:	88bb      	ldrh	r3, [r7, #4]
 80019a2:	2b3f      	cmp	r3, #63	@ 0x3f
 80019a4:	d845      	bhi.n	8001a32 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80019a6:	4b26      	ldr	r3, [pc, #152]	@ (8001a40 <SSD1306_DrawPixel+0xb8>)
 80019a8:	791b      	ldrb	r3, [r3, #4]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d006      	beq.n	80019bc <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80019ae:	78fb      	ldrb	r3, [r7, #3]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	bf0c      	ite	eq
 80019b4:	2301      	moveq	r3, #1
 80019b6:	2300      	movne	r3, #0
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80019bc:	78fb      	ldrb	r3, [r7, #3]
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d11a      	bne.n	80019f8 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80019c2:	88fa      	ldrh	r2, [r7, #6]
 80019c4:	88bb      	ldrh	r3, [r7, #4]
 80019c6:	08db      	lsrs	r3, r3, #3
 80019c8:	b298      	uxth	r0, r3
 80019ca:	4603      	mov	r3, r0
 80019cc:	01db      	lsls	r3, r3, #7
 80019ce:	4413      	add	r3, r2
 80019d0:	4a1c      	ldr	r2, [pc, #112]	@ (8001a44 <SSD1306_DrawPixel+0xbc>)
 80019d2:	5cd3      	ldrb	r3, [r2, r3]
 80019d4:	b25a      	sxtb	r2, r3
 80019d6:	88bb      	ldrh	r3, [r7, #4]
 80019d8:	f003 0307 	and.w	r3, r3, #7
 80019dc:	2101      	movs	r1, #1
 80019de:	fa01 f303 	lsl.w	r3, r1, r3
 80019e2:	b25b      	sxtb	r3, r3
 80019e4:	4313      	orrs	r3, r2
 80019e6:	b259      	sxtb	r1, r3
 80019e8:	88fa      	ldrh	r2, [r7, #6]
 80019ea:	4603      	mov	r3, r0
 80019ec:	01db      	lsls	r3, r3, #7
 80019ee:	4413      	add	r3, r2
 80019f0:	b2c9      	uxtb	r1, r1
 80019f2:	4a14      	ldr	r2, [pc, #80]	@ (8001a44 <SSD1306_DrawPixel+0xbc>)
 80019f4:	54d1      	strb	r1, [r2, r3]
 80019f6:	e01d      	b.n	8001a34 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80019f8:	88fa      	ldrh	r2, [r7, #6]
 80019fa:	88bb      	ldrh	r3, [r7, #4]
 80019fc:	08db      	lsrs	r3, r3, #3
 80019fe:	b298      	uxth	r0, r3
 8001a00:	4603      	mov	r3, r0
 8001a02:	01db      	lsls	r3, r3, #7
 8001a04:	4413      	add	r3, r2
 8001a06:	4a0f      	ldr	r2, [pc, #60]	@ (8001a44 <SSD1306_DrawPixel+0xbc>)
 8001a08:	5cd3      	ldrb	r3, [r2, r3]
 8001a0a:	b25a      	sxtb	r2, r3
 8001a0c:	88bb      	ldrh	r3, [r7, #4]
 8001a0e:	f003 0307 	and.w	r3, r3, #7
 8001a12:	2101      	movs	r1, #1
 8001a14:	fa01 f303 	lsl.w	r3, r1, r3
 8001a18:	b25b      	sxtb	r3, r3
 8001a1a:	43db      	mvns	r3, r3
 8001a1c:	b25b      	sxtb	r3, r3
 8001a1e:	4013      	ands	r3, r2
 8001a20:	b259      	sxtb	r1, r3
 8001a22:	88fa      	ldrh	r2, [r7, #6]
 8001a24:	4603      	mov	r3, r0
 8001a26:	01db      	lsls	r3, r3, #7
 8001a28:	4413      	add	r3, r2
 8001a2a:	b2c9      	uxtb	r1, r1
 8001a2c:	4a05      	ldr	r2, [pc, #20]	@ (8001a44 <SSD1306_DrawPixel+0xbc>)
 8001a2e:	54d1      	strb	r1, [r2, r3]
 8001a30:	e000      	b.n	8001a34 <SSD1306_DrawPixel+0xac>
		return;
 8001a32:	bf00      	nop
	}
}
 8001a34:	370c      	adds	r7, #12
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop
 8001a40:	20000594 	.word	0x20000594
 8001a44:	20000194 	.word	0x20000194

08001a48 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8001a48:	b480      	push	{r7}
 8001a4a:	b083      	sub	sp, #12
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	4603      	mov	r3, r0
 8001a50:	460a      	mov	r2, r1
 8001a52:	80fb      	strh	r3, [r7, #6]
 8001a54:	4613      	mov	r3, r2
 8001a56:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8001a58:	4a05      	ldr	r2, [pc, #20]	@ (8001a70 <SSD1306_GotoXY+0x28>)
 8001a5a:	88fb      	ldrh	r3, [r7, #6]
 8001a5c:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8001a5e:	4a04      	ldr	r2, [pc, #16]	@ (8001a70 <SSD1306_GotoXY+0x28>)
 8001a60:	88bb      	ldrh	r3, [r7, #4]
 8001a62:	8053      	strh	r3, [r2, #2]
}
 8001a64:	bf00      	nop
 8001a66:	370c      	adds	r7, #12
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr
 8001a70:	20000594 	.word	0x20000594

08001a74 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b086      	sub	sp, #24
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	6039      	str	r1, [r7, #0]
 8001a7e:	71fb      	strb	r3, [r7, #7]
 8001a80:	4613      	mov	r3, r2
 8001a82:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001a84:	4b39      	ldr	r3, [pc, #228]	@ (8001b6c <SSD1306_Putc+0xf8>)
 8001a86:	881b      	ldrh	r3, [r3, #0]
 8001a88:	461a      	mov	r2, r3
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	4413      	add	r3, r2
	if (
 8001a90:	2b7f      	cmp	r3, #127	@ 0x7f
 8001a92:	dc07      	bgt.n	8001aa4 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8001a94:	4b35      	ldr	r3, [pc, #212]	@ (8001b6c <SSD1306_Putc+0xf8>)
 8001a96:	885b      	ldrh	r3, [r3, #2]
 8001a98:	461a      	mov	r2, r3
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	785b      	ldrb	r3, [r3, #1]
 8001a9e:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001aa0:	2b3f      	cmp	r3, #63	@ 0x3f
 8001aa2:	dd01      	ble.n	8001aa8 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	e05d      	b.n	8001b64 <SSD1306_Putc+0xf0>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	617b      	str	r3, [r7, #20]
 8001aac:	e04b      	b.n	8001b46 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	685a      	ldr	r2, [r3, #4]
 8001ab2:	79fb      	ldrb	r3, [r7, #7]
 8001ab4:	3b20      	subs	r3, #32
 8001ab6:	6839      	ldr	r1, [r7, #0]
 8001ab8:	7849      	ldrb	r1, [r1, #1]
 8001aba:	fb01 f303 	mul.w	r3, r1, r3
 8001abe:	4619      	mov	r1, r3
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	440b      	add	r3, r1
 8001ac4:	005b      	lsls	r3, r3, #1
 8001ac6:	4413      	add	r3, r2
 8001ac8:	881b      	ldrh	r3, [r3, #0]
 8001aca:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8001acc:	2300      	movs	r3, #0
 8001ace:	613b      	str	r3, [r7, #16]
 8001ad0:	e030      	b.n	8001b34 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8001ad2:	68fa      	ldr	r2, [r7, #12]
 8001ad4:	693b      	ldr	r3, [r7, #16]
 8001ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ada:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d010      	beq.n	8001b04 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001ae2:	4b22      	ldr	r3, [pc, #136]	@ (8001b6c <SSD1306_Putc+0xf8>)
 8001ae4:	881a      	ldrh	r2, [r3, #0]
 8001ae6:	693b      	ldr	r3, [r7, #16]
 8001ae8:	b29b      	uxth	r3, r3
 8001aea:	4413      	add	r3, r2
 8001aec:	b298      	uxth	r0, r3
 8001aee:	4b1f      	ldr	r3, [pc, #124]	@ (8001b6c <SSD1306_Putc+0xf8>)
 8001af0:	885a      	ldrh	r2, [r3, #2]
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	b29b      	uxth	r3, r3
 8001af6:	4413      	add	r3, r2
 8001af8:	b29b      	uxth	r3, r3
 8001afa:	79ba      	ldrb	r2, [r7, #6]
 8001afc:	4619      	mov	r1, r3
 8001afe:	f7ff ff43 	bl	8001988 <SSD1306_DrawPixel>
 8001b02:	e014      	b.n	8001b2e <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001b04:	4b19      	ldr	r3, [pc, #100]	@ (8001b6c <SSD1306_Putc+0xf8>)
 8001b06:	881a      	ldrh	r2, [r3, #0]
 8001b08:	693b      	ldr	r3, [r7, #16]
 8001b0a:	b29b      	uxth	r3, r3
 8001b0c:	4413      	add	r3, r2
 8001b0e:	b298      	uxth	r0, r3
 8001b10:	4b16      	ldr	r3, [pc, #88]	@ (8001b6c <SSD1306_Putc+0xf8>)
 8001b12:	885a      	ldrh	r2, [r3, #2]
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	b29b      	uxth	r3, r3
 8001b18:	4413      	add	r3, r2
 8001b1a:	b299      	uxth	r1, r3
 8001b1c:	79bb      	ldrb	r3, [r7, #6]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	bf0c      	ite	eq
 8001b22:	2301      	moveq	r3, #1
 8001b24:	2300      	movne	r3, #0
 8001b26:	b2db      	uxtb	r3, r3
 8001b28:	461a      	mov	r2, r3
 8001b2a:	f7ff ff2d 	bl	8001988 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	3301      	adds	r3, #1
 8001b32:	613b      	str	r3, [r7, #16]
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	461a      	mov	r2, r3
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d3c8      	bcc.n	8001ad2 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	3301      	adds	r3, #1
 8001b44:	617b      	str	r3, [r7, #20]
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	785b      	ldrb	r3, [r3, #1]
 8001b4a:	461a      	mov	r2, r3
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d3ad      	bcc.n	8001aae <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8001b52:	4b06      	ldr	r3, [pc, #24]	@ (8001b6c <SSD1306_Putc+0xf8>)
 8001b54:	881b      	ldrh	r3, [r3, #0]
 8001b56:	683a      	ldr	r2, [r7, #0]
 8001b58:	7812      	ldrb	r2, [r2, #0]
 8001b5a:	4413      	add	r3, r2
 8001b5c:	b29a      	uxth	r2, r3
 8001b5e:	4b03      	ldr	r3, [pc, #12]	@ (8001b6c <SSD1306_Putc+0xf8>)
 8001b60:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8001b62:	79fb      	ldrb	r3, [r7, #7]
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	3718      	adds	r7, #24
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	20000594 	.word	0x20000594

08001b70 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	60f8      	str	r0, [r7, #12]
 8001b78:	60b9      	str	r1, [r7, #8]
 8001b7a:	4613      	mov	r3, r2
 8001b7c:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8001b7e:	e012      	b.n	8001ba6 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	781b      	ldrb	r3, [r3, #0]
 8001b84:	79fa      	ldrb	r2, [r7, #7]
 8001b86:	68b9      	ldr	r1, [r7, #8]
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f7ff ff73 	bl	8001a74 <SSD1306_Putc>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	461a      	mov	r2, r3
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	429a      	cmp	r2, r3
 8001b98:	d002      	beq.n	8001ba0 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	781b      	ldrb	r3, [r3, #0]
 8001b9e:	e008      	b.n	8001bb2 <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	3301      	adds	r3, #1
 8001ba4:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d1e8      	bne.n	8001b80 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	781b      	ldrb	r3, [r3, #0]
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	3710      	adds	r7, #16
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}

08001bba <SSD1306_DrawLine>:
 

void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 8001bba:	b590      	push	{r4, r7, lr}
 8001bbc:	b087      	sub	sp, #28
 8001bbe:	af00      	add	r7, sp, #0
 8001bc0:	4604      	mov	r4, r0
 8001bc2:	4608      	mov	r0, r1
 8001bc4:	4611      	mov	r1, r2
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	4623      	mov	r3, r4
 8001bca:	80fb      	strh	r3, [r7, #6]
 8001bcc:	4603      	mov	r3, r0
 8001bce:	80bb      	strh	r3, [r7, #4]
 8001bd0:	460b      	mov	r3, r1
 8001bd2:	807b      	strh	r3, [r7, #2]
 8001bd4:	4613      	mov	r3, r2
 8001bd6:	803b      	strh	r3, [r7, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp; 
	
	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 8001bd8:	88fb      	ldrh	r3, [r7, #6]
 8001bda:	2b7f      	cmp	r3, #127	@ 0x7f
 8001bdc:	d901      	bls.n	8001be2 <SSD1306_DrawLine+0x28>
		x0 = SSD1306_WIDTH - 1;
 8001bde:	237f      	movs	r3, #127	@ 0x7f
 8001be0:	80fb      	strh	r3, [r7, #6]
	}
	if (x1 >= SSD1306_WIDTH) {
 8001be2:	887b      	ldrh	r3, [r7, #2]
 8001be4:	2b7f      	cmp	r3, #127	@ 0x7f
 8001be6:	d901      	bls.n	8001bec <SSD1306_DrawLine+0x32>
		x1 = SSD1306_WIDTH - 1;
 8001be8:	237f      	movs	r3, #127	@ 0x7f
 8001bea:	807b      	strh	r3, [r7, #2]
	}
	if (y0 >= SSD1306_HEIGHT) {
 8001bec:	88bb      	ldrh	r3, [r7, #4]
 8001bee:	2b3f      	cmp	r3, #63	@ 0x3f
 8001bf0:	d901      	bls.n	8001bf6 <SSD1306_DrawLine+0x3c>
		y0 = SSD1306_HEIGHT - 1;
 8001bf2:	233f      	movs	r3, #63	@ 0x3f
 8001bf4:	80bb      	strh	r3, [r7, #4]
	}
	if (y1 >= SSD1306_HEIGHT) {
 8001bf6:	883b      	ldrh	r3, [r7, #0]
 8001bf8:	2b3f      	cmp	r3, #63	@ 0x3f
 8001bfa:	d901      	bls.n	8001c00 <SSD1306_DrawLine+0x46>
		y1 = SSD1306_HEIGHT - 1;
 8001bfc:	233f      	movs	r3, #63	@ 0x3f
 8001bfe:	803b      	strh	r3, [r7, #0]
	}
	
	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); 
 8001c00:	88fa      	ldrh	r2, [r7, #6]
 8001c02:	887b      	ldrh	r3, [r7, #2]
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d205      	bcs.n	8001c14 <SSD1306_DrawLine+0x5a>
 8001c08:	887a      	ldrh	r2, [r7, #2]
 8001c0a:	88fb      	ldrh	r3, [r7, #6]
 8001c0c:	1ad3      	subs	r3, r2, r3
 8001c0e:	b29b      	uxth	r3, r3
 8001c10:	b21b      	sxth	r3, r3
 8001c12:	e004      	b.n	8001c1e <SSD1306_DrawLine+0x64>
 8001c14:	88fa      	ldrh	r2, [r7, #6]
 8001c16:	887b      	ldrh	r3, [r7, #2]
 8001c18:	1ad3      	subs	r3, r2, r3
 8001c1a:	b29b      	uxth	r3, r3
 8001c1c:	b21b      	sxth	r3, r3
 8001c1e:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 8001c20:	88ba      	ldrh	r2, [r7, #4]
 8001c22:	883b      	ldrh	r3, [r7, #0]
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d205      	bcs.n	8001c34 <SSD1306_DrawLine+0x7a>
 8001c28:	883a      	ldrh	r2, [r7, #0]
 8001c2a:	88bb      	ldrh	r3, [r7, #4]
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	b29b      	uxth	r3, r3
 8001c30:	b21b      	sxth	r3, r3
 8001c32:	e004      	b.n	8001c3e <SSD1306_DrawLine+0x84>
 8001c34:	88ba      	ldrh	r2, [r7, #4]
 8001c36:	883b      	ldrh	r3, [r7, #0]
 8001c38:	1ad3      	subs	r3, r2, r3
 8001c3a:	b29b      	uxth	r3, r3
 8001c3c:	b21b      	sxth	r3, r3
 8001c3e:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1; 
 8001c40:	88fa      	ldrh	r2, [r7, #6]
 8001c42:	887b      	ldrh	r3, [r7, #2]
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d201      	bcs.n	8001c4c <SSD1306_DrawLine+0x92>
 8001c48:	2301      	movs	r3, #1
 8001c4a:	e001      	b.n	8001c50 <SSD1306_DrawLine+0x96>
 8001c4c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c50:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1; 
 8001c52:	88ba      	ldrh	r2, [r7, #4]
 8001c54:	883b      	ldrh	r3, [r7, #0]
 8001c56:	429a      	cmp	r2, r3
 8001c58:	d201      	bcs.n	8001c5e <SSD1306_DrawLine+0xa4>
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e001      	b.n	8001c62 <SSD1306_DrawLine+0xa8>
 8001c5e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c62:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2; 
 8001c64:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001c68:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	dd06      	ble.n	8001c7e <SSD1306_DrawLine+0xc4>
 8001c70:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001c74:	0fda      	lsrs	r2, r3, #31
 8001c76:	4413      	add	r3, r2
 8001c78:	105b      	asrs	r3, r3, #1
 8001c7a:	b21b      	sxth	r3, r3
 8001c7c:	e006      	b.n	8001c8c <SSD1306_DrawLine+0xd2>
 8001c7e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001c82:	0fda      	lsrs	r2, r3, #31
 8001c84:	4413      	add	r3, r2
 8001c86:	105b      	asrs	r3, r3, #1
 8001c88:	425b      	negs	r3, r3
 8001c8a:	b21b      	sxth	r3, r3
 8001c8c:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 8001c8e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d129      	bne.n	8001cea <SSD1306_DrawLine+0x130>
		if (y1 < y0) {
 8001c96:	883a      	ldrh	r2, [r7, #0]
 8001c98:	88bb      	ldrh	r3, [r7, #4]
 8001c9a:	429a      	cmp	r2, r3
 8001c9c:	d205      	bcs.n	8001caa <SSD1306_DrawLine+0xf0>
			tmp = y1;
 8001c9e:	883b      	ldrh	r3, [r7, #0]
 8001ca0:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8001ca2:	88bb      	ldrh	r3, [r7, #4]
 8001ca4:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8001ca6:	893b      	ldrh	r3, [r7, #8]
 8001ca8:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 8001caa:	887a      	ldrh	r2, [r7, #2]
 8001cac:	88fb      	ldrh	r3, [r7, #6]
 8001cae:	429a      	cmp	r2, r3
 8001cb0:	d205      	bcs.n	8001cbe <SSD1306_DrawLine+0x104>
			tmp = x1;
 8001cb2:	887b      	ldrh	r3, [r7, #2]
 8001cb4:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8001cb6:	88fb      	ldrh	r3, [r7, #6]
 8001cb8:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8001cba:	893b      	ldrh	r3, [r7, #8]
 8001cbc:	80fb      	strh	r3, [r7, #6]
		}
		
		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 8001cbe:	88bb      	ldrh	r3, [r7, #4]
 8001cc0:	82bb      	strh	r3, [r7, #20]
 8001cc2:	e00c      	b.n	8001cde <SSD1306_DrawLine+0x124>
			SSD1306_DrawPixel(x0, i, c);
 8001cc4:	8ab9      	ldrh	r1, [r7, #20]
 8001cc6:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001cca:	88fb      	ldrh	r3, [r7, #6]
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7ff fe5b 	bl	8001988 <SSD1306_DrawPixel>
		for (i = y0; i <= y1; i++) {
 8001cd2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001cd6:	b29b      	uxth	r3, r3
 8001cd8:	3301      	adds	r3, #1
 8001cda:	b29b      	uxth	r3, r3
 8001cdc:	82bb      	strh	r3, [r7, #20]
 8001cde:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001ce2:	883b      	ldrh	r3, [r7, #0]
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	dded      	ble.n	8001cc4 <SSD1306_DrawLine+0x10a>
		}
		
		/* Return from function */
		return;
 8001ce8:	e05f      	b.n	8001daa <SSD1306_DrawLine+0x1f0>
	}
	
	if (dy == 0) {
 8001cea:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d129      	bne.n	8001d46 <SSD1306_DrawLine+0x18c>
		if (y1 < y0) {
 8001cf2:	883a      	ldrh	r2, [r7, #0]
 8001cf4:	88bb      	ldrh	r3, [r7, #4]
 8001cf6:	429a      	cmp	r2, r3
 8001cf8:	d205      	bcs.n	8001d06 <SSD1306_DrawLine+0x14c>
			tmp = y1;
 8001cfa:	883b      	ldrh	r3, [r7, #0]
 8001cfc:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8001cfe:	88bb      	ldrh	r3, [r7, #4]
 8001d00:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8001d02:	893b      	ldrh	r3, [r7, #8]
 8001d04:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 8001d06:	887a      	ldrh	r2, [r7, #2]
 8001d08:	88fb      	ldrh	r3, [r7, #6]
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	d205      	bcs.n	8001d1a <SSD1306_DrawLine+0x160>
			tmp = x1;
 8001d0e:	887b      	ldrh	r3, [r7, #2]
 8001d10:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8001d12:	88fb      	ldrh	r3, [r7, #6]
 8001d14:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8001d16:	893b      	ldrh	r3, [r7, #8]
 8001d18:	80fb      	strh	r3, [r7, #6]
		}
		
		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 8001d1a:	88fb      	ldrh	r3, [r7, #6]
 8001d1c:	82bb      	strh	r3, [r7, #20]
 8001d1e:	e00c      	b.n	8001d3a <SSD1306_DrawLine+0x180>
			SSD1306_DrawPixel(i, y0, c);
 8001d20:	8abb      	ldrh	r3, [r7, #20]
 8001d22:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001d26:	88b9      	ldrh	r1, [r7, #4]
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f7ff fe2d 	bl	8001988 <SSD1306_DrawPixel>
		for (i = x0; i <= x1; i++) {
 8001d2e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001d32:	b29b      	uxth	r3, r3
 8001d34:	3301      	adds	r3, #1
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	82bb      	strh	r3, [r7, #20]
 8001d3a:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001d3e:	887b      	ldrh	r3, [r7, #2]
 8001d40:	429a      	cmp	r2, r3
 8001d42:	dded      	ble.n	8001d20 <SSD1306_DrawLine+0x166>
		}
		
		/* Return from function */
		return;
 8001d44:	e031      	b.n	8001daa <SSD1306_DrawLine+0x1f0>
	}
	
	while (1) {
		SSD1306_DrawPixel(x0, y0, c);
 8001d46:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001d4a:	88b9      	ldrh	r1, [r7, #4]
 8001d4c:	88fb      	ldrh	r3, [r7, #6]
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f7ff fe1a 	bl	8001988 <SSD1306_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 8001d54:	88fa      	ldrh	r2, [r7, #6]
 8001d56:	887b      	ldrh	r3, [r7, #2]
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d103      	bne.n	8001d64 <SSD1306_DrawLine+0x1aa>
 8001d5c:	88ba      	ldrh	r2, [r7, #4]
 8001d5e:	883b      	ldrh	r3, [r7, #0]
 8001d60:	429a      	cmp	r2, r3
 8001d62:	d021      	beq.n	8001da8 <SSD1306_DrawLine+0x1ee>
			break;
		}
		e2 = err; 
 8001d64:	8afb      	ldrh	r3, [r7, #22]
 8001d66:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 8001d68:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001d6c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001d70:	425b      	negs	r3, r3
 8001d72:	429a      	cmp	r2, r3
 8001d74:	dd08      	ble.n	8001d88 <SSD1306_DrawLine+0x1ce>
			err -= dy;
 8001d76:	8afa      	ldrh	r2, [r7, #22]
 8001d78:	8a3b      	ldrh	r3, [r7, #16]
 8001d7a:	1ad3      	subs	r3, r2, r3
 8001d7c:	b29b      	uxth	r3, r3
 8001d7e:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 8001d80:	89fa      	ldrh	r2, [r7, #14]
 8001d82:	88fb      	ldrh	r3, [r7, #6]
 8001d84:	4413      	add	r3, r2
 8001d86:	80fb      	strh	r3, [r7, #6]
		} 
		if (e2 < dy) {
 8001d88:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001d8c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001d90:	429a      	cmp	r2, r3
 8001d92:	dad8      	bge.n	8001d46 <SSD1306_DrawLine+0x18c>
			err += dx;
 8001d94:	8afa      	ldrh	r2, [r7, #22]
 8001d96:	8a7b      	ldrh	r3, [r7, #18]
 8001d98:	4413      	add	r3, r2
 8001d9a:	b29b      	uxth	r3, r3
 8001d9c:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 8001d9e:	89ba      	ldrh	r2, [r7, #12]
 8001da0:	88bb      	ldrh	r3, [r7, #4]
 8001da2:	4413      	add	r3, r2
 8001da4:	80bb      	strh	r3, [r7, #4]
		SSD1306_DrawPixel(x0, y0, c);
 8001da6:	e7ce      	b.n	8001d46 <SSD1306_DrawLine+0x18c>
			break;
 8001da8:	bf00      	nop
		} 
	}
}
 8001daa:	371c      	adds	r7, #28
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd90      	pop	{r4, r7, pc}

08001db0 <SSD1306_DrawFilledTriangle>:
	SSD1306_DrawLine(x2, y2, x3, y3, color);
	SSD1306_DrawLine(x3, y3, x1, y1, color);
}


void SSD1306_DrawFilledTriangle(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t x3, uint16_t y3, SSD1306_COLOR_t color) {
 8001db0:	b590      	push	{r4, r7, lr}
 8001db2:	b08d      	sub	sp, #52	@ 0x34
 8001db4:	af02      	add	r7, sp, #8
 8001db6:	4604      	mov	r4, r0
 8001db8:	4608      	mov	r0, r1
 8001dba:	4611      	mov	r1, r2
 8001dbc:	461a      	mov	r2, r3
 8001dbe:	4623      	mov	r3, r4
 8001dc0:	80fb      	strh	r3, [r7, #6]
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	80bb      	strh	r3, [r7, #4]
 8001dc6:	460b      	mov	r3, r1
 8001dc8:	807b      	strh	r3, [r7, #2]
 8001dca:	4613      	mov	r3, r2
 8001dcc:	803b      	strh	r3, [r7, #0]
	int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 8001dce:	2300      	movs	r3, #0
 8001dd0:	823b      	strh	r3, [r7, #16]
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	81fb      	strh	r3, [r7, #14]
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001dda:	2300      	movs	r3, #0
 8001ddc:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001dde:	2300      	movs	r3, #0
 8001de0:	847b      	strh	r3, [r7, #34]	@ 0x22
 8001de2:	2300      	movs	r3, #0
 8001de4:	843b      	strh	r3, [r7, #32]
	yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, 
 8001de6:	2300      	movs	r3, #0
 8001de8:	83fb      	strh	r3, [r7, #30]
 8001dea:	2300      	movs	r3, #0
 8001dec:	83bb      	strh	r3, [r7, #28]
 8001dee:	2300      	movs	r3, #0
 8001df0:	837b      	strh	r3, [r7, #26]
 8001df2:	2300      	movs	r3, #0
 8001df4:	833b      	strh	r3, [r7, #24]
 8001df6:	2300      	movs	r3, #0
 8001df8:	82fb      	strh	r3, [r7, #22]
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	82bb      	strh	r3, [r7, #20]
	curpixel = 0;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	827b      	strh	r3, [r7, #18]
	
	deltax = ABS(x2 - x1);
 8001e02:	887a      	ldrh	r2, [r7, #2]
 8001e04:	88fb      	ldrh	r3, [r7, #6]
 8001e06:	1ad3      	subs	r3, r2, r3
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	bfb8      	it	lt
 8001e0c:	425b      	neglt	r3, r3
 8001e0e:	823b      	strh	r3, [r7, #16]
	deltay = ABS(y2 - y1);
 8001e10:	883a      	ldrh	r2, [r7, #0]
 8001e12:	88bb      	ldrh	r3, [r7, #4]
 8001e14:	1ad3      	subs	r3, r2, r3
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	bfb8      	it	lt
 8001e1a:	425b      	neglt	r3, r3
 8001e1c:	81fb      	strh	r3, [r7, #14]
	x = x1;
 8001e1e:	88fb      	ldrh	r3, [r7, #6]
 8001e20:	84fb      	strh	r3, [r7, #38]	@ 0x26
	y = y1;
 8001e22:	88bb      	ldrh	r3, [r7, #4]
 8001e24:	84bb      	strh	r3, [r7, #36]	@ 0x24

	if (x2 >= x1) {
 8001e26:	887a      	ldrh	r2, [r7, #2]
 8001e28:	88fb      	ldrh	r3, [r7, #6]
 8001e2a:	429a      	cmp	r2, r3
 8001e2c:	d304      	bcc.n	8001e38 <SSD1306_DrawFilledTriangle+0x88>
		xinc1 = 1;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	847b      	strh	r3, [r7, #34]	@ 0x22
		xinc2 = 1;
 8001e32:	2301      	movs	r3, #1
 8001e34:	843b      	strh	r3, [r7, #32]
 8001e36:	e005      	b.n	8001e44 <SSD1306_DrawFilledTriangle+0x94>
	} else {
		xinc1 = -1;
 8001e38:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001e3c:	847b      	strh	r3, [r7, #34]	@ 0x22
		xinc2 = -1;
 8001e3e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001e42:	843b      	strh	r3, [r7, #32]
	}

	if (y2 >= y1) {
 8001e44:	883a      	ldrh	r2, [r7, #0]
 8001e46:	88bb      	ldrh	r3, [r7, #4]
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	d304      	bcc.n	8001e56 <SSD1306_DrawFilledTriangle+0xa6>
		yinc1 = 1;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	83fb      	strh	r3, [r7, #30]
		yinc2 = 1;
 8001e50:	2301      	movs	r3, #1
 8001e52:	83bb      	strh	r3, [r7, #28]
 8001e54:	e005      	b.n	8001e62 <SSD1306_DrawFilledTriangle+0xb2>
	} else {
		yinc1 = -1;
 8001e56:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001e5a:	83fb      	strh	r3, [r7, #30]
		yinc2 = -1;
 8001e5c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001e60:	83bb      	strh	r3, [r7, #28]
	}

	if (deltax >= deltay){
 8001e62:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8001e66:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	db10      	blt.n	8001e90 <SSD1306_DrawFilledTriangle+0xe0>
		xinc1 = 0;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	847b      	strh	r3, [r7, #34]	@ 0x22
		yinc2 = 0;
 8001e72:	2300      	movs	r3, #0
 8001e74:	83bb      	strh	r3, [r7, #28]
		den = deltax;
 8001e76:	8a3b      	ldrh	r3, [r7, #16]
 8001e78:	837b      	strh	r3, [r7, #26]
		num = deltax / 2;
 8001e7a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001e7e:	0fda      	lsrs	r2, r3, #31
 8001e80:	4413      	add	r3, r2
 8001e82:	105b      	asrs	r3, r3, #1
 8001e84:	833b      	strh	r3, [r7, #24]
		numadd = deltay;
 8001e86:	89fb      	ldrh	r3, [r7, #14]
 8001e88:	82fb      	strh	r3, [r7, #22]
		numpixels = deltax;
 8001e8a:	8a3b      	ldrh	r3, [r7, #16]
 8001e8c:	82bb      	strh	r3, [r7, #20]
 8001e8e:	e00f      	b.n	8001eb0 <SSD1306_DrawFilledTriangle+0x100>
	} else {
		xinc2 = 0;
 8001e90:	2300      	movs	r3, #0
 8001e92:	843b      	strh	r3, [r7, #32]
		yinc1 = 0;
 8001e94:	2300      	movs	r3, #0
 8001e96:	83fb      	strh	r3, [r7, #30]
		den = deltay;
 8001e98:	89fb      	ldrh	r3, [r7, #14]
 8001e9a:	837b      	strh	r3, [r7, #26]
		num = deltay / 2;
 8001e9c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001ea0:	0fda      	lsrs	r2, r3, #31
 8001ea2:	4413      	add	r3, r2
 8001ea4:	105b      	asrs	r3, r3, #1
 8001ea6:	833b      	strh	r3, [r7, #24]
		numadd = deltax;
 8001ea8:	8a3b      	ldrh	r3, [r7, #16]
 8001eaa:	82fb      	strh	r3, [r7, #22]
		numpixels = deltay;
 8001eac:	89fb      	ldrh	r3, [r7, #14]
 8001eae:	82bb      	strh	r3, [r7, #20]
	}

	for (curpixel = 0; curpixel <= numpixels; curpixel++) {
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	827b      	strh	r3, [r7, #18]
 8001eb4:	e033      	b.n	8001f1e <SSD1306_DrawFilledTriangle+0x16e>
		SSD1306_DrawLine(x, y, x3, y3, color);
 8001eb6:	8cf8      	ldrh	r0, [r7, #38]	@ 0x26
 8001eb8:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8001eba:	8fbc      	ldrh	r4, [r7, #60]	@ 0x3c
 8001ebc:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8001ebe:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8001ec2:	9300      	str	r3, [sp, #0]
 8001ec4:	4623      	mov	r3, r4
 8001ec6:	f7ff fe78 	bl	8001bba <SSD1306_DrawLine>

		num += numadd;
 8001eca:	8b3a      	ldrh	r2, [r7, #24]
 8001ecc:	8afb      	ldrh	r3, [r7, #22]
 8001ece:	4413      	add	r3, r2
 8001ed0:	b29b      	uxth	r3, r3
 8001ed2:	833b      	strh	r3, [r7, #24]
		if (num >= den) {
 8001ed4:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001ed8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001edc:	429a      	cmp	r2, r3
 8001ede:	db0e      	blt.n	8001efe <SSD1306_DrawFilledTriangle+0x14e>
			num -= den;
 8001ee0:	8b3a      	ldrh	r2, [r7, #24]
 8001ee2:	8b7b      	ldrh	r3, [r7, #26]
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	b29b      	uxth	r3, r3
 8001ee8:	833b      	strh	r3, [r7, #24]
			x += xinc1;
 8001eea:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001eec:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001eee:	4413      	add	r3, r2
 8001ef0:	b29b      	uxth	r3, r3
 8001ef2:	84fb      	strh	r3, [r7, #38]	@ 0x26
			y += yinc1;
 8001ef4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001ef6:	8bfb      	ldrh	r3, [r7, #30]
 8001ef8:	4413      	add	r3, r2
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	84bb      	strh	r3, [r7, #36]	@ 0x24
		}
		x += xinc2;
 8001efe:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001f00:	8c3b      	ldrh	r3, [r7, #32]
 8001f02:	4413      	add	r3, r2
 8001f04:	b29b      	uxth	r3, r3
 8001f06:	84fb      	strh	r3, [r7, #38]	@ 0x26
		y += yinc2;
 8001f08:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001f0a:	8bbb      	ldrh	r3, [r7, #28]
 8001f0c:	4413      	add	r3, r2
 8001f0e:	b29b      	uxth	r3, r3
 8001f10:	84bb      	strh	r3, [r7, #36]	@ 0x24
	for (curpixel = 0; curpixel <= numpixels; curpixel++) {
 8001f12:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001f16:	b29b      	uxth	r3, r3
 8001f18:	3301      	adds	r3, #1
 8001f1a:	b29b      	uxth	r3, r3
 8001f1c:	827b      	strh	r3, [r7, #18]
 8001f1e:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001f22:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001f26:	429a      	cmp	r2, r3
 8001f28:	ddc5      	ble.n	8001eb6 <SSD1306_DrawFilledTriangle+0x106>
	}
}
 8001f2a:	bf00      	nop
 8001f2c:	bf00      	nop
 8001f2e:	372c      	adds	r7, #44	@ 0x2c
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd90      	pop	{r4, r7, pc}

08001f34 <SSD1306_Clear>:
        }
    }
}

void SSD1306_Clear (void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8001f38:	2000      	movs	r0, #0
 8001f3a:	f7ff fd0d 	bl	8001958 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8001f3e:	f7ff fcdd 	bl	80018fc <SSD1306_UpdateScreen>
}
 8001f42:	bf00      	nop
 8001f44:	bd80      	pop	{r7, pc}
	...

08001f48 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8001f4e:	4b08      	ldr	r3, [pc, #32]	@ (8001f70 <ssd1306_I2C_Init+0x28>)
 8001f50:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001f52:	e002      	b.n	8001f5a <ssd1306_I2C_Init+0x12>
		p--;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	3b01      	subs	r3, #1
 8001f58:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d1f9      	bne.n	8001f54 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001f60:	bf00      	nop
 8001f62:	bf00      	nop
 8001f64:	370c      	adds	r7, #12
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr
 8001f6e:	bf00      	nop
 8001f70:	0003d090 	.word	0x0003d090

08001f74 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001f74:	b590      	push	{r4, r7, lr}
 8001f76:	b0c7      	sub	sp, #284	@ 0x11c
 8001f78:	af02      	add	r7, sp, #8
 8001f7a:	4604      	mov	r4, r0
 8001f7c:	4608      	mov	r0, r1
 8001f7e:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8001f82:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8001f86:	600a      	str	r2, [r1, #0]
 8001f88:	4619      	mov	r1, r3
 8001f8a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001f8e:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001f92:	4622      	mov	r2, r4
 8001f94:	701a      	strb	r2, [r3, #0]
 8001f96:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001f9a:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8001f9e:	4602      	mov	r2, r0
 8001fa0:	701a      	strb	r2, [r3, #0]
 8001fa2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001fa6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001faa:	460a      	mov	r2, r1
 8001fac:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001fae:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001fb2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001fb6:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001fba:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8001fbe:	7812      	ldrb	r2, [r2, #0]
 8001fc0:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001fc8:	e015      	b.n	8001ff6 <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8001fca:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001fce:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001fd2:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8001fd6:	6812      	ldr	r2, [r2, #0]
 8001fd8:	441a      	add	r2, r3
 8001fda:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001fde:	3301      	adds	r3, #1
 8001fe0:	7811      	ldrb	r1, [r2, #0]
 8001fe2:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001fe6:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8001fea:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001fec:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001ff0:	3301      	adds	r3, #1
 8001ff2:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001ff6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001ffa:	b29b      	uxth	r3, r3
 8001ffc:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8002000:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8002004:	8812      	ldrh	r2, [r2, #0]
 8002006:	429a      	cmp	r2, r3
 8002008:	d8df      	bhi.n	8001fca <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(SSD1306_I2C, address, dt, count+1, 10);
 800200a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800200e:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	b299      	uxth	r1, r3
 8002016:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800201a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800201e:	881b      	ldrh	r3, [r3, #0]
 8002020:	3301      	adds	r3, #1
 8002022:	b29b      	uxth	r3, r3
 8002024:	f107 020c 	add.w	r2, r7, #12
 8002028:	200a      	movs	r0, #10
 800202a:	9000      	str	r0, [sp, #0]
 800202c:	4803      	ldr	r0, [pc, #12]	@ (800203c <ssd1306_I2C_WriteMulti+0xc8>)
 800202e:	f000 fe69 	bl	8002d04 <HAL_I2C_Master_Transmit>
}
 8002032:	bf00      	nop
 8002034:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8002038:	46bd      	mov	sp, r7
 800203a:	bd90      	pop	{r4, r7, pc}
 800203c:	200000a0 	.word	0x200000a0

08002040 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8002040:	b580      	push	{r7, lr}
 8002042:	b086      	sub	sp, #24
 8002044:	af02      	add	r7, sp, #8
 8002046:	4603      	mov	r3, r0
 8002048:	71fb      	strb	r3, [r7, #7]
 800204a:	460b      	mov	r3, r1
 800204c:	71bb      	strb	r3, [r7, #6]
 800204e:	4613      	mov	r3, r2
 8002050:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8002052:	79bb      	ldrb	r3, [r7, #6]
 8002054:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8002056:	797b      	ldrb	r3, [r7, #5]
 8002058:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(SSD1306_I2C, address, dt, 2, 10);
 800205a:	79fb      	ldrb	r3, [r7, #7]
 800205c:	b299      	uxth	r1, r3
 800205e:	f107 020c 	add.w	r2, r7, #12
 8002062:	230a      	movs	r3, #10
 8002064:	9300      	str	r3, [sp, #0]
 8002066:	2302      	movs	r3, #2
 8002068:	4803      	ldr	r0, [pc, #12]	@ (8002078 <ssd1306_I2C_Write+0x38>)
 800206a:	f000 fe4b 	bl	8002d04 <HAL_I2C_Master_Transmit>
}
 800206e:	bf00      	nop
 8002070:	3710      	adds	r7, #16
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	200000a0 	.word	0x200000a0

0800207c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002082:	2300      	movs	r3, #0
 8002084:	607b      	str	r3, [r7, #4]
 8002086:	4b10      	ldr	r3, [pc, #64]	@ (80020c8 <HAL_MspInit+0x4c>)
 8002088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800208a:	4a0f      	ldr	r2, [pc, #60]	@ (80020c8 <HAL_MspInit+0x4c>)
 800208c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002090:	6453      	str	r3, [r2, #68]	@ 0x44
 8002092:	4b0d      	ldr	r3, [pc, #52]	@ (80020c8 <HAL_MspInit+0x4c>)
 8002094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002096:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800209a:	607b      	str	r3, [r7, #4]
 800209c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800209e:	2300      	movs	r3, #0
 80020a0:	603b      	str	r3, [r7, #0]
 80020a2:	4b09      	ldr	r3, [pc, #36]	@ (80020c8 <HAL_MspInit+0x4c>)
 80020a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a6:	4a08      	ldr	r2, [pc, #32]	@ (80020c8 <HAL_MspInit+0x4c>)
 80020a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80020ae:	4b06      	ldr	r3, [pc, #24]	@ (80020c8 <HAL_MspInit+0x4c>)
 80020b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020b6:	603b      	str	r3, [r7, #0]
 80020b8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80020ba:	2007      	movs	r0, #7
 80020bc:	f000 fadc 	bl	8002678 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020c0:	bf00      	nop
 80020c2:	3708      	adds	r7, #8
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	40023800 	.word	0x40023800

080020cc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b08a      	sub	sp, #40	@ 0x28
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d4:	f107 0314 	add.w	r3, r7, #20
 80020d8:	2200      	movs	r2, #0
 80020da:	601a      	str	r2, [r3, #0]
 80020dc:	605a      	str	r2, [r3, #4]
 80020de:	609a      	str	r2, [r3, #8]
 80020e0:	60da      	str	r2, [r3, #12]
 80020e2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a19      	ldr	r2, [pc, #100]	@ (8002150 <HAL_I2C_MspInit+0x84>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d12b      	bne.n	8002146 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ee:	2300      	movs	r3, #0
 80020f0:	613b      	str	r3, [r7, #16]
 80020f2:	4b18      	ldr	r3, [pc, #96]	@ (8002154 <HAL_I2C_MspInit+0x88>)
 80020f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f6:	4a17      	ldr	r2, [pc, #92]	@ (8002154 <HAL_I2C_MspInit+0x88>)
 80020f8:	f043 0302 	orr.w	r3, r3, #2
 80020fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80020fe:	4b15      	ldr	r3, [pc, #84]	@ (8002154 <HAL_I2C_MspInit+0x88>)
 8002100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002102:	f003 0302 	and.w	r3, r3, #2
 8002106:	613b      	str	r3, [r7, #16]
 8002108:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800210a:	23c0      	movs	r3, #192	@ 0xc0
 800210c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800210e:	2312      	movs	r3, #18
 8002110:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002112:	2300      	movs	r3, #0
 8002114:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002116:	2303      	movs	r3, #3
 8002118:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800211a:	2304      	movs	r3, #4
 800211c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800211e:	f107 0314 	add.w	r3, r7, #20
 8002122:	4619      	mov	r1, r3
 8002124:	480c      	ldr	r0, [pc, #48]	@ (8002158 <HAL_I2C_MspInit+0x8c>)
 8002126:	f000 fadb 	bl	80026e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800212a:	2300      	movs	r3, #0
 800212c:	60fb      	str	r3, [r7, #12]
 800212e:	4b09      	ldr	r3, [pc, #36]	@ (8002154 <HAL_I2C_MspInit+0x88>)
 8002130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002132:	4a08      	ldr	r2, [pc, #32]	@ (8002154 <HAL_I2C_MspInit+0x88>)
 8002134:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002138:	6413      	str	r3, [r2, #64]	@ 0x40
 800213a:	4b06      	ldr	r3, [pc, #24]	@ (8002154 <HAL_I2C_MspInit+0x88>)
 800213c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800213e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002142:	60fb      	str	r3, [r7, #12]
 8002144:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002146:	bf00      	nop
 8002148:	3728      	adds	r7, #40	@ 0x28
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	40005400 	.word	0x40005400
 8002154:	40023800 	.word	0x40023800
 8002158:	40020400 	.word	0x40020400

0800215c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b08a      	sub	sp, #40	@ 0x28
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002164:	f107 0314 	add.w	r3, r7, #20
 8002168:	2200      	movs	r2, #0
 800216a:	601a      	str	r2, [r3, #0]
 800216c:	605a      	str	r2, [r3, #4]
 800216e:	609a      	str	r2, [r3, #8]
 8002170:	60da      	str	r2, [r3, #12]
 8002172:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a19      	ldr	r2, [pc, #100]	@ (80021e0 <HAL_TIM_Encoder_MspInit+0x84>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d12c      	bne.n	80021d8 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800217e:	2300      	movs	r3, #0
 8002180:	613b      	str	r3, [r7, #16]
 8002182:	4b18      	ldr	r3, [pc, #96]	@ (80021e4 <HAL_TIM_Encoder_MspInit+0x88>)
 8002184:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002186:	4a17      	ldr	r2, [pc, #92]	@ (80021e4 <HAL_TIM_Encoder_MspInit+0x88>)
 8002188:	f043 0301 	orr.w	r3, r3, #1
 800218c:	6453      	str	r3, [r2, #68]	@ 0x44
 800218e:	4b15      	ldr	r3, [pc, #84]	@ (80021e4 <HAL_TIM_Encoder_MspInit+0x88>)
 8002190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002192:	f003 0301 	and.w	r3, r3, #1
 8002196:	613b      	str	r3, [r7, #16]
 8002198:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800219a:	2300      	movs	r3, #0
 800219c:	60fb      	str	r3, [r7, #12]
 800219e:	4b11      	ldr	r3, [pc, #68]	@ (80021e4 <HAL_TIM_Encoder_MspInit+0x88>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a2:	4a10      	ldr	r2, [pc, #64]	@ (80021e4 <HAL_TIM_Encoder_MspInit+0x88>)
 80021a4:	f043 0310 	orr.w	r3, r3, #16
 80021a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80021aa:	4b0e      	ldr	r3, [pc, #56]	@ (80021e4 <HAL_TIM_Encoder_MspInit+0x88>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ae:	f003 0310 	and.w	r3, r3, #16
 80021b2:	60fb      	str	r3, [r7, #12]
 80021b4:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 80021b6:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 80021ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021bc:	2302      	movs	r3, #2
 80021be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c0:	2300      	movs	r3, #0
 80021c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021c4:	2300      	movs	r3, #0
 80021c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80021c8:	2301      	movs	r3, #1
 80021ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021cc:	f107 0314 	add.w	r3, r7, #20
 80021d0:	4619      	mov	r1, r3
 80021d2:	4805      	ldr	r0, [pc, #20]	@ (80021e8 <HAL_TIM_Encoder_MspInit+0x8c>)
 80021d4:	f000 fa84 	bl	80026e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80021d8:	bf00      	nop
 80021da:	3728      	adds	r7, #40	@ 0x28
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	40010000 	.word	0x40010000
 80021e4:	40023800 	.word	0x40023800
 80021e8:	40021000 	.word	0x40021000

080021ec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b085      	sub	sp, #20
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a0b      	ldr	r2, [pc, #44]	@ (8002228 <HAL_TIM_Base_MspInit+0x3c>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d10d      	bne.n	800221a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80021fe:	2300      	movs	r3, #0
 8002200:	60fb      	str	r3, [r7, #12]
 8002202:	4b0a      	ldr	r3, [pc, #40]	@ (800222c <HAL_TIM_Base_MspInit+0x40>)
 8002204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002206:	4a09      	ldr	r2, [pc, #36]	@ (800222c <HAL_TIM_Base_MspInit+0x40>)
 8002208:	f043 0304 	orr.w	r3, r3, #4
 800220c:	6413      	str	r3, [r2, #64]	@ 0x40
 800220e:	4b07      	ldr	r3, [pc, #28]	@ (800222c <HAL_TIM_Base_MspInit+0x40>)
 8002210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002212:	f003 0304 	and.w	r3, r3, #4
 8002216:	60fb      	str	r3, [r7, #12]
 8002218:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800221a:	bf00      	nop
 800221c:	3714      	adds	r7, #20
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop
 8002228:	40000800 	.word	0x40000800
 800222c:	40023800 	.word	0x40023800

08002230 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b088      	sub	sp, #32
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002238:	f107 030c 	add.w	r3, r7, #12
 800223c:	2200      	movs	r2, #0
 800223e:	601a      	str	r2, [r3, #0]
 8002240:	605a      	str	r2, [r3, #4]
 8002242:	609a      	str	r2, [r3, #8]
 8002244:	60da      	str	r2, [r3, #12]
 8002246:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a12      	ldr	r2, [pc, #72]	@ (8002298 <HAL_TIM_MspPostInit+0x68>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d11e      	bne.n	8002290 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002252:	2300      	movs	r3, #0
 8002254:	60bb      	str	r3, [r7, #8]
 8002256:	4b11      	ldr	r3, [pc, #68]	@ (800229c <HAL_TIM_MspPostInit+0x6c>)
 8002258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800225a:	4a10      	ldr	r2, [pc, #64]	@ (800229c <HAL_TIM_MspPostInit+0x6c>)
 800225c:	f043 0308 	orr.w	r3, r3, #8
 8002260:	6313      	str	r3, [r2, #48]	@ 0x30
 8002262:	4b0e      	ldr	r3, [pc, #56]	@ (800229c <HAL_TIM_MspPostInit+0x6c>)
 8002264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002266:	f003 0308 	and.w	r3, r3, #8
 800226a:	60bb      	str	r3, [r7, #8]
 800226c:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800226e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002272:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002274:	2302      	movs	r3, #2
 8002276:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002278:	2300      	movs	r3, #0
 800227a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800227c:	2300      	movs	r3, #0
 800227e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002280:	2302      	movs	r3, #2
 8002282:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002284:	f107 030c 	add.w	r3, r7, #12
 8002288:	4619      	mov	r1, r3
 800228a:	4805      	ldr	r0, [pc, #20]	@ (80022a0 <HAL_TIM_MspPostInit+0x70>)
 800228c:	f000 fa28 	bl	80026e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002290:	bf00      	nop
 8002292:	3720      	adds	r7, #32
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}
 8002298:	40000800 	.word	0x40000800
 800229c:	40023800 	.word	0x40023800
 80022a0:	40020c00 	.word	0x40020c00

080022a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80022a8:	bf00      	nop
 80022aa:	e7fd      	b.n	80022a8 <NMI_Handler+0x4>

080022ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022b0:	bf00      	nop
 80022b2:	e7fd      	b.n	80022b0 <HardFault_Handler+0x4>

080022b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022b4:	b480      	push	{r7}
 80022b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022b8:	bf00      	nop
 80022ba:	e7fd      	b.n	80022b8 <MemManage_Handler+0x4>

080022bc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022c0:	bf00      	nop
 80022c2:	e7fd      	b.n	80022c0 <BusFault_Handler+0x4>

080022c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022c8:	bf00      	nop
 80022ca:	e7fd      	b.n	80022c8 <UsageFault_Handler+0x4>

080022cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022d0:	bf00      	nop
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr

080022da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022da:	b480      	push	{r7}
 80022dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022de:	bf00      	nop
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022ec:	bf00      	nop
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr

080022f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022f6:	b580      	push	{r7, lr}
 80022f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022fa:	f000 f8c7 	bl	800248c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022fe:	bf00      	nop
 8002300:	bd80      	pop	{r7, pc}
	...

08002304 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b086      	sub	sp, #24
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800230c:	4a14      	ldr	r2, [pc, #80]	@ (8002360 <_sbrk+0x5c>)
 800230e:	4b15      	ldr	r3, [pc, #84]	@ (8002364 <_sbrk+0x60>)
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002318:	4b13      	ldr	r3, [pc, #76]	@ (8002368 <_sbrk+0x64>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d102      	bne.n	8002326 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002320:	4b11      	ldr	r3, [pc, #68]	@ (8002368 <_sbrk+0x64>)
 8002322:	4a12      	ldr	r2, [pc, #72]	@ (800236c <_sbrk+0x68>)
 8002324:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002326:	4b10      	ldr	r3, [pc, #64]	@ (8002368 <_sbrk+0x64>)
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4413      	add	r3, r2
 800232e:	693a      	ldr	r2, [r7, #16]
 8002330:	429a      	cmp	r2, r3
 8002332:	d207      	bcs.n	8002344 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002334:	f002 fe4a 	bl	8004fcc <__errno>
 8002338:	4603      	mov	r3, r0
 800233a:	220c      	movs	r2, #12
 800233c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800233e:	f04f 33ff 	mov.w	r3, #4294967295
 8002342:	e009      	b.n	8002358 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002344:	4b08      	ldr	r3, [pc, #32]	@ (8002368 <_sbrk+0x64>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800234a:	4b07      	ldr	r3, [pc, #28]	@ (8002368 <_sbrk+0x64>)
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	4413      	add	r3, r2
 8002352:	4a05      	ldr	r2, [pc, #20]	@ (8002368 <_sbrk+0x64>)
 8002354:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002356:	68fb      	ldr	r3, [r7, #12]
}
 8002358:	4618      	mov	r0, r3
 800235a:	3718      	adds	r7, #24
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	20020000 	.word	0x20020000
 8002364:	00000400 	.word	0x00000400
 8002368:	2000059c 	.word	0x2000059c
 800236c:	200006f0 	.word	0x200006f0

08002370 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002374:	4b06      	ldr	r3, [pc, #24]	@ (8002390 <SystemInit+0x20>)
 8002376:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800237a:	4a05      	ldr	r2, [pc, #20]	@ (8002390 <SystemInit+0x20>)
 800237c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002380:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002384:	bf00      	nop
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop
 8002390:	e000ed00 	.word	0xe000ed00

08002394 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002394:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80023cc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002398:	f7ff ffea 	bl	8002370 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800239c:	480c      	ldr	r0, [pc, #48]	@ (80023d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800239e:	490d      	ldr	r1, [pc, #52]	@ (80023d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80023a0:	4a0d      	ldr	r2, [pc, #52]	@ (80023d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80023a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023a4:	e002      	b.n	80023ac <LoopCopyDataInit>

080023a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023aa:	3304      	adds	r3, #4

080023ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023b0:	d3f9      	bcc.n	80023a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023b2:	4a0a      	ldr	r2, [pc, #40]	@ (80023dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80023b4:	4c0a      	ldr	r4, [pc, #40]	@ (80023e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80023b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023b8:	e001      	b.n	80023be <LoopFillZerobss>

080023ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023bc:	3204      	adds	r2, #4

080023be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023c0:	d3fb      	bcc.n	80023ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80023c2:	f002 fe09 	bl	8004fd8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023c6:	f7fe fd27 	bl	8000e18 <main>
  bx  lr    
 80023ca:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80023cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80023d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023d4:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 80023d8:	08008204 	.word	0x08008204
  ldr r2, =_sbss
 80023dc:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 80023e0:	200006ec 	.word	0x200006ec

080023e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023e4:	e7fe      	b.n	80023e4 <ADC_IRQHandler>
	...

080023e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023ec:	4b0e      	ldr	r3, [pc, #56]	@ (8002428 <HAL_Init+0x40>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a0d      	ldr	r2, [pc, #52]	@ (8002428 <HAL_Init+0x40>)
 80023f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80023f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002428 <HAL_Init+0x40>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a0a      	ldr	r2, [pc, #40]	@ (8002428 <HAL_Init+0x40>)
 80023fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002402:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002404:	4b08      	ldr	r3, [pc, #32]	@ (8002428 <HAL_Init+0x40>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a07      	ldr	r2, [pc, #28]	@ (8002428 <HAL_Init+0x40>)
 800240a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800240e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002410:	2003      	movs	r0, #3
 8002412:	f000 f931 	bl	8002678 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002416:	2000      	movs	r0, #0
 8002418:	f000 f808 	bl	800242c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800241c:	f7ff fe2e 	bl	800207c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002420:	2300      	movs	r3, #0
}
 8002422:	4618      	mov	r0, r3
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	40023c00 	.word	0x40023c00

0800242c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002434:	4b12      	ldr	r3, [pc, #72]	@ (8002480 <HAL_InitTick+0x54>)
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	4b12      	ldr	r3, [pc, #72]	@ (8002484 <HAL_InitTick+0x58>)
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	4619      	mov	r1, r3
 800243e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002442:	fbb3 f3f1 	udiv	r3, r3, r1
 8002446:	fbb2 f3f3 	udiv	r3, r2, r3
 800244a:	4618      	mov	r0, r3
 800244c:	f000 f93b 	bl	80026c6 <HAL_SYSTICK_Config>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d001      	beq.n	800245a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e00e      	b.n	8002478 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2b0f      	cmp	r3, #15
 800245e:	d80a      	bhi.n	8002476 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002460:	2200      	movs	r2, #0
 8002462:	6879      	ldr	r1, [r7, #4]
 8002464:	f04f 30ff 	mov.w	r0, #4294967295
 8002468:	f000 f911 	bl	800268e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800246c:	4a06      	ldr	r2, [pc, #24]	@ (8002488 <HAL_InitTick+0x5c>)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002472:	2300      	movs	r3, #0
 8002474:	e000      	b.n	8002478 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
}
 8002478:	4618      	mov	r0, r3
 800247a:	3708      	adds	r7, #8
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}
 8002480:	20000028 	.word	0x20000028
 8002484:	20000030 	.word	0x20000030
 8002488:	2000002c 	.word	0x2000002c

0800248c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002490:	4b06      	ldr	r3, [pc, #24]	@ (80024ac <HAL_IncTick+0x20>)
 8002492:	781b      	ldrb	r3, [r3, #0]
 8002494:	461a      	mov	r2, r3
 8002496:	4b06      	ldr	r3, [pc, #24]	@ (80024b0 <HAL_IncTick+0x24>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4413      	add	r3, r2
 800249c:	4a04      	ldr	r2, [pc, #16]	@ (80024b0 <HAL_IncTick+0x24>)
 800249e:	6013      	str	r3, [r2, #0]
}
 80024a0:	bf00      	nop
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr
 80024aa:	bf00      	nop
 80024ac:	20000030 	.word	0x20000030
 80024b0:	200005a0 	.word	0x200005a0

080024b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0
  return uwTick;
 80024b8:	4b03      	ldr	r3, [pc, #12]	@ (80024c8 <HAL_GetTick+0x14>)
 80024ba:	681b      	ldr	r3, [r3, #0]
}
 80024bc:	4618      	mov	r0, r3
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr
 80024c6:	bf00      	nop
 80024c8:	200005a0 	.word	0x200005a0

080024cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024d4:	f7ff ffee 	bl	80024b4 <HAL_GetTick>
 80024d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024e4:	d005      	beq.n	80024f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002510 <HAL_Delay+0x44>)
 80024e8:	781b      	ldrb	r3, [r3, #0]
 80024ea:	461a      	mov	r2, r3
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	4413      	add	r3, r2
 80024f0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024f2:	bf00      	nop
 80024f4:	f7ff ffde 	bl	80024b4 <HAL_GetTick>
 80024f8:	4602      	mov	r2, r0
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	68fa      	ldr	r2, [r7, #12]
 8002500:	429a      	cmp	r2, r3
 8002502:	d8f7      	bhi.n	80024f4 <HAL_Delay+0x28>
  {
  }
}
 8002504:	bf00      	nop
 8002506:	bf00      	nop
 8002508:	3710      	adds	r7, #16
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	20000030 	.word	0x20000030

08002514 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002514:	b480      	push	{r7}
 8002516:	b085      	sub	sp, #20
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	f003 0307 	and.w	r3, r3, #7
 8002522:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002524:	4b0c      	ldr	r3, [pc, #48]	@ (8002558 <__NVIC_SetPriorityGrouping+0x44>)
 8002526:	68db      	ldr	r3, [r3, #12]
 8002528:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800252a:	68ba      	ldr	r2, [r7, #8]
 800252c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002530:	4013      	ands	r3, r2
 8002532:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800253c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002540:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002544:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002546:	4a04      	ldr	r2, [pc, #16]	@ (8002558 <__NVIC_SetPriorityGrouping+0x44>)
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	60d3      	str	r3, [r2, #12]
}
 800254c:	bf00      	nop
 800254e:	3714      	adds	r7, #20
 8002550:	46bd      	mov	sp, r7
 8002552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002556:	4770      	bx	lr
 8002558:	e000ed00 	.word	0xe000ed00

0800255c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002560:	4b04      	ldr	r3, [pc, #16]	@ (8002574 <__NVIC_GetPriorityGrouping+0x18>)
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	0a1b      	lsrs	r3, r3, #8
 8002566:	f003 0307 	and.w	r3, r3, #7
}
 800256a:	4618      	mov	r0, r3
 800256c:	46bd      	mov	sp, r7
 800256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002572:	4770      	bx	lr
 8002574:	e000ed00 	.word	0xe000ed00

08002578 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	4603      	mov	r3, r0
 8002580:	6039      	str	r1, [r7, #0]
 8002582:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002584:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002588:	2b00      	cmp	r3, #0
 800258a:	db0a      	blt.n	80025a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	b2da      	uxtb	r2, r3
 8002590:	490c      	ldr	r1, [pc, #48]	@ (80025c4 <__NVIC_SetPriority+0x4c>)
 8002592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002596:	0112      	lsls	r2, r2, #4
 8002598:	b2d2      	uxtb	r2, r2
 800259a:	440b      	add	r3, r1
 800259c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025a0:	e00a      	b.n	80025b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	b2da      	uxtb	r2, r3
 80025a6:	4908      	ldr	r1, [pc, #32]	@ (80025c8 <__NVIC_SetPriority+0x50>)
 80025a8:	79fb      	ldrb	r3, [r7, #7]
 80025aa:	f003 030f 	and.w	r3, r3, #15
 80025ae:	3b04      	subs	r3, #4
 80025b0:	0112      	lsls	r2, r2, #4
 80025b2:	b2d2      	uxtb	r2, r2
 80025b4:	440b      	add	r3, r1
 80025b6:	761a      	strb	r2, [r3, #24]
}
 80025b8:	bf00      	nop
 80025ba:	370c      	adds	r7, #12
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr
 80025c4:	e000e100 	.word	0xe000e100
 80025c8:	e000ed00 	.word	0xe000ed00

080025cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b089      	sub	sp, #36	@ 0x24
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	60f8      	str	r0, [r7, #12]
 80025d4:	60b9      	str	r1, [r7, #8]
 80025d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	f003 0307 	and.w	r3, r3, #7
 80025de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025e0:	69fb      	ldr	r3, [r7, #28]
 80025e2:	f1c3 0307 	rsb	r3, r3, #7
 80025e6:	2b04      	cmp	r3, #4
 80025e8:	bf28      	it	cs
 80025ea:	2304      	movcs	r3, #4
 80025ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025ee:	69fb      	ldr	r3, [r7, #28]
 80025f0:	3304      	adds	r3, #4
 80025f2:	2b06      	cmp	r3, #6
 80025f4:	d902      	bls.n	80025fc <NVIC_EncodePriority+0x30>
 80025f6:	69fb      	ldr	r3, [r7, #28]
 80025f8:	3b03      	subs	r3, #3
 80025fa:	e000      	b.n	80025fe <NVIC_EncodePriority+0x32>
 80025fc:	2300      	movs	r3, #0
 80025fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002600:	f04f 32ff 	mov.w	r2, #4294967295
 8002604:	69bb      	ldr	r3, [r7, #24]
 8002606:	fa02 f303 	lsl.w	r3, r2, r3
 800260a:	43da      	mvns	r2, r3
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	401a      	ands	r2, r3
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002614:	f04f 31ff 	mov.w	r1, #4294967295
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	fa01 f303 	lsl.w	r3, r1, r3
 800261e:	43d9      	mvns	r1, r3
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002624:	4313      	orrs	r3, r2
         );
}
 8002626:	4618      	mov	r0, r3
 8002628:	3724      	adds	r7, #36	@ 0x24
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr
	...

08002634 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	3b01      	subs	r3, #1
 8002640:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002644:	d301      	bcc.n	800264a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002646:	2301      	movs	r3, #1
 8002648:	e00f      	b.n	800266a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800264a:	4a0a      	ldr	r2, [pc, #40]	@ (8002674 <SysTick_Config+0x40>)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	3b01      	subs	r3, #1
 8002650:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002652:	210f      	movs	r1, #15
 8002654:	f04f 30ff 	mov.w	r0, #4294967295
 8002658:	f7ff ff8e 	bl	8002578 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800265c:	4b05      	ldr	r3, [pc, #20]	@ (8002674 <SysTick_Config+0x40>)
 800265e:	2200      	movs	r2, #0
 8002660:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002662:	4b04      	ldr	r3, [pc, #16]	@ (8002674 <SysTick_Config+0x40>)
 8002664:	2207      	movs	r2, #7
 8002666:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002668:	2300      	movs	r3, #0
}
 800266a:	4618      	mov	r0, r3
 800266c:	3708      	adds	r7, #8
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	e000e010 	.word	0xe000e010

08002678 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b082      	sub	sp, #8
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002680:	6878      	ldr	r0, [r7, #4]
 8002682:	f7ff ff47 	bl	8002514 <__NVIC_SetPriorityGrouping>
}
 8002686:	bf00      	nop
 8002688:	3708      	adds	r7, #8
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}

0800268e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800268e:	b580      	push	{r7, lr}
 8002690:	b086      	sub	sp, #24
 8002692:	af00      	add	r7, sp, #0
 8002694:	4603      	mov	r3, r0
 8002696:	60b9      	str	r1, [r7, #8]
 8002698:	607a      	str	r2, [r7, #4]
 800269a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800269c:	2300      	movs	r3, #0
 800269e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026a0:	f7ff ff5c 	bl	800255c <__NVIC_GetPriorityGrouping>
 80026a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026a6:	687a      	ldr	r2, [r7, #4]
 80026a8:	68b9      	ldr	r1, [r7, #8]
 80026aa:	6978      	ldr	r0, [r7, #20]
 80026ac:	f7ff ff8e 	bl	80025cc <NVIC_EncodePriority>
 80026b0:	4602      	mov	r2, r0
 80026b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026b6:	4611      	mov	r1, r2
 80026b8:	4618      	mov	r0, r3
 80026ba:	f7ff ff5d 	bl	8002578 <__NVIC_SetPriority>
}
 80026be:	bf00      	nop
 80026c0:	3718      	adds	r7, #24
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}

080026c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026c6:	b580      	push	{r7, lr}
 80026c8:	b082      	sub	sp, #8
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026ce:	6878      	ldr	r0, [r7, #4]
 80026d0:	f7ff ffb0 	bl	8002634 <SysTick_Config>
 80026d4:	4603      	mov	r3, r0
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	3708      	adds	r7, #8
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}
	...

080026e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b089      	sub	sp, #36	@ 0x24
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026ea:	2300      	movs	r3, #0
 80026ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026ee:	2300      	movs	r3, #0
 80026f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80026f2:	2300      	movs	r3, #0
 80026f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026f6:	2300      	movs	r3, #0
 80026f8:	61fb      	str	r3, [r7, #28]
 80026fa:	e16b      	b.n	80029d4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026fc:	2201      	movs	r2, #1
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	fa02 f303 	lsl.w	r3, r2, r3
 8002704:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	697a      	ldr	r2, [r7, #20]
 800270c:	4013      	ands	r3, r2
 800270e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002710:	693a      	ldr	r2, [r7, #16]
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	429a      	cmp	r2, r3
 8002716:	f040 815a 	bne.w	80029ce <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	f003 0303 	and.w	r3, r3, #3
 8002722:	2b01      	cmp	r3, #1
 8002724:	d005      	beq.n	8002732 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800272e:	2b02      	cmp	r3, #2
 8002730:	d130      	bne.n	8002794 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002738:	69fb      	ldr	r3, [r7, #28]
 800273a:	005b      	lsls	r3, r3, #1
 800273c:	2203      	movs	r2, #3
 800273e:	fa02 f303 	lsl.w	r3, r2, r3
 8002742:	43db      	mvns	r3, r3
 8002744:	69ba      	ldr	r2, [r7, #24]
 8002746:	4013      	ands	r3, r2
 8002748:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	68da      	ldr	r2, [r3, #12]
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	005b      	lsls	r3, r3, #1
 8002752:	fa02 f303 	lsl.w	r3, r2, r3
 8002756:	69ba      	ldr	r2, [r7, #24]
 8002758:	4313      	orrs	r3, r2
 800275a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	69ba      	ldr	r2, [r7, #24]
 8002760:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002768:	2201      	movs	r2, #1
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	fa02 f303 	lsl.w	r3, r2, r3
 8002770:	43db      	mvns	r3, r3
 8002772:	69ba      	ldr	r2, [r7, #24]
 8002774:	4013      	ands	r3, r2
 8002776:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	091b      	lsrs	r3, r3, #4
 800277e:	f003 0201 	and.w	r2, r3, #1
 8002782:	69fb      	ldr	r3, [r7, #28]
 8002784:	fa02 f303 	lsl.w	r3, r2, r3
 8002788:	69ba      	ldr	r2, [r7, #24]
 800278a:	4313      	orrs	r3, r2
 800278c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	69ba      	ldr	r2, [r7, #24]
 8002792:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	f003 0303 	and.w	r3, r3, #3
 800279c:	2b03      	cmp	r3, #3
 800279e:	d017      	beq.n	80027d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80027a6:	69fb      	ldr	r3, [r7, #28]
 80027a8:	005b      	lsls	r3, r3, #1
 80027aa:	2203      	movs	r2, #3
 80027ac:	fa02 f303 	lsl.w	r3, r2, r3
 80027b0:	43db      	mvns	r3, r3
 80027b2:	69ba      	ldr	r2, [r7, #24]
 80027b4:	4013      	ands	r3, r2
 80027b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	689a      	ldr	r2, [r3, #8]
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	005b      	lsls	r3, r3, #1
 80027c0:	fa02 f303 	lsl.w	r3, r2, r3
 80027c4:	69ba      	ldr	r2, [r7, #24]
 80027c6:	4313      	orrs	r3, r2
 80027c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	69ba      	ldr	r2, [r7, #24]
 80027ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	f003 0303 	and.w	r3, r3, #3
 80027d8:	2b02      	cmp	r3, #2
 80027da:	d123      	bne.n	8002824 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027dc:	69fb      	ldr	r3, [r7, #28]
 80027de:	08da      	lsrs	r2, r3, #3
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	3208      	adds	r2, #8
 80027e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027ea:	69fb      	ldr	r3, [r7, #28]
 80027ec:	f003 0307 	and.w	r3, r3, #7
 80027f0:	009b      	lsls	r3, r3, #2
 80027f2:	220f      	movs	r2, #15
 80027f4:	fa02 f303 	lsl.w	r3, r2, r3
 80027f8:	43db      	mvns	r3, r3
 80027fa:	69ba      	ldr	r2, [r7, #24]
 80027fc:	4013      	ands	r3, r2
 80027fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	691a      	ldr	r2, [r3, #16]
 8002804:	69fb      	ldr	r3, [r7, #28]
 8002806:	f003 0307 	and.w	r3, r3, #7
 800280a:	009b      	lsls	r3, r3, #2
 800280c:	fa02 f303 	lsl.w	r3, r2, r3
 8002810:	69ba      	ldr	r2, [r7, #24]
 8002812:	4313      	orrs	r3, r2
 8002814:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002816:	69fb      	ldr	r3, [r7, #28]
 8002818:	08da      	lsrs	r2, r3, #3
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	3208      	adds	r2, #8
 800281e:	69b9      	ldr	r1, [r7, #24]
 8002820:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	005b      	lsls	r3, r3, #1
 800282e:	2203      	movs	r2, #3
 8002830:	fa02 f303 	lsl.w	r3, r2, r3
 8002834:	43db      	mvns	r3, r3
 8002836:	69ba      	ldr	r2, [r7, #24]
 8002838:	4013      	ands	r3, r2
 800283a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f003 0203 	and.w	r2, r3, #3
 8002844:	69fb      	ldr	r3, [r7, #28]
 8002846:	005b      	lsls	r3, r3, #1
 8002848:	fa02 f303 	lsl.w	r3, r2, r3
 800284c:	69ba      	ldr	r2, [r7, #24]
 800284e:	4313      	orrs	r3, r2
 8002850:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	69ba      	ldr	r2, [r7, #24]
 8002856:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002860:	2b00      	cmp	r3, #0
 8002862:	f000 80b4 	beq.w	80029ce <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002866:	2300      	movs	r3, #0
 8002868:	60fb      	str	r3, [r7, #12]
 800286a:	4b60      	ldr	r3, [pc, #384]	@ (80029ec <HAL_GPIO_Init+0x30c>)
 800286c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800286e:	4a5f      	ldr	r2, [pc, #380]	@ (80029ec <HAL_GPIO_Init+0x30c>)
 8002870:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002874:	6453      	str	r3, [r2, #68]	@ 0x44
 8002876:	4b5d      	ldr	r3, [pc, #372]	@ (80029ec <HAL_GPIO_Init+0x30c>)
 8002878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800287a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800287e:	60fb      	str	r3, [r7, #12]
 8002880:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002882:	4a5b      	ldr	r2, [pc, #364]	@ (80029f0 <HAL_GPIO_Init+0x310>)
 8002884:	69fb      	ldr	r3, [r7, #28]
 8002886:	089b      	lsrs	r3, r3, #2
 8002888:	3302      	adds	r3, #2
 800288a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800288e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002890:	69fb      	ldr	r3, [r7, #28]
 8002892:	f003 0303 	and.w	r3, r3, #3
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	220f      	movs	r2, #15
 800289a:	fa02 f303 	lsl.w	r3, r2, r3
 800289e:	43db      	mvns	r3, r3
 80028a0:	69ba      	ldr	r2, [r7, #24]
 80028a2:	4013      	ands	r3, r2
 80028a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	4a52      	ldr	r2, [pc, #328]	@ (80029f4 <HAL_GPIO_Init+0x314>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d02b      	beq.n	8002906 <HAL_GPIO_Init+0x226>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	4a51      	ldr	r2, [pc, #324]	@ (80029f8 <HAL_GPIO_Init+0x318>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d025      	beq.n	8002902 <HAL_GPIO_Init+0x222>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	4a50      	ldr	r2, [pc, #320]	@ (80029fc <HAL_GPIO_Init+0x31c>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d01f      	beq.n	80028fe <HAL_GPIO_Init+0x21e>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	4a4f      	ldr	r2, [pc, #316]	@ (8002a00 <HAL_GPIO_Init+0x320>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d019      	beq.n	80028fa <HAL_GPIO_Init+0x21a>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4a4e      	ldr	r2, [pc, #312]	@ (8002a04 <HAL_GPIO_Init+0x324>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d013      	beq.n	80028f6 <HAL_GPIO_Init+0x216>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a4d      	ldr	r2, [pc, #308]	@ (8002a08 <HAL_GPIO_Init+0x328>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d00d      	beq.n	80028f2 <HAL_GPIO_Init+0x212>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4a4c      	ldr	r2, [pc, #304]	@ (8002a0c <HAL_GPIO_Init+0x32c>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d007      	beq.n	80028ee <HAL_GPIO_Init+0x20e>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	4a4b      	ldr	r2, [pc, #300]	@ (8002a10 <HAL_GPIO_Init+0x330>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d101      	bne.n	80028ea <HAL_GPIO_Init+0x20a>
 80028e6:	2307      	movs	r3, #7
 80028e8:	e00e      	b.n	8002908 <HAL_GPIO_Init+0x228>
 80028ea:	2308      	movs	r3, #8
 80028ec:	e00c      	b.n	8002908 <HAL_GPIO_Init+0x228>
 80028ee:	2306      	movs	r3, #6
 80028f0:	e00a      	b.n	8002908 <HAL_GPIO_Init+0x228>
 80028f2:	2305      	movs	r3, #5
 80028f4:	e008      	b.n	8002908 <HAL_GPIO_Init+0x228>
 80028f6:	2304      	movs	r3, #4
 80028f8:	e006      	b.n	8002908 <HAL_GPIO_Init+0x228>
 80028fa:	2303      	movs	r3, #3
 80028fc:	e004      	b.n	8002908 <HAL_GPIO_Init+0x228>
 80028fe:	2302      	movs	r3, #2
 8002900:	e002      	b.n	8002908 <HAL_GPIO_Init+0x228>
 8002902:	2301      	movs	r3, #1
 8002904:	e000      	b.n	8002908 <HAL_GPIO_Init+0x228>
 8002906:	2300      	movs	r3, #0
 8002908:	69fa      	ldr	r2, [r7, #28]
 800290a:	f002 0203 	and.w	r2, r2, #3
 800290e:	0092      	lsls	r2, r2, #2
 8002910:	4093      	lsls	r3, r2
 8002912:	69ba      	ldr	r2, [r7, #24]
 8002914:	4313      	orrs	r3, r2
 8002916:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002918:	4935      	ldr	r1, [pc, #212]	@ (80029f0 <HAL_GPIO_Init+0x310>)
 800291a:	69fb      	ldr	r3, [r7, #28]
 800291c:	089b      	lsrs	r3, r3, #2
 800291e:	3302      	adds	r3, #2
 8002920:	69ba      	ldr	r2, [r7, #24]
 8002922:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002926:	4b3b      	ldr	r3, [pc, #236]	@ (8002a14 <HAL_GPIO_Init+0x334>)
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	43db      	mvns	r3, r3
 8002930:	69ba      	ldr	r2, [r7, #24]
 8002932:	4013      	ands	r3, r2
 8002934:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d003      	beq.n	800294a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002942:	69ba      	ldr	r2, [r7, #24]
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	4313      	orrs	r3, r2
 8002948:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800294a:	4a32      	ldr	r2, [pc, #200]	@ (8002a14 <HAL_GPIO_Init+0x334>)
 800294c:	69bb      	ldr	r3, [r7, #24]
 800294e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002950:	4b30      	ldr	r3, [pc, #192]	@ (8002a14 <HAL_GPIO_Init+0x334>)
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	43db      	mvns	r3, r3
 800295a:	69ba      	ldr	r2, [r7, #24]
 800295c:	4013      	ands	r3, r2
 800295e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002968:	2b00      	cmp	r3, #0
 800296a:	d003      	beq.n	8002974 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800296c:	69ba      	ldr	r2, [r7, #24]
 800296e:	693b      	ldr	r3, [r7, #16]
 8002970:	4313      	orrs	r3, r2
 8002972:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002974:	4a27      	ldr	r2, [pc, #156]	@ (8002a14 <HAL_GPIO_Init+0x334>)
 8002976:	69bb      	ldr	r3, [r7, #24]
 8002978:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800297a:	4b26      	ldr	r3, [pc, #152]	@ (8002a14 <HAL_GPIO_Init+0x334>)
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	43db      	mvns	r3, r3
 8002984:	69ba      	ldr	r2, [r7, #24]
 8002986:	4013      	ands	r3, r2
 8002988:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002992:	2b00      	cmp	r3, #0
 8002994:	d003      	beq.n	800299e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002996:	69ba      	ldr	r2, [r7, #24]
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	4313      	orrs	r3, r2
 800299c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800299e:	4a1d      	ldr	r2, [pc, #116]	@ (8002a14 <HAL_GPIO_Init+0x334>)
 80029a0:	69bb      	ldr	r3, [r7, #24]
 80029a2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80029a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002a14 <HAL_GPIO_Init+0x334>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	43db      	mvns	r3, r3
 80029ae:	69ba      	ldr	r2, [r7, #24]
 80029b0:	4013      	ands	r3, r2
 80029b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d003      	beq.n	80029c8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80029c0:	69ba      	ldr	r2, [r7, #24]
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80029c8:	4a12      	ldr	r2, [pc, #72]	@ (8002a14 <HAL_GPIO_Init+0x334>)
 80029ca:	69bb      	ldr	r3, [r7, #24]
 80029cc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029ce:	69fb      	ldr	r3, [r7, #28]
 80029d0:	3301      	adds	r3, #1
 80029d2:	61fb      	str	r3, [r7, #28]
 80029d4:	69fb      	ldr	r3, [r7, #28]
 80029d6:	2b0f      	cmp	r3, #15
 80029d8:	f67f ae90 	bls.w	80026fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80029dc:	bf00      	nop
 80029de:	bf00      	nop
 80029e0:	3724      	adds	r7, #36	@ 0x24
 80029e2:	46bd      	mov	sp, r7
 80029e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e8:	4770      	bx	lr
 80029ea:	bf00      	nop
 80029ec:	40023800 	.word	0x40023800
 80029f0:	40013800 	.word	0x40013800
 80029f4:	40020000 	.word	0x40020000
 80029f8:	40020400 	.word	0x40020400
 80029fc:	40020800 	.word	0x40020800
 8002a00:	40020c00 	.word	0x40020c00
 8002a04:	40021000 	.word	0x40021000
 8002a08:	40021400 	.word	0x40021400
 8002a0c:	40021800 	.word	0x40021800
 8002a10:	40021c00 	.word	0x40021c00
 8002a14:	40013c00 	.word	0x40013c00

08002a18 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b085      	sub	sp, #20
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	460b      	mov	r3, r1
 8002a22:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	691a      	ldr	r2, [r3, #16]
 8002a28:	887b      	ldrh	r3, [r7, #2]
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d002      	beq.n	8002a36 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002a30:	2301      	movs	r3, #1
 8002a32:	73fb      	strb	r3, [r7, #15]
 8002a34:	e001      	b.n	8002a3a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a36:	2300      	movs	r3, #0
 8002a38:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002a3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	3714      	adds	r7, #20
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr

08002a48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
 8002a50:	460b      	mov	r3, r1
 8002a52:	807b      	strh	r3, [r7, #2]
 8002a54:	4613      	mov	r3, r2
 8002a56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a58:	787b      	ldrb	r3, [r7, #1]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d003      	beq.n	8002a66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a5e:	887a      	ldrh	r2, [r7, #2]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a64:	e003      	b.n	8002a6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a66:	887b      	ldrh	r3, [r7, #2]
 8002a68:	041a      	lsls	r2, r3, #16
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	619a      	str	r2, [r3, #24]
}
 8002a6e:	bf00      	nop
 8002a70:	370c      	adds	r7, #12
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr
	...

08002a7c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b084      	sub	sp, #16
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d101      	bne.n	8002a8e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e12b      	b.n	8002ce6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d106      	bne.n	8002aa8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002aa2:	6878      	ldr	r0, [r7, #4]
 8002aa4:	f7ff fb12 	bl	80020cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2224      	movs	r2, #36	@ 0x24
 8002aac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f022 0201 	bic.w	r2, r2, #1
 8002abe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	681a      	ldr	r2, [r3, #0]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002ace:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ade:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ae0:	f001 fa08 	bl	8003ef4 <HAL_RCC_GetPCLK1Freq>
 8002ae4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	4a81      	ldr	r2, [pc, #516]	@ (8002cf0 <HAL_I2C_Init+0x274>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d807      	bhi.n	8002b00 <HAL_I2C_Init+0x84>
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	4a80      	ldr	r2, [pc, #512]	@ (8002cf4 <HAL_I2C_Init+0x278>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	bf94      	ite	ls
 8002af8:	2301      	movls	r3, #1
 8002afa:	2300      	movhi	r3, #0
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	e006      	b.n	8002b0e <HAL_I2C_Init+0x92>
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	4a7d      	ldr	r2, [pc, #500]	@ (8002cf8 <HAL_I2C_Init+0x27c>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	bf94      	ite	ls
 8002b08:	2301      	movls	r3, #1
 8002b0a:	2300      	movhi	r3, #0
 8002b0c:	b2db      	uxtb	r3, r3
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d001      	beq.n	8002b16 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e0e7      	b.n	8002ce6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	4a78      	ldr	r2, [pc, #480]	@ (8002cfc <HAL_I2C_Init+0x280>)
 8002b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b1e:	0c9b      	lsrs	r3, r3, #18
 8002b20:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	68ba      	ldr	r2, [r7, #8]
 8002b32:	430a      	orrs	r2, r1
 8002b34:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	6a1b      	ldr	r3, [r3, #32]
 8002b3c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	4a6a      	ldr	r2, [pc, #424]	@ (8002cf0 <HAL_I2C_Init+0x274>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d802      	bhi.n	8002b50 <HAL_I2C_Init+0xd4>
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	3301      	adds	r3, #1
 8002b4e:	e009      	b.n	8002b64 <HAL_I2C_Init+0xe8>
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002b56:	fb02 f303 	mul.w	r3, r2, r3
 8002b5a:	4a69      	ldr	r2, [pc, #420]	@ (8002d00 <HAL_I2C_Init+0x284>)
 8002b5c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b60:	099b      	lsrs	r3, r3, #6
 8002b62:	3301      	adds	r3, #1
 8002b64:	687a      	ldr	r2, [r7, #4]
 8002b66:	6812      	ldr	r2, [r2, #0]
 8002b68:	430b      	orrs	r3, r1
 8002b6a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	69db      	ldr	r3, [r3, #28]
 8002b72:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002b76:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	495c      	ldr	r1, [pc, #368]	@ (8002cf0 <HAL_I2C_Init+0x274>)
 8002b80:	428b      	cmp	r3, r1
 8002b82:	d819      	bhi.n	8002bb8 <HAL_I2C_Init+0x13c>
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	1e59      	subs	r1, r3, #1
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	005b      	lsls	r3, r3, #1
 8002b8e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b92:	1c59      	adds	r1, r3, #1
 8002b94:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002b98:	400b      	ands	r3, r1
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d00a      	beq.n	8002bb4 <HAL_I2C_Init+0x138>
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	1e59      	subs	r1, r3, #1
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	005b      	lsls	r3, r3, #1
 8002ba8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002bac:	3301      	adds	r3, #1
 8002bae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bb2:	e051      	b.n	8002c58 <HAL_I2C_Init+0x1dc>
 8002bb4:	2304      	movs	r3, #4
 8002bb6:	e04f      	b.n	8002c58 <HAL_I2C_Init+0x1dc>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d111      	bne.n	8002be4 <HAL_I2C_Init+0x168>
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	1e58      	subs	r0, r3, #1
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6859      	ldr	r1, [r3, #4]
 8002bc8:	460b      	mov	r3, r1
 8002bca:	005b      	lsls	r3, r3, #1
 8002bcc:	440b      	add	r3, r1
 8002bce:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	bf0c      	ite	eq
 8002bdc:	2301      	moveq	r3, #1
 8002bde:	2300      	movne	r3, #0
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	e012      	b.n	8002c0a <HAL_I2C_Init+0x18e>
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	1e58      	subs	r0, r3, #1
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6859      	ldr	r1, [r3, #4]
 8002bec:	460b      	mov	r3, r1
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	440b      	add	r3, r1
 8002bf2:	0099      	lsls	r1, r3, #2
 8002bf4:	440b      	add	r3, r1
 8002bf6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bfa:	3301      	adds	r3, #1
 8002bfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	bf0c      	ite	eq
 8002c04:	2301      	moveq	r3, #1
 8002c06:	2300      	movne	r3, #0
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d001      	beq.n	8002c12 <HAL_I2C_Init+0x196>
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e022      	b.n	8002c58 <HAL_I2C_Init+0x1dc>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d10e      	bne.n	8002c38 <HAL_I2C_Init+0x1bc>
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	1e58      	subs	r0, r3, #1
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6859      	ldr	r1, [r3, #4]
 8002c22:	460b      	mov	r3, r1
 8002c24:	005b      	lsls	r3, r3, #1
 8002c26:	440b      	add	r3, r1
 8002c28:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c2c:	3301      	adds	r3, #1
 8002c2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c36:	e00f      	b.n	8002c58 <HAL_I2C_Init+0x1dc>
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	1e58      	subs	r0, r3, #1
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6859      	ldr	r1, [r3, #4]
 8002c40:	460b      	mov	r3, r1
 8002c42:	009b      	lsls	r3, r3, #2
 8002c44:	440b      	add	r3, r1
 8002c46:	0099      	lsls	r1, r3, #2
 8002c48:	440b      	add	r3, r1
 8002c4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c4e:	3301      	adds	r3, #1
 8002c50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c54:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002c58:	6879      	ldr	r1, [r7, #4]
 8002c5a:	6809      	ldr	r1, [r1, #0]
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	69da      	ldr	r2, [r3, #28]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6a1b      	ldr	r3, [r3, #32]
 8002c72:	431a      	orrs	r2, r3
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	430a      	orrs	r2, r1
 8002c7a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002c86:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002c8a:	687a      	ldr	r2, [r7, #4]
 8002c8c:	6911      	ldr	r1, [r2, #16]
 8002c8e:	687a      	ldr	r2, [r7, #4]
 8002c90:	68d2      	ldr	r2, [r2, #12]
 8002c92:	4311      	orrs	r1, r2
 8002c94:	687a      	ldr	r2, [r7, #4]
 8002c96:	6812      	ldr	r2, [r2, #0]
 8002c98:	430b      	orrs	r3, r1
 8002c9a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	68db      	ldr	r3, [r3, #12]
 8002ca2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	695a      	ldr	r2, [r3, #20]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	699b      	ldr	r3, [r3, #24]
 8002cae:	431a      	orrs	r2, r3
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	430a      	orrs	r2, r1
 8002cb6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f042 0201 	orr.w	r2, r2, #1
 8002cc6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2220      	movs	r2, #32
 8002cd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002ce4:	2300      	movs	r3, #0
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3710      	adds	r7, #16
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	000186a0 	.word	0x000186a0
 8002cf4:	001e847f 	.word	0x001e847f
 8002cf8:	003d08ff 	.word	0x003d08ff
 8002cfc:	431bde83 	.word	0x431bde83
 8002d00:	10624dd3 	.word	0x10624dd3

08002d04 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b088      	sub	sp, #32
 8002d08:	af02      	add	r7, sp, #8
 8002d0a:	60f8      	str	r0, [r7, #12]
 8002d0c:	607a      	str	r2, [r7, #4]
 8002d0e:	461a      	mov	r2, r3
 8002d10:	460b      	mov	r3, r1
 8002d12:	817b      	strh	r3, [r7, #10]
 8002d14:	4613      	mov	r3, r2
 8002d16:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d18:	f7ff fbcc 	bl	80024b4 <HAL_GetTick>
 8002d1c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	2b20      	cmp	r3, #32
 8002d28:	f040 80e0 	bne.w	8002eec <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	9300      	str	r3, [sp, #0]
 8002d30:	2319      	movs	r3, #25
 8002d32:	2201      	movs	r2, #1
 8002d34:	4970      	ldr	r1, [pc, #448]	@ (8002ef8 <HAL_I2C_Master_Transmit+0x1f4>)
 8002d36:	68f8      	ldr	r0, [r7, #12]
 8002d38:	f000 fa92 	bl	8003260 <I2C_WaitOnFlagUntilTimeout>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d001      	beq.n	8002d46 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002d42:	2302      	movs	r3, #2
 8002d44:	e0d3      	b.n	8002eee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d101      	bne.n	8002d54 <HAL_I2C_Master_Transmit+0x50>
 8002d50:	2302      	movs	r3, #2
 8002d52:	e0cc      	b.n	8002eee <HAL_I2C_Master_Transmit+0x1ea>
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2201      	movs	r2, #1
 8002d58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 0301 	and.w	r3, r3, #1
 8002d66:	2b01      	cmp	r3, #1
 8002d68:	d007      	beq.n	8002d7a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f042 0201 	orr.w	r2, r2, #1
 8002d78:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d88:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2221      	movs	r2, #33	@ 0x21
 8002d8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2210      	movs	r2, #16
 8002d96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	893a      	ldrh	r2, [r7, #8]
 8002daa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002db0:	b29a      	uxth	r2, r3
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	4a50      	ldr	r2, [pc, #320]	@ (8002efc <HAL_I2C_Master_Transmit+0x1f8>)
 8002dba:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002dbc:	8979      	ldrh	r1, [r7, #10]
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	6a3a      	ldr	r2, [r7, #32]
 8002dc2:	68f8      	ldr	r0, [r7, #12]
 8002dc4:	f000 f9ca 	bl	800315c <I2C_MasterRequestWrite>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d001      	beq.n	8002dd2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e08d      	b.n	8002eee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	613b      	str	r3, [r7, #16]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	695b      	ldr	r3, [r3, #20]
 8002ddc:	613b      	str	r3, [r7, #16]
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	699b      	ldr	r3, [r3, #24]
 8002de4:	613b      	str	r3, [r7, #16]
 8002de6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002de8:	e066      	b.n	8002eb8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dea:	697a      	ldr	r2, [r7, #20]
 8002dec:	6a39      	ldr	r1, [r7, #32]
 8002dee:	68f8      	ldr	r0, [r7, #12]
 8002df0:	f000 fb50 	bl	8003494 <I2C_WaitOnTXEFlagUntilTimeout>
 8002df4:	4603      	mov	r3, r0
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d00d      	beq.n	8002e16 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dfe:	2b04      	cmp	r3, #4
 8002e00:	d107      	bne.n	8002e12 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e10:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e06b      	b.n	8002eee <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e1a:	781a      	ldrb	r2, [r3, #0]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e26:	1c5a      	adds	r2, r3, #1
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e30:	b29b      	uxth	r3, r3
 8002e32:	3b01      	subs	r3, #1
 8002e34:	b29a      	uxth	r2, r3
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e3e:	3b01      	subs	r3, #1
 8002e40:	b29a      	uxth	r2, r3
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	695b      	ldr	r3, [r3, #20]
 8002e4c:	f003 0304 	and.w	r3, r3, #4
 8002e50:	2b04      	cmp	r3, #4
 8002e52:	d11b      	bne.n	8002e8c <HAL_I2C_Master_Transmit+0x188>
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d017      	beq.n	8002e8c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e60:	781a      	ldrb	r2, [r3, #0]
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e6c:	1c5a      	adds	r2, r3, #1
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e76:	b29b      	uxth	r3, r3
 8002e78:	3b01      	subs	r3, #1
 8002e7a:	b29a      	uxth	r2, r3
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e84:	3b01      	subs	r3, #1
 8002e86:	b29a      	uxth	r2, r3
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e8c:	697a      	ldr	r2, [r7, #20]
 8002e8e:	6a39      	ldr	r1, [r7, #32]
 8002e90:	68f8      	ldr	r0, [r7, #12]
 8002e92:	f000 fb47 	bl	8003524 <I2C_WaitOnBTFFlagUntilTimeout>
 8002e96:	4603      	mov	r3, r0
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d00d      	beq.n	8002eb8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea0:	2b04      	cmp	r3, #4
 8002ea2:	d107      	bne.n	8002eb4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002eb2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e01a      	b.n	8002eee <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d194      	bne.n	8002dea <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ece:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	2220      	movs	r2, #32
 8002ed4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	2200      	movs	r2, #0
 8002edc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	e000      	b.n	8002eee <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002eec:	2302      	movs	r3, #2
  }
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3718      	adds	r7, #24
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	00100002 	.word	0x00100002
 8002efc:	ffff0000 	.word	0xffff0000

08002f00 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b08a      	sub	sp, #40	@ 0x28
 8002f04:	af02      	add	r7, sp, #8
 8002f06:	60f8      	str	r0, [r7, #12]
 8002f08:	607a      	str	r2, [r7, #4]
 8002f0a:	603b      	str	r3, [r7, #0]
 8002f0c:	460b      	mov	r3, r1
 8002f0e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002f10:	f7ff fad0 	bl	80024b4 <HAL_GetTick>
 8002f14:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002f16:	2300      	movs	r3, #0
 8002f18:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	2b20      	cmp	r3, #32
 8002f24:	f040 8111 	bne.w	800314a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f28:	69fb      	ldr	r3, [r7, #28]
 8002f2a:	9300      	str	r3, [sp, #0]
 8002f2c:	2319      	movs	r3, #25
 8002f2e:	2201      	movs	r2, #1
 8002f30:	4988      	ldr	r1, [pc, #544]	@ (8003154 <HAL_I2C_IsDeviceReady+0x254>)
 8002f32:	68f8      	ldr	r0, [r7, #12]
 8002f34:	f000 f994 	bl	8003260 <I2C_WaitOnFlagUntilTimeout>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d001      	beq.n	8002f42 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002f3e:	2302      	movs	r3, #2
 8002f40:	e104      	b.n	800314c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d101      	bne.n	8002f50 <HAL_I2C_IsDeviceReady+0x50>
 8002f4c:	2302      	movs	r3, #2
 8002f4e:	e0fd      	b.n	800314c <HAL_I2C_IsDeviceReady+0x24c>
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	2201      	movs	r2, #1
 8002f54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 0301 	and.w	r3, r3, #1
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	d007      	beq.n	8002f76 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f042 0201 	orr.w	r2, r2, #1
 8002f74:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f84:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	2224      	movs	r2, #36	@ 0x24
 8002f8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2200      	movs	r2, #0
 8002f92:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	4a70      	ldr	r2, [pc, #448]	@ (8003158 <HAL_I2C_IsDeviceReady+0x258>)
 8002f98:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002fa8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002faa:	69fb      	ldr	r3, [r7, #28]
 8002fac:	9300      	str	r3, [sp, #0]
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002fb6:	68f8      	ldr	r0, [r7, #12]
 8002fb8:	f000 f952 	bl	8003260 <I2C_WaitOnFlagUntilTimeout>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d00d      	beq.n	8002fde <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fcc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002fd0:	d103      	bne.n	8002fda <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002fd8:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e0b6      	b.n	800314c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002fde:	897b      	ldrh	r3, [r7, #10]
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002fec:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002fee:	f7ff fa61 	bl	80024b4 <HAL_GetTick>
 8002ff2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	695b      	ldr	r3, [r3, #20]
 8002ffa:	f003 0302 	and.w	r3, r3, #2
 8002ffe:	2b02      	cmp	r3, #2
 8003000:	bf0c      	ite	eq
 8003002:	2301      	moveq	r3, #1
 8003004:	2300      	movne	r3, #0
 8003006:	b2db      	uxtb	r3, r3
 8003008:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	695b      	ldr	r3, [r3, #20]
 8003010:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003014:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003018:	bf0c      	ite	eq
 800301a:	2301      	moveq	r3, #1
 800301c:	2300      	movne	r3, #0
 800301e:	b2db      	uxtb	r3, r3
 8003020:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003022:	e025      	b.n	8003070 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003024:	f7ff fa46 	bl	80024b4 <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	683a      	ldr	r2, [r7, #0]
 8003030:	429a      	cmp	r2, r3
 8003032:	d302      	bcc.n	800303a <HAL_I2C_IsDeviceReady+0x13a>
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d103      	bne.n	8003042 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	22a0      	movs	r2, #160	@ 0xa0
 800303e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	695b      	ldr	r3, [r3, #20]
 8003048:	f003 0302 	and.w	r3, r3, #2
 800304c:	2b02      	cmp	r3, #2
 800304e:	bf0c      	ite	eq
 8003050:	2301      	moveq	r3, #1
 8003052:	2300      	movne	r3, #0
 8003054:	b2db      	uxtb	r3, r3
 8003056:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	695b      	ldr	r3, [r3, #20]
 800305e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003062:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003066:	bf0c      	ite	eq
 8003068:	2301      	moveq	r3, #1
 800306a:	2300      	movne	r3, #0
 800306c:	b2db      	uxtb	r3, r3
 800306e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003076:	b2db      	uxtb	r3, r3
 8003078:	2ba0      	cmp	r3, #160	@ 0xa0
 800307a:	d005      	beq.n	8003088 <HAL_I2C_IsDeviceReady+0x188>
 800307c:	7dfb      	ldrb	r3, [r7, #23]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d102      	bne.n	8003088 <HAL_I2C_IsDeviceReady+0x188>
 8003082:	7dbb      	ldrb	r3, [r7, #22]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d0cd      	beq.n	8003024 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2220      	movs	r2, #32
 800308c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	695b      	ldr	r3, [r3, #20]
 8003096:	f003 0302 	and.w	r3, r3, #2
 800309a:	2b02      	cmp	r3, #2
 800309c:	d129      	bne.n	80030f2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030ac:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030ae:	2300      	movs	r3, #0
 80030b0:	613b      	str	r3, [r7, #16]
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	695b      	ldr	r3, [r3, #20]
 80030b8:	613b      	str	r3, [r7, #16]
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	699b      	ldr	r3, [r3, #24]
 80030c0:	613b      	str	r3, [r7, #16]
 80030c2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80030c4:	69fb      	ldr	r3, [r7, #28]
 80030c6:	9300      	str	r3, [sp, #0]
 80030c8:	2319      	movs	r3, #25
 80030ca:	2201      	movs	r2, #1
 80030cc:	4921      	ldr	r1, [pc, #132]	@ (8003154 <HAL_I2C_IsDeviceReady+0x254>)
 80030ce:	68f8      	ldr	r0, [r7, #12]
 80030d0:	f000 f8c6 	bl	8003260 <I2C_WaitOnFlagUntilTimeout>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d001      	beq.n	80030de <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	e036      	b.n	800314c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	2220      	movs	r2, #32
 80030e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2200      	movs	r2, #0
 80030ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80030ee:	2300      	movs	r3, #0
 80030f0:	e02c      	b.n	800314c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	681a      	ldr	r2, [r3, #0]
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003100:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800310a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	9300      	str	r3, [sp, #0]
 8003110:	2319      	movs	r3, #25
 8003112:	2201      	movs	r2, #1
 8003114:	490f      	ldr	r1, [pc, #60]	@ (8003154 <HAL_I2C_IsDeviceReady+0x254>)
 8003116:	68f8      	ldr	r0, [r7, #12]
 8003118:	f000 f8a2 	bl	8003260 <I2C_WaitOnFlagUntilTimeout>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	d001      	beq.n	8003126 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	e012      	b.n	800314c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003126:	69bb      	ldr	r3, [r7, #24]
 8003128:	3301      	adds	r3, #1
 800312a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800312c:	69ba      	ldr	r2, [r7, #24]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	429a      	cmp	r2, r3
 8003132:	f4ff af32 	bcc.w	8002f9a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2220      	movs	r2, #32
 800313a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2200      	movs	r2, #0
 8003142:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e000      	b.n	800314c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800314a:	2302      	movs	r3, #2
  }
}
 800314c:	4618      	mov	r0, r3
 800314e:	3720      	adds	r7, #32
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}
 8003154:	00100002 	.word	0x00100002
 8003158:	ffff0000 	.word	0xffff0000

0800315c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b088      	sub	sp, #32
 8003160:	af02      	add	r7, sp, #8
 8003162:	60f8      	str	r0, [r7, #12]
 8003164:	607a      	str	r2, [r7, #4]
 8003166:	603b      	str	r3, [r7, #0]
 8003168:	460b      	mov	r3, r1
 800316a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003170:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	2b08      	cmp	r3, #8
 8003176:	d006      	beq.n	8003186 <I2C_MasterRequestWrite+0x2a>
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	2b01      	cmp	r3, #1
 800317c:	d003      	beq.n	8003186 <I2C_MasterRequestWrite+0x2a>
 800317e:	697b      	ldr	r3, [r7, #20]
 8003180:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003184:	d108      	bne.n	8003198 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003194:	601a      	str	r2, [r3, #0]
 8003196:	e00b      	b.n	80031b0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800319c:	2b12      	cmp	r3, #18
 800319e:	d107      	bne.n	80031b0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031ae:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	9300      	str	r3, [sp, #0]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2200      	movs	r2, #0
 80031b8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80031bc:	68f8      	ldr	r0, [r7, #12]
 80031be:	f000 f84f 	bl	8003260 <I2C_WaitOnFlagUntilTimeout>
 80031c2:	4603      	mov	r3, r0
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d00d      	beq.n	80031e4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80031d6:	d103      	bne.n	80031e0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80031de:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80031e0:	2303      	movs	r3, #3
 80031e2:	e035      	b.n	8003250 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	691b      	ldr	r3, [r3, #16]
 80031e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80031ec:	d108      	bne.n	8003200 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80031ee:	897b      	ldrh	r3, [r7, #10]
 80031f0:	b2db      	uxtb	r3, r3
 80031f2:	461a      	mov	r2, r3
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80031fc:	611a      	str	r2, [r3, #16]
 80031fe:	e01b      	b.n	8003238 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003200:	897b      	ldrh	r3, [r7, #10]
 8003202:	11db      	asrs	r3, r3, #7
 8003204:	b2db      	uxtb	r3, r3
 8003206:	f003 0306 	and.w	r3, r3, #6
 800320a:	b2db      	uxtb	r3, r3
 800320c:	f063 030f 	orn	r3, r3, #15
 8003210:	b2da      	uxtb	r2, r3
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	490e      	ldr	r1, [pc, #56]	@ (8003258 <I2C_MasterRequestWrite+0xfc>)
 800321e:	68f8      	ldr	r0, [r7, #12]
 8003220:	f000 f898 	bl	8003354 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003224:	4603      	mov	r3, r0
 8003226:	2b00      	cmp	r3, #0
 8003228:	d001      	beq.n	800322e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e010      	b.n	8003250 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800322e:	897b      	ldrh	r3, [r7, #10]
 8003230:	b2da      	uxtb	r2, r3
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	4907      	ldr	r1, [pc, #28]	@ (800325c <I2C_MasterRequestWrite+0x100>)
 800323e:	68f8      	ldr	r0, [r7, #12]
 8003240:	f000 f888 	bl	8003354 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003244:	4603      	mov	r3, r0
 8003246:	2b00      	cmp	r3, #0
 8003248:	d001      	beq.n	800324e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e000      	b.n	8003250 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800324e:	2300      	movs	r3, #0
}
 8003250:	4618      	mov	r0, r3
 8003252:	3718      	adds	r7, #24
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}
 8003258:	00010008 	.word	0x00010008
 800325c:	00010002 	.word	0x00010002

08003260 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b084      	sub	sp, #16
 8003264:	af00      	add	r7, sp, #0
 8003266:	60f8      	str	r0, [r7, #12]
 8003268:	60b9      	str	r1, [r7, #8]
 800326a:	603b      	str	r3, [r7, #0]
 800326c:	4613      	mov	r3, r2
 800326e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003270:	e048      	b.n	8003304 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003278:	d044      	beq.n	8003304 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800327a:	f7ff f91b 	bl	80024b4 <HAL_GetTick>
 800327e:	4602      	mov	r2, r0
 8003280:	69bb      	ldr	r3, [r7, #24]
 8003282:	1ad3      	subs	r3, r2, r3
 8003284:	683a      	ldr	r2, [r7, #0]
 8003286:	429a      	cmp	r2, r3
 8003288:	d302      	bcc.n	8003290 <I2C_WaitOnFlagUntilTimeout+0x30>
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d139      	bne.n	8003304 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	0c1b      	lsrs	r3, r3, #16
 8003294:	b2db      	uxtb	r3, r3
 8003296:	2b01      	cmp	r3, #1
 8003298:	d10d      	bne.n	80032b6 <I2C_WaitOnFlagUntilTimeout+0x56>
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	695b      	ldr	r3, [r3, #20]
 80032a0:	43da      	mvns	r2, r3
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	4013      	ands	r3, r2
 80032a6:	b29b      	uxth	r3, r3
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	bf0c      	ite	eq
 80032ac:	2301      	moveq	r3, #1
 80032ae:	2300      	movne	r3, #0
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	461a      	mov	r2, r3
 80032b4:	e00c      	b.n	80032d0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	699b      	ldr	r3, [r3, #24]
 80032bc:	43da      	mvns	r2, r3
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	4013      	ands	r3, r2
 80032c2:	b29b      	uxth	r3, r3
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	bf0c      	ite	eq
 80032c8:	2301      	moveq	r3, #1
 80032ca:	2300      	movne	r3, #0
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	461a      	mov	r2, r3
 80032d0:	79fb      	ldrb	r3, [r7, #7]
 80032d2:	429a      	cmp	r2, r3
 80032d4:	d116      	bne.n	8003304 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2200      	movs	r2, #0
 80032da:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2220      	movs	r2, #32
 80032e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2200      	movs	r2, #0
 80032e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f0:	f043 0220 	orr.w	r2, r3, #32
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	2200      	movs	r2, #0
 80032fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	e023      	b.n	800334c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	0c1b      	lsrs	r3, r3, #16
 8003308:	b2db      	uxtb	r3, r3
 800330a:	2b01      	cmp	r3, #1
 800330c:	d10d      	bne.n	800332a <I2C_WaitOnFlagUntilTimeout+0xca>
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	695b      	ldr	r3, [r3, #20]
 8003314:	43da      	mvns	r2, r3
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	4013      	ands	r3, r2
 800331a:	b29b      	uxth	r3, r3
 800331c:	2b00      	cmp	r3, #0
 800331e:	bf0c      	ite	eq
 8003320:	2301      	moveq	r3, #1
 8003322:	2300      	movne	r3, #0
 8003324:	b2db      	uxtb	r3, r3
 8003326:	461a      	mov	r2, r3
 8003328:	e00c      	b.n	8003344 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	699b      	ldr	r3, [r3, #24]
 8003330:	43da      	mvns	r2, r3
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	4013      	ands	r3, r2
 8003336:	b29b      	uxth	r3, r3
 8003338:	2b00      	cmp	r3, #0
 800333a:	bf0c      	ite	eq
 800333c:	2301      	moveq	r3, #1
 800333e:	2300      	movne	r3, #0
 8003340:	b2db      	uxtb	r3, r3
 8003342:	461a      	mov	r2, r3
 8003344:	79fb      	ldrb	r3, [r7, #7]
 8003346:	429a      	cmp	r2, r3
 8003348:	d093      	beq.n	8003272 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800334a:	2300      	movs	r3, #0
}
 800334c:	4618      	mov	r0, r3
 800334e:	3710      	adds	r7, #16
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}

08003354 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b084      	sub	sp, #16
 8003358:	af00      	add	r7, sp, #0
 800335a:	60f8      	str	r0, [r7, #12]
 800335c:	60b9      	str	r1, [r7, #8]
 800335e:	607a      	str	r2, [r7, #4]
 8003360:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003362:	e071      	b.n	8003448 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	695b      	ldr	r3, [r3, #20]
 800336a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800336e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003372:	d123      	bne.n	80033bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003382:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800338c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2200      	movs	r2, #0
 8003392:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2220      	movs	r2, #32
 8003398:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2200      	movs	r2, #0
 80033a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033a8:	f043 0204 	orr.w	r2, r3, #4
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	2200      	movs	r2, #0
 80033b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80033b8:	2301      	movs	r3, #1
 80033ba:	e067      	b.n	800348c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033c2:	d041      	beq.n	8003448 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033c4:	f7ff f876 	bl	80024b4 <HAL_GetTick>
 80033c8:	4602      	mov	r2, r0
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	1ad3      	subs	r3, r2, r3
 80033ce:	687a      	ldr	r2, [r7, #4]
 80033d0:	429a      	cmp	r2, r3
 80033d2:	d302      	bcc.n	80033da <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d136      	bne.n	8003448 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80033da:	68bb      	ldr	r3, [r7, #8]
 80033dc:	0c1b      	lsrs	r3, r3, #16
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d10c      	bne.n	80033fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	695b      	ldr	r3, [r3, #20]
 80033ea:	43da      	mvns	r2, r3
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	4013      	ands	r3, r2
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	bf14      	ite	ne
 80033f6:	2301      	movne	r3, #1
 80033f8:	2300      	moveq	r3, #0
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	e00b      	b.n	8003416 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	699b      	ldr	r3, [r3, #24]
 8003404:	43da      	mvns	r2, r3
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	4013      	ands	r3, r2
 800340a:	b29b      	uxth	r3, r3
 800340c:	2b00      	cmp	r3, #0
 800340e:	bf14      	ite	ne
 8003410:	2301      	movne	r3, #1
 8003412:	2300      	moveq	r3, #0
 8003414:	b2db      	uxtb	r3, r3
 8003416:	2b00      	cmp	r3, #0
 8003418:	d016      	beq.n	8003448 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2200      	movs	r2, #0
 800341e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	2220      	movs	r2, #32
 8003424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	2200      	movs	r2, #0
 800342c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003434:	f043 0220 	orr.w	r2, r3, #32
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2200      	movs	r2, #0
 8003440:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e021      	b.n	800348c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	0c1b      	lsrs	r3, r3, #16
 800344c:	b2db      	uxtb	r3, r3
 800344e:	2b01      	cmp	r3, #1
 8003450:	d10c      	bne.n	800346c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	695b      	ldr	r3, [r3, #20]
 8003458:	43da      	mvns	r2, r3
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	4013      	ands	r3, r2
 800345e:	b29b      	uxth	r3, r3
 8003460:	2b00      	cmp	r3, #0
 8003462:	bf14      	ite	ne
 8003464:	2301      	movne	r3, #1
 8003466:	2300      	moveq	r3, #0
 8003468:	b2db      	uxtb	r3, r3
 800346a:	e00b      	b.n	8003484 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	699b      	ldr	r3, [r3, #24]
 8003472:	43da      	mvns	r2, r3
 8003474:	68bb      	ldr	r3, [r7, #8]
 8003476:	4013      	ands	r3, r2
 8003478:	b29b      	uxth	r3, r3
 800347a:	2b00      	cmp	r3, #0
 800347c:	bf14      	ite	ne
 800347e:	2301      	movne	r3, #1
 8003480:	2300      	moveq	r3, #0
 8003482:	b2db      	uxtb	r3, r3
 8003484:	2b00      	cmp	r3, #0
 8003486:	f47f af6d 	bne.w	8003364 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800348a:	2300      	movs	r3, #0
}
 800348c:	4618      	mov	r0, r3
 800348e:	3710      	adds	r7, #16
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}

08003494 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b084      	sub	sp, #16
 8003498:	af00      	add	r7, sp, #0
 800349a:	60f8      	str	r0, [r7, #12]
 800349c:	60b9      	str	r1, [r7, #8]
 800349e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80034a0:	e034      	b.n	800350c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80034a2:	68f8      	ldr	r0, [r7, #12]
 80034a4:	f000 f886 	bl	80035b4 <I2C_IsAcknowledgeFailed>
 80034a8:	4603      	mov	r3, r0
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d001      	beq.n	80034b2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e034      	b.n	800351c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034b8:	d028      	beq.n	800350c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034ba:	f7fe fffb 	bl	80024b4 <HAL_GetTick>
 80034be:	4602      	mov	r2, r0
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	1ad3      	subs	r3, r2, r3
 80034c4:	68ba      	ldr	r2, [r7, #8]
 80034c6:	429a      	cmp	r2, r3
 80034c8:	d302      	bcc.n	80034d0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d11d      	bne.n	800350c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	695b      	ldr	r3, [r3, #20]
 80034d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034da:	2b80      	cmp	r3, #128	@ 0x80
 80034dc:	d016      	beq.n	800350c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2200      	movs	r2, #0
 80034e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2220      	movs	r2, #32
 80034e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	2200      	movs	r2, #0
 80034f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f8:	f043 0220 	orr.w	r2, r3, #32
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2200      	movs	r2, #0
 8003504:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003508:	2301      	movs	r3, #1
 800350a:	e007      	b.n	800351c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	695b      	ldr	r3, [r3, #20]
 8003512:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003516:	2b80      	cmp	r3, #128	@ 0x80
 8003518:	d1c3      	bne.n	80034a2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800351a:	2300      	movs	r3, #0
}
 800351c:	4618      	mov	r0, r3
 800351e:	3710      	adds	r7, #16
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}

08003524 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b084      	sub	sp, #16
 8003528:	af00      	add	r7, sp, #0
 800352a:	60f8      	str	r0, [r7, #12]
 800352c:	60b9      	str	r1, [r7, #8]
 800352e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003530:	e034      	b.n	800359c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003532:	68f8      	ldr	r0, [r7, #12]
 8003534:	f000 f83e 	bl	80035b4 <I2C_IsAcknowledgeFailed>
 8003538:	4603      	mov	r3, r0
 800353a:	2b00      	cmp	r3, #0
 800353c:	d001      	beq.n	8003542 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e034      	b.n	80035ac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003542:	68bb      	ldr	r3, [r7, #8]
 8003544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003548:	d028      	beq.n	800359c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800354a:	f7fe ffb3 	bl	80024b4 <HAL_GetTick>
 800354e:	4602      	mov	r2, r0
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	1ad3      	subs	r3, r2, r3
 8003554:	68ba      	ldr	r2, [r7, #8]
 8003556:	429a      	cmp	r2, r3
 8003558:	d302      	bcc.n	8003560 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d11d      	bne.n	800359c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	695b      	ldr	r3, [r3, #20]
 8003566:	f003 0304 	and.w	r3, r3, #4
 800356a:	2b04      	cmp	r3, #4
 800356c:	d016      	beq.n	800359c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2200      	movs	r2, #0
 8003572:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2220      	movs	r2, #32
 8003578:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2200      	movs	r2, #0
 8003580:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003588:	f043 0220 	orr.w	r2, r3, #32
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2200      	movs	r2, #0
 8003594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e007      	b.n	80035ac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	695b      	ldr	r3, [r3, #20]
 80035a2:	f003 0304 	and.w	r3, r3, #4
 80035a6:	2b04      	cmp	r3, #4
 80035a8:	d1c3      	bne.n	8003532 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80035aa:	2300      	movs	r3, #0
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	3710      	adds	r7, #16
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}

080035b4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b083      	sub	sp, #12
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	695b      	ldr	r3, [r3, #20]
 80035c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035ca:	d11b      	bne.n	8003604 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80035d4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2200      	movs	r2, #0
 80035da:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2220      	movs	r2, #32
 80035e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2200      	movs	r2, #0
 80035e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035f0:	f043 0204 	orr.w	r2, r3, #4
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e000      	b.n	8003606 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003604:	2300      	movs	r3, #0
}
 8003606:	4618      	mov	r0, r3
 8003608:	370c      	adds	r7, #12
 800360a:	46bd      	mov	sp, r7
 800360c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003610:	4770      	bx	lr
	...

08003614 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b086      	sub	sp, #24
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d101      	bne.n	8003626 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e267      	b.n	8003af6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 0301 	and.w	r3, r3, #1
 800362e:	2b00      	cmp	r3, #0
 8003630:	d075      	beq.n	800371e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003632:	4b88      	ldr	r3, [pc, #544]	@ (8003854 <HAL_RCC_OscConfig+0x240>)
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	f003 030c 	and.w	r3, r3, #12
 800363a:	2b04      	cmp	r3, #4
 800363c:	d00c      	beq.n	8003658 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800363e:	4b85      	ldr	r3, [pc, #532]	@ (8003854 <HAL_RCC_OscConfig+0x240>)
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003646:	2b08      	cmp	r3, #8
 8003648:	d112      	bne.n	8003670 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800364a:	4b82      	ldr	r3, [pc, #520]	@ (8003854 <HAL_RCC_OscConfig+0x240>)
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003652:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003656:	d10b      	bne.n	8003670 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003658:	4b7e      	ldr	r3, [pc, #504]	@ (8003854 <HAL_RCC_OscConfig+0x240>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003660:	2b00      	cmp	r3, #0
 8003662:	d05b      	beq.n	800371c <HAL_RCC_OscConfig+0x108>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d157      	bne.n	800371c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	e242      	b.n	8003af6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003678:	d106      	bne.n	8003688 <HAL_RCC_OscConfig+0x74>
 800367a:	4b76      	ldr	r3, [pc, #472]	@ (8003854 <HAL_RCC_OscConfig+0x240>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a75      	ldr	r2, [pc, #468]	@ (8003854 <HAL_RCC_OscConfig+0x240>)
 8003680:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003684:	6013      	str	r3, [r2, #0]
 8003686:	e01d      	b.n	80036c4 <HAL_RCC_OscConfig+0xb0>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003690:	d10c      	bne.n	80036ac <HAL_RCC_OscConfig+0x98>
 8003692:	4b70      	ldr	r3, [pc, #448]	@ (8003854 <HAL_RCC_OscConfig+0x240>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a6f      	ldr	r2, [pc, #444]	@ (8003854 <HAL_RCC_OscConfig+0x240>)
 8003698:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800369c:	6013      	str	r3, [r2, #0]
 800369e:	4b6d      	ldr	r3, [pc, #436]	@ (8003854 <HAL_RCC_OscConfig+0x240>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a6c      	ldr	r2, [pc, #432]	@ (8003854 <HAL_RCC_OscConfig+0x240>)
 80036a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036a8:	6013      	str	r3, [r2, #0]
 80036aa:	e00b      	b.n	80036c4 <HAL_RCC_OscConfig+0xb0>
 80036ac:	4b69      	ldr	r3, [pc, #420]	@ (8003854 <HAL_RCC_OscConfig+0x240>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a68      	ldr	r2, [pc, #416]	@ (8003854 <HAL_RCC_OscConfig+0x240>)
 80036b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036b6:	6013      	str	r3, [r2, #0]
 80036b8:	4b66      	ldr	r3, [pc, #408]	@ (8003854 <HAL_RCC_OscConfig+0x240>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a65      	ldr	r2, [pc, #404]	@ (8003854 <HAL_RCC_OscConfig+0x240>)
 80036be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d013      	beq.n	80036f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036cc:	f7fe fef2 	bl	80024b4 <HAL_GetTick>
 80036d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036d2:	e008      	b.n	80036e6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036d4:	f7fe feee 	bl	80024b4 <HAL_GetTick>
 80036d8:	4602      	mov	r2, r0
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	2b64      	cmp	r3, #100	@ 0x64
 80036e0:	d901      	bls.n	80036e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80036e2:	2303      	movs	r3, #3
 80036e4:	e207      	b.n	8003af6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036e6:	4b5b      	ldr	r3, [pc, #364]	@ (8003854 <HAL_RCC_OscConfig+0x240>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d0f0      	beq.n	80036d4 <HAL_RCC_OscConfig+0xc0>
 80036f2:	e014      	b.n	800371e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036f4:	f7fe fede 	bl	80024b4 <HAL_GetTick>
 80036f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036fa:	e008      	b.n	800370e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036fc:	f7fe feda 	bl	80024b4 <HAL_GetTick>
 8003700:	4602      	mov	r2, r0
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	1ad3      	subs	r3, r2, r3
 8003706:	2b64      	cmp	r3, #100	@ 0x64
 8003708:	d901      	bls.n	800370e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800370a:	2303      	movs	r3, #3
 800370c:	e1f3      	b.n	8003af6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800370e:	4b51      	ldr	r3, [pc, #324]	@ (8003854 <HAL_RCC_OscConfig+0x240>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d1f0      	bne.n	80036fc <HAL_RCC_OscConfig+0xe8>
 800371a:	e000      	b.n	800371e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800371c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 0302 	and.w	r3, r3, #2
 8003726:	2b00      	cmp	r3, #0
 8003728:	d063      	beq.n	80037f2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800372a:	4b4a      	ldr	r3, [pc, #296]	@ (8003854 <HAL_RCC_OscConfig+0x240>)
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	f003 030c 	and.w	r3, r3, #12
 8003732:	2b00      	cmp	r3, #0
 8003734:	d00b      	beq.n	800374e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003736:	4b47      	ldr	r3, [pc, #284]	@ (8003854 <HAL_RCC_OscConfig+0x240>)
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800373e:	2b08      	cmp	r3, #8
 8003740:	d11c      	bne.n	800377c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003742:	4b44      	ldr	r3, [pc, #272]	@ (8003854 <HAL_RCC_OscConfig+0x240>)
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800374a:	2b00      	cmp	r3, #0
 800374c:	d116      	bne.n	800377c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800374e:	4b41      	ldr	r3, [pc, #260]	@ (8003854 <HAL_RCC_OscConfig+0x240>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f003 0302 	and.w	r3, r3, #2
 8003756:	2b00      	cmp	r3, #0
 8003758:	d005      	beq.n	8003766 <HAL_RCC_OscConfig+0x152>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	68db      	ldr	r3, [r3, #12]
 800375e:	2b01      	cmp	r3, #1
 8003760:	d001      	beq.n	8003766 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e1c7      	b.n	8003af6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003766:	4b3b      	ldr	r3, [pc, #236]	@ (8003854 <HAL_RCC_OscConfig+0x240>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	691b      	ldr	r3, [r3, #16]
 8003772:	00db      	lsls	r3, r3, #3
 8003774:	4937      	ldr	r1, [pc, #220]	@ (8003854 <HAL_RCC_OscConfig+0x240>)
 8003776:	4313      	orrs	r3, r2
 8003778:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800377a:	e03a      	b.n	80037f2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	68db      	ldr	r3, [r3, #12]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d020      	beq.n	80037c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003784:	4b34      	ldr	r3, [pc, #208]	@ (8003858 <HAL_RCC_OscConfig+0x244>)
 8003786:	2201      	movs	r2, #1
 8003788:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800378a:	f7fe fe93 	bl	80024b4 <HAL_GetTick>
 800378e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003790:	e008      	b.n	80037a4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003792:	f7fe fe8f 	bl	80024b4 <HAL_GetTick>
 8003796:	4602      	mov	r2, r0
 8003798:	693b      	ldr	r3, [r7, #16]
 800379a:	1ad3      	subs	r3, r2, r3
 800379c:	2b02      	cmp	r3, #2
 800379e:	d901      	bls.n	80037a4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80037a0:	2303      	movs	r3, #3
 80037a2:	e1a8      	b.n	8003af6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037a4:	4b2b      	ldr	r3, [pc, #172]	@ (8003854 <HAL_RCC_OscConfig+0x240>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f003 0302 	and.w	r3, r3, #2
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d0f0      	beq.n	8003792 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037b0:	4b28      	ldr	r3, [pc, #160]	@ (8003854 <HAL_RCC_OscConfig+0x240>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	691b      	ldr	r3, [r3, #16]
 80037bc:	00db      	lsls	r3, r3, #3
 80037be:	4925      	ldr	r1, [pc, #148]	@ (8003854 <HAL_RCC_OscConfig+0x240>)
 80037c0:	4313      	orrs	r3, r2
 80037c2:	600b      	str	r3, [r1, #0]
 80037c4:	e015      	b.n	80037f2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037c6:	4b24      	ldr	r3, [pc, #144]	@ (8003858 <HAL_RCC_OscConfig+0x244>)
 80037c8:	2200      	movs	r2, #0
 80037ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037cc:	f7fe fe72 	bl	80024b4 <HAL_GetTick>
 80037d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037d2:	e008      	b.n	80037e6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037d4:	f7fe fe6e 	bl	80024b4 <HAL_GetTick>
 80037d8:	4602      	mov	r2, r0
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	1ad3      	subs	r3, r2, r3
 80037de:	2b02      	cmp	r3, #2
 80037e0:	d901      	bls.n	80037e6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80037e2:	2303      	movs	r3, #3
 80037e4:	e187      	b.n	8003af6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037e6:	4b1b      	ldr	r3, [pc, #108]	@ (8003854 <HAL_RCC_OscConfig+0x240>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 0302 	and.w	r3, r3, #2
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d1f0      	bne.n	80037d4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 0308 	and.w	r3, r3, #8
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d036      	beq.n	800386c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	695b      	ldr	r3, [r3, #20]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d016      	beq.n	8003834 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003806:	4b15      	ldr	r3, [pc, #84]	@ (800385c <HAL_RCC_OscConfig+0x248>)
 8003808:	2201      	movs	r2, #1
 800380a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800380c:	f7fe fe52 	bl	80024b4 <HAL_GetTick>
 8003810:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003812:	e008      	b.n	8003826 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003814:	f7fe fe4e 	bl	80024b4 <HAL_GetTick>
 8003818:	4602      	mov	r2, r0
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	1ad3      	subs	r3, r2, r3
 800381e:	2b02      	cmp	r3, #2
 8003820:	d901      	bls.n	8003826 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003822:	2303      	movs	r3, #3
 8003824:	e167      	b.n	8003af6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003826:	4b0b      	ldr	r3, [pc, #44]	@ (8003854 <HAL_RCC_OscConfig+0x240>)
 8003828:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800382a:	f003 0302 	and.w	r3, r3, #2
 800382e:	2b00      	cmp	r3, #0
 8003830:	d0f0      	beq.n	8003814 <HAL_RCC_OscConfig+0x200>
 8003832:	e01b      	b.n	800386c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003834:	4b09      	ldr	r3, [pc, #36]	@ (800385c <HAL_RCC_OscConfig+0x248>)
 8003836:	2200      	movs	r2, #0
 8003838:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800383a:	f7fe fe3b 	bl	80024b4 <HAL_GetTick>
 800383e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003840:	e00e      	b.n	8003860 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003842:	f7fe fe37 	bl	80024b4 <HAL_GetTick>
 8003846:	4602      	mov	r2, r0
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	1ad3      	subs	r3, r2, r3
 800384c:	2b02      	cmp	r3, #2
 800384e:	d907      	bls.n	8003860 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003850:	2303      	movs	r3, #3
 8003852:	e150      	b.n	8003af6 <HAL_RCC_OscConfig+0x4e2>
 8003854:	40023800 	.word	0x40023800
 8003858:	42470000 	.word	0x42470000
 800385c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003860:	4b88      	ldr	r3, [pc, #544]	@ (8003a84 <HAL_RCC_OscConfig+0x470>)
 8003862:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003864:	f003 0302 	and.w	r3, r3, #2
 8003868:	2b00      	cmp	r3, #0
 800386a:	d1ea      	bne.n	8003842 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f003 0304 	and.w	r3, r3, #4
 8003874:	2b00      	cmp	r3, #0
 8003876:	f000 8097 	beq.w	80039a8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800387a:	2300      	movs	r3, #0
 800387c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800387e:	4b81      	ldr	r3, [pc, #516]	@ (8003a84 <HAL_RCC_OscConfig+0x470>)
 8003880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003882:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003886:	2b00      	cmp	r3, #0
 8003888:	d10f      	bne.n	80038aa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800388a:	2300      	movs	r3, #0
 800388c:	60bb      	str	r3, [r7, #8]
 800388e:	4b7d      	ldr	r3, [pc, #500]	@ (8003a84 <HAL_RCC_OscConfig+0x470>)
 8003890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003892:	4a7c      	ldr	r2, [pc, #496]	@ (8003a84 <HAL_RCC_OscConfig+0x470>)
 8003894:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003898:	6413      	str	r3, [r2, #64]	@ 0x40
 800389a:	4b7a      	ldr	r3, [pc, #488]	@ (8003a84 <HAL_RCC_OscConfig+0x470>)
 800389c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800389e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038a2:	60bb      	str	r3, [r7, #8]
 80038a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038a6:	2301      	movs	r3, #1
 80038a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038aa:	4b77      	ldr	r3, [pc, #476]	@ (8003a88 <HAL_RCC_OscConfig+0x474>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d118      	bne.n	80038e8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038b6:	4b74      	ldr	r3, [pc, #464]	@ (8003a88 <HAL_RCC_OscConfig+0x474>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a73      	ldr	r2, [pc, #460]	@ (8003a88 <HAL_RCC_OscConfig+0x474>)
 80038bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038c2:	f7fe fdf7 	bl	80024b4 <HAL_GetTick>
 80038c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038c8:	e008      	b.n	80038dc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038ca:	f7fe fdf3 	bl	80024b4 <HAL_GetTick>
 80038ce:	4602      	mov	r2, r0
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	1ad3      	subs	r3, r2, r3
 80038d4:	2b02      	cmp	r3, #2
 80038d6:	d901      	bls.n	80038dc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80038d8:	2303      	movs	r3, #3
 80038da:	e10c      	b.n	8003af6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038dc:	4b6a      	ldr	r3, [pc, #424]	@ (8003a88 <HAL_RCC_OscConfig+0x474>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d0f0      	beq.n	80038ca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	d106      	bne.n	80038fe <HAL_RCC_OscConfig+0x2ea>
 80038f0:	4b64      	ldr	r3, [pc, #400]	@ (8003a84 <HAL_RCC_OscConfig+0x470>)
 80038f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038f4:	4a63      	ldr	r2, [pc, #396]	@ (8003a84 <HAL_RCC_OscConfig+0x470>)
 80038f6:	f043 0301 	orr.w	r3, r3, #1
 80038fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80038fc:	e01c      	b.n	8003938 <HAL_RCC_OscConfig+0x324>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	2b05      	cmp	r3, #5
 8003904:	d10c      	bne.n	8003920 <HAL_RCC_OscConfig+0x30c>
 8003906:	4b5f      	ldr	r3, [pc, #380]	@ (8003a84 <HAL_RCC_OscConfig+0x470>)
 8003908:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800390a:	4a5e      	ldr	r2, [pc, #376]	@ (8003a84 <HAL_RCC_OscConfig+0x470>)
 800390c:	f043 0304 	orr.w	r3, r3, #4
 8003910:	6713      	str	r3, [r2, #112]	@ 0x70
 8003912:	4b5c      	ldr	r3, [pc, #368]	@ (8003a84 <HAL_RCC_OscConfig+0x470>)
 8003914:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003916:	4a5b      	ldr	r2, [pc, #364]	@ (8003a84 <HAL_RCC_OscConfig+0x470>)
 8003918:	f043 0301 	orr.w	r3, r3, #1
 800391c:	6713      	str	r3, [r2, #112]	@ 0x70
 800391e:	e00b      	b.n	8003938 <HAL_RCC_OscConfig+0x324>
 8003920:	4b58      	ldr	r3, [pc, #352]	@ (8003a84 <HAL_RCC_OscConfig+0x470>)
 8003922:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003924:	4a57      	ldr	r2, [pc, #348]	@ (8003a84 <HAL_RCC_OscConfig+0x470>)
 8003926:	f023 0301 	bic.w	r3, r3, #1
 800392a:	6713      	str	r3, [r2, #112]	@ 0x70
 800392c:	4b55      	ldr	r3, [pc, #340]	@ (8003a84 <HAL_RCC_OscConfig+0x470>)
 800392e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003930:	4a54      	ldr	r2, [pc, #336]	@ (8003a84 <HAL_RCC_OscConfig+0x470>)
 8003932:	f023 0304 	bic.w	r3, r3, #4
 8003936:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	689b      	ldr	r3, [r3, #8]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d015      	beq.n	800396c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003940:	f7fe fdb8 	bl	80024b4 <HAL_GetTick>
 8003944:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003946:	e00a      	b.n	800395e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003948:	f7fe fdb4 	bl	80024b4 <HAL_GetTick>
 800394c:	4602      	mov	r2, r0
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	1ad3      	subs	r3, r2, r3
 8003952:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003956:	4293      	cmp	r3, r2
 8003958:	d901      	bls.n	800395e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800395a:	2303      	movs	r3, #3
 800395c:	e0cb      	b.n	8003af6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800395e:	4b49      	ldr	r3, [pc, #292]	@ (8003a84 <HAL_RCC_OscConfig+0x470>)
 8003960:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003962:	f003 0302 	and.w	r3, r3, #2
 8003966:	2b00      	cmp	r3, #0
 8003968:	d0ee      	beq.n	8003948 <HAL_RCC_OscConfig+0x334>
 800396a:	e014      	b.n	8003996 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800396c:	f7fe fda2 	bl	80024b4 <HAL_GetTick>
 8003970:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003972:	e00a      	b.n	800398a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003974:	f7fe fd9e 	bl	80024b4 <HAL_GetTick>
 8003978:	4602      	mov	r2, r0
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003982:	4293      	cmp	r3, r2
 8003984:	d901      	bls.n	800398a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003986:	2303      	movs	r3, #3
 8003988:	e0b5      	b.n	8003af6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800398a:	4b3e      	ldr	r3, [pc, #248]	@ (8003a84 <HAL_RCC_OscConfig+0x470>)
 800398c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800398e:	f003 0302 	and.w	r3, r3, #2
 8003992:	2b00      	cmp	r3, #0
 8003994:	d1ee      	bne.n	8003974 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003996:	7dfb      	ldrb	r3, [r7, #23]
 8003998:	2b01      	cmp	r3, #1
 800399a:	d105      	bne.n	80039a8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800399c:	4b39      	ldr	r3, [pc, #228]	@ (8003a84 <HAL_RCC_OscConfig+0x470>)
 800399e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a0:	4a38      	ldr	r2, [pc, #224]	@ (8003a84 <HAL_RCC_OscConfig+0x470>)
 80039a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039a6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	699b      	ldr	r3, [r3, #24]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	f000 80a1 	beq.w	8003af4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80039b2:	4b34      	ldr	r3, [pc, #208]	@ (8003a84 <HAL_RCC_OscConfig+0x470>)
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	f003 030c 	and.w	r3, r3, #12
 80039ba:	2b08      	cmp	r3, #8
 80039bc:	d05c      	beq.n	8003a78 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	699b      	ldr	r3, [r3, #24]
 80039c2:	2b02      	cmp	r3, #2
 80039c4:	d141      	bne.n	8003a4a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039c6:	4b31      	ldr	r3, [pc, #196]	@ (8003a8c <HAL_RCC_OscConfig+0x478>)
 80039c8:	2200      	movs	r2, #0
 80039ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039cc:	f7fe fd72 	bl	80024b4 <HAL_GetTick>
 80039d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039d2:	e008      	b.n	80039e6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039d4:	f7fe fd6e 	bl	80024b4 <HAL_GetTick>
 80039d8:	4602      	mov	r2, r0
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	1ad3      	subs	r3, r2, r3
 80039de:	2b02      	cmp	r3, #2
 80039e0:	d901      	bls.n	80039e6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80039e2:	2303      	movs	r3, #3
 80039e4:	e087      	b.n	8003af6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039e6:	4b27      	ldr	r3, [pc, #156]	@ (8003a84 <HAL_RCC_OscConfig+0x470>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d1f0      	bne.n	80039d4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	69da      	ldr	r2, [r3, #28]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6a1b      	ldr	r3, [r3, #32]
 80039fa:	431a      	orrs	r2, r3
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a00:	019b      	lsls	r3, r3, #6
 8003a02:	431a      	orrs	r2, r3
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a08:	085b      	lsrs	r3, r3, #1
 8003a0a:	3b01      	subs	r3, #1
 8003a0c:	041b      	lsls	r3, r3, #16
 8003a0e:	431a      	orrs	r2, r3
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a14:	061b      	lsls	r3, r3, #24
 8003a16:	491b      	ldr	r1, [pc, #108]	@ (8003a84 <HAL_RCC_OscConfig+0x470>)
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a1c:	4b1b      	ldr	r3, [pc, #108]	@ (8003a8c <HAL_RCC_OscConfig+0x478>)
 8003a1e:	2201      	movs	r2, #1
 8003a20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a22:	f7fe fd47 	bl	80024b4 <HAL_GetTick>
 8003a26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a28:	e008      	b.n	8003a3c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a2a:	f7fe fd43 	bl	80024b4 <HAL_GetTick>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	1ad3      	subs	r3, r2, r3
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	d901      	bls.n	8003a3c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003a38:	2303      	movs	r3, #3
 8003a3a:	e05c      	b.n	8003af6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a3c:	4b11      	ldr	r3, [pc, #68]	@ (8003a84 <HAL_RCC_OscConfig+0x470>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d0f0      	beq.n	8003a2a <HAL_RCC_OscConfig+0x416>
 8003a48:	e054      	b.n	8003af4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a4a:	4b10      	ldr	r3, [pc, #64]	@ (8003a8c <HAL_RCC_OscConfig+0x478>)
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a50:	f7fe fd30 	bl	80024b4 <HAL_GetTick>
 8003a54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a56:	e008      	b.n	8003a6a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a58:	f7fe fd2c 	bl	80024b4 <HAL_GetTick>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	2b02      	cmp	r3, #2
 8003a64:	d901      	bls.n	8003a6a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003a66:	2303      	movs	r3, #3
 8003a68:	e045      	b.n	8003af6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a6a:	4b06      	ldr	r3, [pc, #24]	@ (8003a84 <HAL_RCC_OscConfig+0x470>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d1f0      	bne.n	8003a58 <HAL_RCC_OscConfig+0x444>
 8003a76:	e03d      	b.n	8003af4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	699b      	ldr	r3, [r3, #24]
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d107      	bne.n	8003a90 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	e038      	b.n	8003af6 <HAL_RCC_OscConfig+0x4e2>
 8003a84:	40023800 	.word	0x40023800
 8003a88:	40007000 	.word	0x40007000
 8003a8c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a90:	4b1b      	ldr	r3, [pc, #108]	@ (8003b00 <HAL_RCC_OscConfig+0x4ec>)
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	699b      	ldr	r3, [r3, #24]
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d028      	beq.n	8003af0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	d121      	bne.n	8003af0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ab6:	429a      	cmp	r2, r3
 8003ab8:	d11a      	bne.n	8003af0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003aba:	68fa      	ldr	r2, [r7, #12]
 8003abc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	687a      	ldr	r2, [r7, #4]
 8003ac4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003ac6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d111      	bne.n	8003af0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ad6:	085b      	lsrs	r3, r3, #1
 8003ad8:	3b01      	subs	r3, #1
 8003ada:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d107      	bne.n	8003af0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003aec:	429a      	cmp	r2, r3
 8003aee:	d001      	beq.n	8003af4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e000      	b.n	8003af6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003af4:	2300      	movs	r3, #0
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	3718      	adds	r7, #24
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}
 8003afe:	bf00      	nop
 8003b00:	40023800 	.word	0x40023800

08003b04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b084      	sub	sp, #16
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
 8003b0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d101      	bne.n	8003b18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	e0cc      	b.n	8003cb2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b18:	4b68      	ldr	r3, [pc, #416]	@ (8003cbc <HAL_RCC_ClockConfig+0x1b8>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 0307 	and.w	r3, r3, #7
 8003b20:	683a      	ldr	r2, [r7, #0]
 8003b22:	429a      	cmp	r2, r3
 8003b24:	d90c      	bls.n	8003b40 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b26:	4b65      	ldr	r3, [pc, #404]	@ (8003cbc <HAL_RCC_ClockConfig+0x1b8>)
 8003b28:	683a      	ldr	r2, [r7, #0]
 8003b2a:	b2d2      	uxtb	r2, r2
 8003b2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b2e:	4b63      	ldr	r3, [pc, #396]	@ (8003cbc <HAL_RCC_ClockConfig+0x1b8>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0307 	and.w	r3, r3, #7
 8003b36:	683a      	ldr	r2, [r7, #0]
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	d001      	beq.n	8003b40 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e0b8      	b.n	8003cb2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 0302 	and.w	r3, r3, #2
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d020      	beq.n	8003b8e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f003 0304 	and.w	r3, r3, #4
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d005      	beq.n	8003b64 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b58:	4b59      	ldr	r3, [pc, #356]	@ (8003cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	4a58      	ldr	r2, [pc, #352]	@ (8003cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b5e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003b62:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f003 0308 	and.w	r3, r3, #8
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d005      	beq.n	8003b7c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b70:	4b53      	ldr	r3, [pc, #332]	@ (8003cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	4a52      	ldr	r2, [pc, #328]	@ (8003cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b76:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003b7a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b7c:	4b50      	ldr	r3, [pc, #320]	@ (8003cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	494d      	ldr	r1, [pc, #308]	@ (8003cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 0301 	and.w	r3, r3, #1
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d044      	beq.n	8003c24 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	2b01      	cmp	r3, #1
 8003ba0:	d107      	bne.n	8003bb2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ba2:	4b47      	ldr	r3, [pc, #284]	@ (8003cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d119      	bne.n	8003be2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e07f      	b.n	8003cb2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d003      	beq.n	8003bc2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003bbe:	2b03      	cmp	r3, #3
 8003bc0:	d107      	bne.n	8003bd2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bc2:	4b3f      	ldr	r3, [pc, #252]	@ (8003cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d109      	bne.n	8003be2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e06f      	b.n	8003cb2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bd2:	4b3b      	ldr	r3, [pc, #236]	@ (8003cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f003 0302 	and.w	r3, r3, #2
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d101      	bne.n	8003be2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	e067      	b.n	8003cb2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003be2:	4b37      	ldr	r3, [pc, #220]	@ (8003cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	f023 0203 	bic.w	r2, r3, #3
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	4934      	ldr	r1, [pc, #208]	@ (8003cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003bf4:	f7fe fc5e 	bl	80024b4 <HAL_GetTick>
 8003bf8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bfa:	e00a      	b.n	8003c12 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bfc:	f7fe fc5a 	bl	80024b4 <HAL_GetTick>
 8003c00:	4602      	mov	r2, r0
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d901      	bls.n	8003c12 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c0e:	2303      	movs	r3, #3
 8003c10:	e04f      	b.n	8003cb2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c12:	4b2b      	ldr	r3, [pc, #172]	@ (8003cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	f003 020c 	and.w	r2, r3, #12
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	009b      	lsls	r3, r3, #2
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d1eb      	bne.n	8003bfc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c24:	4b25      	ldr	r3, [pc, #148]	@ (8003cbc <HAL_RCC_ClockConfig+0x1b8>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f003 0307 	and.w	r3, r3, #7
 8003c2c:	683a      	ldr	r2, [r7, #0]
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	d20c      	bcs.n	8003c4c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c32:	4b22      	ldr	r3, [pc, #136]	@ (8003cbc <HAL_RCC_ClockConfig+0x1b8>)
 8003c34:	683a      	ldr	r2, [r7, #0]
 8003c36:	b2d2      	uxtb	r2, r2
 8003c38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c3a:	4b20      	ldr	r3, [pc, #128]	@ (8003cbc <HAL_RCC_ClockConfig+0x1b8>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f003 0307 	and.w	r3, r3, #7
 8003c42:	683a      	ldr	r2, [r7, #0]
 8003c44:	429a      	cmp	r2, r3
 8003c46:	d001      	beq.n	8003c4c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	e032      	b.n	8003cb2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f003 0304 	and.w	r3, r3, #4
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d008      	beq.n	8003c6a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c58:	4b19      	ldr	r3, [pc, #100]	@ (8003cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	68db      	ldr	r3, [r3, #12]
 8003c64:	4916      	ldr	r1, [pc, #88]	@ (8003cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c66:	4313      	orrs	r3, r2
 8003c68:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f003 0308 	and.w	r3, r3, #8
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d009      	beq.n	8003c8a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c76:	4b12      	ldr	r3, [pc, #72]	@ (8003cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c78:	689b      	ldr	r3, [r3, #8]
 8003c7a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	691b      	ldr	r3, [r3, #16]
 8003c82:	00db      	lsls	r3, r3, #3
 8003c84:	490e      	ldr	r1, [pc, #56]	@ (8003cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c86:	4313      	orrs	r3, r2
 8003c88:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003c8a:	f000 f821 	bl	8003cd0 <HAL_RCC_GetSysClockFreq>
 8003c8e:	4602      	mov	r2, r0
 8003c90:	4b0b      	ldr	r3, [pc, #44]	@ (8003cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	091b      	lsrs	r3, r3, #4
 8003c96:	f003 030f 	and.w	r3, r3, #15
 8003c9a:	490a      	ldr	r1, [pc, #40]	@ (8003cc4 <HAL_RCC_ClockConfig+0x1c0>)
 8003c9c:	5ccb      	ldrb	r3, [r1, r3]
 8003c9e:	fa22 f303 	lsr.w	r3, r2, r3
 8003ca2:	4a09      	ldr	r2, [pc, #36]	@ (8003cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8003ca4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003ca6:	4b09      	ldr	r3, [pc, #36]	@ (8003ccc <HAL_RCC_ClockConfig+0x1c8>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4618      	mov	r0, r3
 8003cac:	f7fe fbbe 	bl	800242c <HAL_InitTick>

  return HAL_OK;
 8003cb0:	2300      	movs	r3, #0
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	3710      	adds	r7, #16
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}
 8003cba:	bf00      	nop
 8003cbc:	40023c00 	.word	0x40023c00
 8003cc0:	40023800 	.word	0x40023800
 8003cc4:	080081a8 	.word	0x080081a8
 8003cc8:	20000028 	.word	0x20000028
 8003ccc:	2000002c 	.word	0x2000002c

08003cd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003cd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003cd4:	b094      	sub	sp, #80	@ 0x50
 8003cd6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003ce8:	4b79      	ldr	r3, [pc, #484]	@ (8003ed0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	f003 030c 	and.w	r3, r3, #12
 8003cf0:	2b08      	cmp	r3, #8
 8003cf2:	d00d      	beq.n	8003d10 <HAL_RCC_GetSysClockFreq+0x40>
 8003cf4:	2b08      	cmp	r3, #8
 8003cf6:	f200 80e1 	bhi.w	8003ebc <HAL_RCC_GetSysClockFreq+0x1ec>
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d002      	beq.n	8003d04 <HAL_RCC_GetSysClockFreq+0x34>
 8003cfe:	2b04      	cmp	r3, #4
 8003d00:	d003      	beq.n	8003d0a <HAL_RCC_GetSysClockFreq+0x3a>
 8003d02:	e0db      	b.n	8003ebc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003d04:	4b73      	ldr	r3, [pc, #460]	@ (8003ed4 <HAL_RCC_GetSysClockFreq+0x204>)
 8003d06:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d08:	e0db      	b.n	8003ec2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d0a:	4b73      	ldr	r3, [pc, #460]	@ (8003ed8 <HAL_RCC_GetSysClockFreq+0x208>)
 8003d0c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d0e:	e0d8      	b.n	8003ec2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d10:	4b6f      	ldr	r3, [pc, #444]	@ (8003ed0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d18:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d1a:	4b6d      	ldr	r3, [pc, #436]	@ (8003ed0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d063      	beq.n	8003dee <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d26:	4b6a      	ldr	r3, [pc, #424]	@ (8003ed0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	099b      	lsrs	r3, r3, #6
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003d30:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d38:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d3e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003d42:	4622      	mov	r2, r4
 8003d44:	462b      	mov	r3, r5
 8003d46:	f04f 0000 	mov.w	r0, #0
 8003d4a:	f04f 0100 	mov.w	r1, #0
 8003d4e:	0159      	lsls	r1, r3, #5
 8003d50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d54:	0150      	lsls	r0, r2, #5
 8003d56:	4602      	mov	r2, r0
 8003d58:	460b      	mov	r3, r1
 8003d5a:	4621      	mov	r1, r4
 8003d5c:	1a51      	subs	r1, r2, r1
 8003d5e:	6139      	str	r1, [r7, #16]
 8003d60:	4629      	mov	r1, r5
 8003d62:	eb63 0301 	sbc.w	r3, r3, r1
 8003d66:	617b      	str	r3, [r7, #20]
 8003d68:	f04f 0200 	mov.w	r2, #0
 8003d6c:	f04f 0300 	mov.w	r3, #0
 8003d70:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003d74:	4659      	mov	r1, fp
 8003d76:	018b      	lsls	r3, r1, #6
 8003d78:	4651      	mov	r1, sl
 8003d7a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d7e:	4651      	mov	r1, sl
 8003d80:	018a      	lsls	r2, r1, #6
 8003d82:	4651      	mov	r1, sl
 8003d84:	ebb2 0801 	subs.w	r8, r2, r1
 8003d88:	4659      	mov	r1, fp
 8003d8a:	eb63 0901 	sbc.w	r9, r3, r1
 8003d8e:	f04f 0200 	mov.w	r2, #0
 8003d92:	f04f 0300 	mov.w	r3, #0
 8003d96:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d9a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d9e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003da2:	4690      	mov	r8, r2
 8003da4:	4699      	mov	r9, r3
 8003da6:	4623      	mov	r3, r4
 8003da8:	eb18 0303 	adds.w	r3, r8, r3
 8003dac:	60bb      	str	r3, [r7, #8]
 8003dae:	462b      	mov	r3, r5
 8003db0:	eb49 0303 	adc.w	r3, r9, r3
 8003db4:	60fb      	str	r3, [r7, #12]
 8003db6:	f04f 0200 	mov.w	r2, #0
 8003dba:	f04f 0300 	mov.w	r3, #0
 8003dbe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003dc2:	4629      	mov	r1, r5
 8003dc4:	024b      	lsls	r3, r1, #9
 8003dc6:	4621      	mov	r1, r4
 8003dc8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003dcc:	4621      	mov	r1, r4
 8003dce:	024a      	lsls	r2, r1, #9
 8003dd0:	4610      	mov	r0, r2
 8003dd2:	4619      	mov	r1, r3
 8003dd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003dda:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003ddc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003de0:	f7fc fe3c 	bl	8000a5c <__aeabi_uldivmod>
 8003de4:	4602      	mov	r2, r0
 8003de6:	460b      	mov	r3, r1
 8003de8:	4613      	mov	r3, r2
 8003dea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003dec:	e058      	b.n	8003ea0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003dee:	4b38      	ldr	r3, [pc, #224]	@ (8003ed0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	099b      	lsrs	r3, r3, #6
 8003df4:	2200      	movs	r2, #0
 8003df6:	4618      	mov	r0, r3
 8003df8:	4611      	mov	r1, r2
 8003dfa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003dfe:	623b      	str	r3, [r7, #32]
 8003e00:	2300      	movs	r3, #0
 8003e02:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e04:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003e08:	4642      	mov	r2, r8
 8003e0a:	464b      	mov	r3, r9
 8003e0c:	f04f 0000 	mov.w	r0, #0
 8003e10:	f04f 0100 	mov.w	r1, #0
 8003e14:	0159      	lsls	r1, r3, #5
 8003e16:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e1a:	0150      	lsls	r0, r2, #5
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	460b      	mov	r3, r1
 8003e20:	4641      	mov	r1, r8
 8003e22:	ebb2 0a01 	subs.w	sl, r2, r1
 8003e26:	4649      	mov	r1, r9
 8003e28:	eb63 0b01 	sbc.w	fp, r3, r1
 8003e2c:	f04f 0200 	mov.w	r2, #0
 8003e30:	f04f 0300 	mov.w	r3, #0
 8003e34:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003e38:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003e3c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003e40:	ebb2 040a 	subs.w	r4, r2, sl
 8003e44:	eb63 050b 	sbc.w	r5, r3, fp
 8003e48:	f04f 0200 	mov.w	r2, #0
 8003e4c:	f04f 0300 	mov.w	r3, #0
 8003e50:	00eb      	lsls	r3, r5, #3
 8003e52:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e56:	00e2      	lsls	r2, r4, #3
 8003e58:	4614      	mov	r4, r2
 8003e5a:	461d      	mov	r5, r3
 8003e5c:	4643      	mov	r3, r8
 8003e5e:	18e3      	adds	r3, r4, r3
 8003e60:	603b      	str	r3, [r7, #0]
 8003e62:	464b      	mov	r3, r9
 8003e64:	eb45 0303 	adc.w	r3, r5, r3
 8003e68:	607b      	str	r3, [r7, #4]
 8003e6a:	f04f 0200 	mov.w	r2, #0
 8003e6e:	f04f 0300 	mov.w	r3, #0
 8003e72:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003e76:	4629      	mov	r1, r5
 8003e78:	028b      	lsls	r3, r1, #10
 8003e7a:	4621      	mov	r1, r4
 8003e7c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e80:	4621      	mov	r1, r4
 8003e82:	028a      	lsls	r2, r1, #10
 8003e84:	4610      	mov	r0, r2
 8003e86:	4619      	mov	r1, r3
 8003e88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	61bb      	str	r3, [r7, #24]
 8003e8e:	61fa      	str	r2, [r7, #28]
 8003e90:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e94:	f7fc fde2 	bl	8000a5c <__aeabi_uldivmod>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	460b      	mov	r3, r1
 8003e9c:	4613      	mov	r3, r2
 8003e9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8003ed0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	0c1b      	lsrs	r3, r3, #16
 8003ea6:	f003 0303 	and.w	r3, r3, #3
 8003eaa:	3301      	adds	r3, #1
 8003eac:	005b      	lsls	r3, r3, #1
 8003eae:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003eb0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003eb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003eb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eb8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003eba:	e002      	b.n	8003ec2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ebc:	4b05      	ldr	r3, [pc, #20]	@ (8003ed4 <HAL_RCC_GetSysClockFreq+0x204>)
 8003ebe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ec0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ec2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	3750      	adds	r7, #80	@ 0x50
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ece:	bf00      	nop
 8003ed0:	40023800 	.word	0x40023800
 8003ed4:	00f42400 	.word	0x00f42400
 8003ed8:	007a1200 	.word	0x007a1200

08003edc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003edc:	b480      	push	{r7}
 8003ede:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ee0:	4b03      	ldr	r3, [pc, #12]	@ (8003ef0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr
 8003eee:	bf00      	nop
 8003ef0:	20000028 	.word	0x20000028

08003ef4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ef8:	f7ff fff0 	bl	8003edc <HAL_RCC_GetHCLKFreq>
 8003efc:	4602      	mov	r2, r0
 8003efe:	4b05      	ldr	r3, [pc, #20]	@ (8003f14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	0a9b      	lsrs	r3, r3, #10
 8003f04:	f003 0307 	and.w	r3, r3, #7
 8003f08:	4903      	ldr	r1, [pc, #12]	@ (8003f18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f0a:	5ccb      	ldrb	r3, [r1, r3]
 8003f0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	bd80      	pop	{r7, pc}
 8003f14:	40023800 	.word	0x40023800
 8003f18:	080081b8 	.word	0x080081b8

08003f1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b082      	sub	sp, #8
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d101      	bne.n	8003f2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e041      	b.n	8003fb2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d106      	bne.n	8003f48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f7fe f952 	bl	80021ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2202      	movs	r2, #2
 8003f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	3304      	adds	r3, #4
 8003f58:	4619      	mov	r1, r3
 8003f5a:	4610      	mov	r0, r2
 8003f5c:	f000 fc7c 	bl	8004858 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2201      	movs	r2, #1
 8003f74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2201      	movs	r2, #1
 8003f84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2201      	movs	r2, #1
 8003f94:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2201      	movs	r2, #1
 8003fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003fb0:	2300      	movs	r3, #0
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3708      	adds	r7, #8
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}

08003fba <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003fba:	b580      	push	{r7, lr}
 8003fbc:	b082      	sub	sp, #8
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d101      	bne.n	8003fcc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	e041      	b.n	8004050 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d106      	bne.n	8003fe6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003fe0:	6878      	ldr	r0, [r7, #4]
 8003fe2:	f000 f839 	bl	8004058 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2202      	movs	r2, #2
 8003fea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681a      	ldr	r2, [r3, #0]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	3304      	adds	r3, #4
 8003ff6:	4619      	mov	r1, r3
 8003ff8:	4610      	mov	r0, r2
 8003ffa:	f000 fc2d 	bl	8004858 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2201      	movs	r2, #1
 8004002:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2201      	movs	r2, #1
 800400a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2201      	movs	r2, #1
 8004012:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2201      	movs	r2, #1
 800401a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2201      	movs	r2, #1
 8004022:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2201      	movs	r2, #1
 800402a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2201      	movs	r2, #1
 8004032:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2201      	movs	r2, #1
 800403a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2201      	movs	r2, #1
 8004042:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2201      	movs	r2, #1
 800404a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800404e:	2300      	movs	r3, #0
}
 8004050:	4618      	mov	r0, r3
 8004052:	3708      	adds	r7, #8
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}

08004058 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004058:	b480      	push	{r7}
 800405a:	b083      	sub	sp, #12
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004060:	bf00      	nop
 8004062:	370c      	adds	r7, #12
 8004064:	46bd      	mov	sp, r7
 8004066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406a:	4770      	bx	lr

0800406c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b084      	sub	sp, #16
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
 8004074:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d109      	bne.n	8004090 <HAL_TIM_PWM_Start+0x24>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004082:	b2db      	uxtb	r3, r3
 8004084:	2b01      	cmp	r3, #1
 8004086:	bf14      	ite	ne
 8004088:	2301      	movne	r3, #1
 800408a:	2300      	moveq	r3, #0
 800408c:	b2db      	uxtb	r3, r3
 800408e:	e022      	b.n	80040d6 <HAL_TIM_PWM_Start+0x6a>
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	2b04      	cmp	r3, #4
 8004094:	d109      	bne.n	80040aa <HAL_TIM_PWM_Start+0x3e>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800409c:	b2db      	uxtb	r3, r3
 800409e:	2b01      	cmp	r3, #1
 80040a0:	bf14      	ite	ne
 80040a2:	2301      	movne	r3, #1
 80040a4:	2300      	moveq	r3, #0
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	e015      	b.n	80040d6 <HAL_TIM_PWM_Start+0x6a>
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	2b08      	cmp	r3, #8
 80040ae:	d109      	bne.n	80040c4 <HAL_TIM_PWM_Start+0x58>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80040b6:	b2db      	uxtb	r3, r3
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	bf14      	ite	ne
 80040bc:	2301      	movne	r3, #1
 80040be:	2300      	moveq	r3, #0
 80040c0:	b2db      	uxtb	r3, r3
 80040c2:	e008      	b.n	80040d6 <HAL_TIM_PWM_Start+0x6a>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	2b01      	cmp	r3, #1
 80040ce:	bf14      	ite	ne
 80040d0:	2301      	movne	r3, #1
 80040d2:	2300      	moveq	r3, #0
 80040d4:	b2db      	uxtb	r3, r3
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d001      	beq.n	80040de <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	e07c      	b.n	80041d8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d104      	bne.n	80040ee <HAL_TIM_PWM_Start+0x82>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2202      	movs	r2, #2
 80040e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80040ec:	e013      	b.n	8004116 <HAL_TIM_PWM_Start+0xaa>
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	2b04      	cmp	r3, #4
 80040f2:	d104      	bne.n	80040fe <HAL_TIM_PWM_Start+0x92>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2202      	movs	r2, #2
 80040f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80040fc:	e00b      	b.n	8004116 <HAL_TIM_PWM_Start+0xaa>
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	2b08      	cmp	r3, #8
 8004102:	d104      	bne.n	800410e <HAL_TIM_PWM_Start+0xa2>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2202      	movs	r2, #2
 8004108:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800410c:	e003      	b.n	8004116 <HAL_TIM_PWM_Start+0xaa>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2202      	movs	r2, #2
 8004112:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	2201      	movs	r2, #1
 800411c:	6839      	ldr	r1, [r7, #0]
 800411e:	4618      	mov	r0, r3
 8004120:	f000 fe8a 	bl	8004e38 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a2d      	ldr	r2, [pc, #180]	@ (80041e0 <HAL_TIM_PWM_Start+0x174>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d004      	beq.n	8004138 <HAL_TIM_PWM_Start+0xcc>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a2c      	ldr	r2, [pc, #176]	@ (80041e4 <HAL_TIM_PWM_Start+0x178>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d101      	bne.n	800413c <HAL_TIM_PWM_Start+0xd0>
 8004138:	2301      	movs	r3, #1
 800413a:	e000      	b.n	800413e <HAL_TIM_PWM_Start+0xd2>
 800413c:	2300      	movs	r3, #0
 800413e:	2b00      	cmp	r3, #0
 8004140:	d007      	beq.n	8004152 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004150:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a22      	ldr	r2, [pc, #136]	@ (80041e0 <HAL_TIM_PWM_Start+0x174>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d022      	beq.n	80041a2 <HAL_TIM_PWM_Start+0x136>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004164:	d01d      	beq.n	80041a2 <HAL_TIM_PWM_Start+0x136>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a1f      	ldr	r2, [pc, #124]	@ (80041e8 <HAL_TIM_PWM_Start+0x17c>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d018      	beq.n	80041a2 <HAL_TIM_PWM_Start+0x136>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a1d      	ldr	r2, [pc, #116]	@ (80041ec <HAL_TIM_PWM_Start+0x180>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d013      	beq.n	80041a2 <HAL_TIM_PWM_Start+0x136>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a1c      	ldr	r2, [pc, #112]	@ (80041f0 <HAL_TIM_PWM_Start+0x184>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d00e      	beq.n	80041a2 <HAL_TIM_PWM_Start+0x136>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a16      	ldr	r2, [pc, #88]	@ (80041e4 <HAL_TIM_PWM_Start+0x178>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d009      	beq.n	80041a2 <HAL_TIM_PWM_Start+0x136>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a18      	ldr	r2, [pc, #96]	@ (80041f4 <HAL_TIM_PWM_Start+0x188>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d004      	beq.n	80041a2 <HAL_TIM_PWM_Start+0x136>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a16      	ldr	r2, [pc, #88]	@ (80041f8 <HAL_TIM_PWM_Start+0x18c>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d111      	bne.n	80041c6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	f003 0307 	and.w	r3, r3, #7
 80041ac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	2b06      	cmp	r3, #6
 80041b2:	d010      	beq.n	80041d6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	681a      	ldr	r2, [r3, #0]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f042 0201 	orr.w	r2, r2, #1
 80041c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041c4:	e007      	b.n	80041d6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f042 0201 	orr.w	r2, r2, #1
 80041d4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80041d6:	2300      	movs	r3, #0
}
 80041d8:	4618      	mov	r0, r3
 80041da:	3710      	adds	r7, #16
 80041dc:	46bd      	mov	sp, r7
 80041de:	bd80      	pop	{r7, pc}
 80041e0:	40010000 	.word	0x40010000
 80041e4:	40010400 	.word	0x40010400
 80041e8:	40000400 	.word	0x40000400
 80041ec:	40000800 	.word	0x40000800
 80041f0:	40000c00 	.word	0x40000c00
 80041f4:	40014000 	.word	0x40014000
 80041f8:	40001800 	.word	0x40001800

080041fc <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b082      	sub	sp, #8
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
 8004204:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	2200      	movs	r2, #0
 800420c:	6839      	ldr	r1, [r7, #0]
 800420e:	4618      	mov	r0, r3
 8004210:	f000 fe12 	bl	8004e38 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a2e      	ldr	r2, [pc, #184]	@ (80042d4 <HAL_TIM_PWM_Stop+0xd8>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d004      	beq.n	8004228 <HAL_TIM_PWM_Stop+0x2c>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a2d      	ldr	r2, [pc, #180]	@ (80042d8 <HAL_TIM_PWM_Stop+0xdc>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d101      	bne.n	800422c <HAL_TIM_PWM_Stop+0x30>
 8004228:	2301      	movs	r3, #1
 800422a:	e000      	b.n	800422e <HAL_TIM_PWM_Stop+0x32>
 800422c:	2300      	movs	r3, #0
 800422e:	2b00      	cmp	r3, #0
 8004230:	d017      	beq.n	8004262 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	6a1a      	ldr	r2, [r3, #32]
 8004238:	f241 1311 	movw	r3, #4369	@ 0x1111
 800423c:	4013      	ands	r3, r2
 800423e:	2b00      	cmp	r3, #0
 8004240:	d10f      	bne.n	8004262 <HAL_TIM_PWM_Stop+0x66>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	6a1a      	ldr	r2, [r3, #32]
 8004248:	f240 4344 	movw	r3, #1092	@ 0x444
 800424c:	4013      	ands	r3, r2
 800424e:	2b00      	cmp	r3, #0
 8004250:	d107      	bne.n	8004262 <HAL_TIM_PWM_Stop+0x66>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004260:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	6a1a      	ldr	r2, [r3, #32]
 8004268:	f241 1311 	movw	r3, #4369	@ 0x1111
 800426c:	4013      	ands	r3, r2
 800426e:	2b00      	cmp	r3, #0
 8004270:	d10f      	bne.n	8004292 <HAL_TIM_PWM_Stop+0x96>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	6a1a      	ldr	r2, [r3, #32]
 8004278:	f240 4344 	movw	r3, #1092	@ 0x444
 800427c:	4013      	ands	r3, r2
 800427e:	2b00      	cmp	r3, #0
 8004280:	d107      	bne.n	8004292 <HAL_TIM_PWM_Stop+0x96>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f022 0201 	bic.w	r2, r2, #1
 8004290:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d104      	bne.n	80042a2 <HAL_TIM_PWM_Stop+0xa6>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2201      	movs	r2, #1
 800429c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80042a0:	e013      	b.n	80042ca <HAL_TIM_PWM_Stop+0xce>
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	2b04      	cmp	r3, #4
 80042a6:	d104      	bne.n	80042b2 <HAL_TIM_PWM_Stop+0xb6>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2201      	movs	r2, #1
 80042ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80042b0:	e00b      	b.n	80042ca <HAL_TIM_PWM_Stop+0xce>
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	2b08      	cmp	r3, #8
 80042b6:	d104      	bne.n	80042c2 <HAL_TIM_PWM_Stop+0xc6>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2201      	movs	r2, #1
 80042bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80042c0:	e003      	b.n	80042ca <HAL_TIM_PWM_Stop+0xce>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2201      	movs	r2, #1
 80042c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 80042ca:	2300      	movs	r3, #0
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	3708      	adds	r7, #8
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd80      	pop	{r7, pc}
 80042d4:	40010000 	.word	0x40010000
 80042d8:	40010400 	.word	0x40010400

080042dc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b086      	sub	sp, #24
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d101      	bne.n	80042f0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e097      	b.n	8004420 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042f6:	b2db      	uxtb	r3, r3
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d106      	bne.n	800430a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2200      	movs	r2, #0
 8004300:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004304:	6878      	ldr	r0, [r7, #4]
 8004306:	f7fd ff29 	bl	800215c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2202      	movs	r2, #2
 800430e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	687a      	ldr	r2, [r7, #4]
 800431a:	6812      	ldr	r2, [r2, #0]
 800431c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004320:	f023 0307 	bic.w	r3, r3, #7
 8004324:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	3304      	adds	r3, #4
 800432e:	4619      	mov	r1, r3
 8004330:	4610      	mov	r0, r2
 8004332:	f000 fa91 	bl	8004858 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	699b      	ldr	r3, [r3, #24]
 8004344:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	6a1b      	ldr	r3, [r3, #32]
 800434c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	697a      	ldr	r2, [r7, #20]
 8004354:	4313      	orrs	r3, r2
 8004356:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800435e:	f023 0303 	bic.w	r3, r3, #3
 8004362:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	689a      	ldr	r2, [r3, #8]
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	699b      	ldr	r3, [r3, #24]
 800436c:	021b      	lsls	r3, r3, #8
 800436e:	4313      	orrs	r3, r2
 8004370:	693a      	ldr	r2, [r7, #16]
 8004372:	4313      	orrs	r3, r2
 8004374:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800437c:	f023 030c 	bic.w	r3, r3, #12
 8004380:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004388:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800438c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	68da      	ldr	r2, [r3, #12]
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	69db      	ldr	r3, [r3, #28]
 8004396:	021b      	lsls	r3, r3, #8
 8004398:	4313      	orrs	r3, r2
 800439a:	693a      	ldr	r2, [r7, #16]
 800439c:	4313      	orrs	r3, r2
 800439e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	691b      	ldr	r3, [r3, #16]
 80043a4:	011a      	lsls	r2, r3, #4
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	6a1b      	ldr	r3, [r3, #32]
 80043aa:	031b      	lsls	r3, r3, #12
 80043ac:	4313      	orrs	r3, r2
 80043ae:	693a      	ldr	r2, [r7, #16]
 80043b0:	4313      	orrs	r3, r2
 80043b2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80043ba:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80043c2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	685a      	ldr	r2, [r3, #4]
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	695b      	ldr	r3, [r3, #20]
 80043cc:	011b      	lsls	r3, r3, #4
 80043ce:	4313      	orrs	r3, r2
 80043d0:	68fa      	ldr	r2, [r7, #12]
 80043d2:	4313      	orrs	r3, r2
 80043d4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	697a      	ldr	r2, [r7, #20]
 80043dc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	693a      	ldr	r2, [r7, #16]
 80043e4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	68fa      	ldr	r2, [r7, #12]
 80043ec:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2201      	movs	r2, #1
 80043f2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2201      	movs	r2, #1
 80043fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2201      	movs	r2, #1
 8004402:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2201      	movs	r2, #1
 800440a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2201      	movs	r2, #1
 8004412:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2201      	movs	r2, #1
 800441a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800441e:	2300      	movs	r3, #0
}
 8004420:	4618      	mov	r0, r3
 8004422:	3718      	adds	r7, #24
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}

08004428 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b084      	sub	sp, #16
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
 8004430:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004438:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004440:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004448:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004450:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d110      	bne.n	800447a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004458:	7bfb      	ldrb	r3, [r7, #15]
 800445a:	2b01      	cmp	r3, #1
 800445c:	d102      	bne.n	8004464 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800445e:	7b7b      	ldrb	r3, [r7, #13]
 8004460:	2b01      	cmp	r3, #1
 8004462:	d001      	beq.n	8004468 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	e069      	b.n	800453c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2202      	movs	r2, #2
 800446c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2202      	movs	r2, #2
 8004474:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004478:	e031      	b.n	80044de <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	2b04      	cmp	r3, #4
 800447e:	d110      	bne.n	80044a2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004480:	7bbb      	ldrb	r3, [r7, #14]
 8004482:	2b01      	cmp	r3, #1
 8004484:	d102      	bne.n	800448c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004486:	7b3b      	ldrb	r3, [r7, #12]
 8004488:	2b01      	cmp	r3, #1
 800448a:	d001      	beq.n	8004490 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e055      	b.n	800453c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2202      	movs	r2, #2
 8004494:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2202      	movs	r2, #2
 800449c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80044a0:	e01d      	b.n	80044de <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80044a2:	7bfb      	ldrb	r3, [r7, #15]
 80044a4:	2b01      	cmp	r3, #1
 80044a6:	d108      	bne.n	80044ba <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80044a8:	7bbb      	ldrb	r3, [r7, #14]
 80044aa:	2b01      	cmp	r3, #1
 80044ac:	d105      	bne.n	80044ba <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80044ae:	7b7b      	ldrb	r3, [r7, #13]
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d102      	bne.n	80044ba <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80044b4:	7b3b      	ldrb	r3, [r7, #12]
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	d001      	beq.n	80044be <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e03e      	b.n	800453c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2202      	movs	r2, #2
 80044c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2202      	movs	r2, #2
 80044ca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2202      	movs	r2, #2
 80044d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2202      	movs	r2, #2
 80044da:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d003      	beq.n	80044ec <HAL_TIM_Encoder_Start+0xc4>
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	2b04      	cmp	r3, #4
 80044e8:	d008      	beq.n	80044fc <HAL_TIM_Encoder_Start+0xd4>
 80044ea:	e00f      	b.n	800450c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	2201      	movs	r2, #1
 80044f2:	2100      	movs	r1, #0
 80044f4:	4618      	mov	r0, r3
 80044f6:	f000 fc9f 	bl	8004e38 <TIM_CCxChannelCmd>
      break;
 80044fa:	e016      	b.n	800452a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	2201      	movs	r2, #1
 8004502:	2104      	movs	r1, #4
 8004504:	4618      	mov	r0, r3
 8004506:	f000 fc97 	bl	8004e38 <TIM_CCxChannelCmd>
      break;
 800450a:	e00e      	b.n	800452a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	2201      	movs	r2, #1
 8004512:	2100      	movs	r1, #0
 8004514:	4618      	mov	r0, r3
 8004516:	f000 fc8f 	bl	8004e38 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	2201      	movs	r2, #1
 8004520:	2104      	movs	r1, #4
 8004522:	4618      	mov	r0, r3
 8004524:	f000 fc88 	bl	8004e38 <TIM_CCxChannelCmd>
      break;
 8004528:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f042 0201 	orr.w	r2, r2, #1
 8004538:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800453a:	2300      	movs	r3, #0
}
 800453c:	4618      	mov	r0, r3
 800453e:	3710      	adds	r7, #16
 8004540:	46bd      	mov	sp, r7
 8004542:	bd80      	pop	{r7, pc}

08004544 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b086      	sub	sp, #24
 8004548:	af00      	add	r7, sp, #0
 800454a:	60f8      	str	r0, [r7, #12]
 800454c:	60b9      	str	r1, [r7, #8]
 800454e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004550:	2300      	movs	r3, #0
 8004552:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800455a:	2b01      	cmp	r3, #1
 800455c:	d101      	bne.n	8004562 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800455e:	2302      	movs	r3, #2
 8004560:	e0ae      	b.n	80046c0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2201      	movs	r2, #1
 8004566:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2b0c      	cmp	r3, #12
 800456e:	f200 809f 	bhi.w	80046b0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004572:	a201      	add	r2, pc, #4	@ (adr r2, 8004578 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004574:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004578:	080045ad 	.word	0x080045ad
 800457c:	080046b1 	.word	0x080046b1
 8004580:	080046b1 	.word	0x080046b1
 8004584:	080046b1 	.word	0x080046b1
 8004588:	080045ed 	.word	0x080045ed
 800458c:	080046b1 	.word	0x080046b1
 8004590:	080046b1 	.word	0x080046b1
 8004594:	080046b1 	.word	0x080046b1
 8004598:	0800462f 	.word	0x0800462f
 800459c:	080046b1 	.word	0x080046b1
 80045a0:	080046b1 	.word	0x080046b1
 80045a4:	080046b1 	.word	0x080046b1
 80045a8:	0800466f 	.word	0x0800466f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	68b9      	ldr	r1, [r7, #8]
 80045b2:	4618      	mov	r0, r3
 80045b4:	f000 f9f6 	bl	80049a4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	699a      	ldr	r2, [r3, #24]
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f042 0208 	orr.w	r2, r2, #8
 80045c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	699a      	ldr	r2, [r3, #24]
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f022 0204 	bic.w	r2, r2, #4
 80045d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	6999      	ldr	r1, [r3, #24]
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	691a      	ldr	r2, [r3, #16]
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	430a      	orrs	r2, r1
 80045e8:	619a      	str	r2, [r3, #24]
      break;
 80045ea:	e064      	b.n	80046b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	68b9      	ldr	r1, [r7, #8]
 80045f2:	4618      	mov	r0, r3
 80045f4:	f000 fa46 	bl	8004a84 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	699a      	ldr	r2, [r3, #24]
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004606:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	699a      	ldr	r2, [r3, #24]
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004616:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	6999      	ldr	r1, [r3, #24]
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	691b      	ldr	r3, [r3, #16]
 8004622:	021a      	lsls	r2, r3, #8
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	430a      	orrs	r2, r1
 800462a:	619a      	str	r2, [r3, #24]
      break;
 800462c:	e043      	b.n	80046b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	68b9      	ldr	r1, [r7, #8]
 8004634:	4618      	mov	r0, r3
 8004636:	f000 fa9b 	bl	8004b70 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	69da      	ldr	r2, [r3, #28]
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f042 0208 	orr.w	r2, r2, #8
 8004648:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	69da      	ldr	r2, [r3, #28]
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f022 0204 	bic.w	r2, r2, #4
 8004658:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	69d9      	ldr	r1, [r3, #28]
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	691a      	ldr	r2, [r3, #16]
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	430a      	orrs	r2, r1
 800466a:	61da      	str	r2, [r3, #28]
      break;
 800466c:	e023      	b.n	80046b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	68b9      	ldr	r1, [r7, #8]
 8004674:	4618      	mov	r0, r3
 8004676:	f000 faef 	bl	8004c58 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	69da      	ldr	r2, [r3, #28]
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004688:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	69da      	ldr	r2, [r3, #28]
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004698:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	69d9      	ldr	r1, [r3, #28]
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	691b      	ldr	r3, [r3, #16]
 80046a4:	021a      	lsls	r2, r3, #8
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	430a      	orrs	r2, r1
 80046ac:	61da      	str	r2, [r3, #28]
      break;
 80046ae:	e002      	b.n	80046b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80046b0:	2301      	movs	r3, #1
 80046b2:	75fb      	strb	r3, [r7, #23]
      break;
 80046b4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	2200      	movs	r2, #0
 80046ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80046be:	7dfb      	ldrb	r3, [r7, #23]
}
 80046c0:	4618      	mov	r0, r3
 80046c2:	3718      	adds	r7, #24
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}

080046c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b084      	sub	sp, #16
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046d2:	2300      	movs	r3, #0
 80046d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d101      	bne.n	80046e4 <HAL_TIM_ConfigClockSource+0x1c>
 80046e0:	2302      	movs	r3, #2
 80046e2:	e0b4      	b.n	800484e <HAL_TIM_ConfigClockSource+0x186>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2201      	movs	r2, #1
 80046e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2202      	movs	r2, #2
 80046f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004702:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800470a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	68ba      	ldr	r2, [r7, #8]
 8004712:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800471c:	d03e      	beq.n	800479c <HAL_TIM_ConfigClockSource+0xd4>
 800471e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004722:	f200 8087 	bhi.w	8004834 <HAL_TIM_ConfigClockSource+0x16c>
 8004726:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800472a:	f000 8086 	beq.w	800483a <HAL_TIM_ConfigClockSource+0x172>
 800472e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004732:	d87f      	bhi.n	8004834 <HAL_TIM_ConfigClockSource+0x16c>
 8004734:	2b70      	cmp	r3, #112	@ 0x70
 8004736:	d01a      	beq.n	800476e <HAL_TIM_ConfigClockSource+0xa6>
 8004738:	2b70      	cmp	r3, #112	@ 0x70
 800473a:	d87b      	bhi.n	8004834 <HAL_TIM_ConfigClockSource+0x16c>
 800473c:	2b60      	cmp	r3, #96	@ 0x60
 800473e:	d050      	beq.n	80047e2 <HAL_TIM_ConfigClockSource+0x11a>
 8004740:	2b60      	cmp	r3, #96	@ 0x60
 8004742:	d877      	bhi.n	8004834 <HAL_TIM_ConfigClockSource+0x16c>
 8004744:	2b50      	cmp	r3, #80	@ 0x50
 8004746:	d03c      	beq.n	80047c2 <HAL_TIM_ConfigClockSource+0xfa>
 8004748:	2b50      	cmp	r3, #80	@ 0x50
 800474a:	d873      	bhi.n	8004834 <HAL_TIM_ConfigClockSource+0x16c>
 800474c:	2b40      	cmp	r3, #64	@ 0x40
 800474e:	d058      	beq.n	8004802 <HAL_TIM_ConfigClockSource+0x13a>
 8004750:	2b40      	cmp	r3, #64	@ 0x40
 8004752:	d86f      	bhi.n	8004834 <HAL_TIM_ConfigClockSource+0x16c>
 8004754:	2b30      	cmp	r3, #48	@ 0x30
 8004756:	d064      	beq.n	8004822 <HAL_TIM_ConfigClockSource+0x15a>
 8004758:	2b30      	cmp	r3, #48	@ 0x30
 800475a:	d86b      	bhi.n	8004834 <HAL_TIM_ConfigClockSource+0x16c>
 800475c:	2b20      	cmp	r3, #32
 800475e:	d060      	beq.n	8004822 <HAL_TIM_ConfigClockSource+0x15a>
 8004760:	2b20      	cmp	r3, #32
 8004762:	d867      	bhi.n	8004834 <HAL_TIM_ConfigClockSource+0x16c>
 8004764:	2b00      	cmp	r3, #0
 8004766:	d05c      	beq.n	8004822 <HAL_TIM_ConfigClockSource+0x15a>
 8004768:	2b10      	cmp	r3, #16
 800476a:	d05a      	beq.n	8004822 <HAL_TIM_ConfigClockSource+0x15a>
 800476c:	e062      	b.n	8004834 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800477e:	f000 fb3b 	bl	8004df8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004790:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	68ba      	ldr	r2, [r7, #8]
 8004798:	609a      	str	r2, [r3, #8]
      break;
 800479a:	e04f      	b.n	800483c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80047ac:	f000 fb24 	bl	8004df8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	689a      	ldr	r2, [r3, #8]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80047be:	609a      	str	r2, [r3, #8]
      break;
 80047c0:	e03c      	b.n	800483c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047ce:	461a      	mov	r2, r3
 80047d0:	f000 fa98 	bl	8004d04 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	2150      	movs	r1, #80	@ 0x50
 80047da:	4618      	mov	r0, r3
 80047dc:	f000 faf1 	bl	8004dc2 <TIM_ITRx_SetConfig>
      break;
 80047e0:	e02c      	b.n	800483c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80047ee:	461a      	mov	r2, r3
 80047f0:	f000 fab7 	bl	8004d62 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	2160      	movs	r1, #96	@ 0x60
 80047fa:	4618      	mov	r0, r3
 80047fc:	f000 fae1 	bl	8004dc2 <TIM_ITRx_SetConfig>
      break;
 8004800:	e01c      	b.n	800483c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800480e:	461a      	mov	r2, r3
 8004810:	f000 fa78 	bl	8004d04 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	2140      	movs	r1, #64	@ 0x40
 800481a:	4618      	mov	r0, r3
 800481c:	f000 fad1 	bl	8004dc2 <TIM_ITRx_SetConfig>
      break;
 8004820:	e00c      	b.n	800483c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4619      	mov	r1, r3
 800482c:	4610      	mov	r0, r2
 800482e:	f000 fac8 	bl	8004dc2 <TIM_ITRx_SetConfig>
      break;
 8004832:	e003      	b.n	800483c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	73fb      	strb	r3, [r7, #15]
      break;
 8004838:	e000      	b.n	800483c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800483a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2201      	movs	r2, #1
 8004840:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2200      	movs	r2, #0
 8004848:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800484c:	7bfb      	ldrb	r3, [r7, #15]
}
 800484e:	4618      	mov	r0, r3
 8004850:	3710      	adds	r7, #16
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}
	...

08004858 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004858:	b480      	push	{r7}
 800485a:	b085      	sub	sp, #20
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
 8004860:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	4a43      	ldr	r2, [pc, #268]	@ (8004978 <TIM_Base_SetConfig+0x120>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d013      	beq.n	8004898 <TIM_Base_SetConfig+0x40>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004876:	d00f      	beq.n	8004898 <TIM_Base_SetConfig+0x40>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	4a40      	ldr	r2, [pc, #256]	@ (800497c <TIM_Base_SetConfig+0x124>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d00b      	beq.n	8004898 <TIM_Base_SetConfig+0x40>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	4a3f      	ldr	r2, [pc, #252]	@ (8004980 <TIM_Base_SetConfig+0x128>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d007      	beq.n	8004898 <TIM_Base_SetConfig+0x40>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	4a3e      	ldr	r2, [pc, #248]	@ (8004984 <TIM_Base_SetConfig+0x12c>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d003      	beq.n	8004898 <TIM_Base_SetConfig+0x40>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	4a3d      	ldr	r2, [pc, #244]	@ (8004988 <TIM_Base_SetConfig+0x130>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d108      	bne.n	80048aa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800489e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	68fa      	ldr	r2, [r7, #12]
 80048a6:	4313      	orrs	r3, r2
 80048a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	4a32      	ldr	r2, [pc, #200]	@ (8004978 <TIM_Base_SetConfig+0x120>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d02b      	beq.n	800490a <TIM_Base_SetConfig+0xb2>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048b8:	d027      	beq.n	800490a <TIM_Base_SetConfig+0xb2>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	4a2f      	ldr	r2, [pc, #188]	@ (800497c <TIM_Base_SetConfig+0x124>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d023      	beq.n	800490a <TIM_Base_SetConfig+0xb2>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	4a2e      	ldr	r2, [pc, #184]	@ (8004980 <TIM_Base_SetConfig+0x128>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d01f      	beq.n	800490a <TIM_Base_SetConfig+0xb2>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	4a2d      	ldr	r2, [pc, #180]	@ (8004984 <TIM_Base_SetConfig+0x12c>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d01b      	beq.n	800490a <TIM_Base_SetConfig+0xb2>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	4a2c      	ldr	r2, [pc, #176]	@ (8004988 <TIM_Base_SetConfig+0x130>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d017      	beq.n	800490a <TIM_Base_SetConfig+0xb2>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	4a2b      	ldr	r2, [pc, #172]	@ (800498c <TIM_Base_SetConfig+0x134>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d013      	beq.n	800490a <TIM_Base_SetConfig+0xb2>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	4a2a      	ldr	r2, [pc, #168]	@ (8004990 <TIM_Base_SetConfig+0x138>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d00f      	beq.n	800490a <TIM_Base_SetConfig+0xb2>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	4a29      	ldr	r2, [pc, #164]	@ (8004994 <TIM_Base_SetConfig+0x13c>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d00b      	beq.n	800490a <TIM_Base_SetConfig+0xb2>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	4a28      	ldr	r2, [pc, #160]	@ (8004998 <TIM_Base_SetConfig+0x140>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d007      	beq.n	800490a <TIM_Base_SetConfig+0xb2>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	4a27      	ldr	r2, [pc, #156]	@ (800499c <TIM_Base_SetConfig+0x144>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d003      	beq.n	800490a <TIM_Base_SetConfig+0xb2>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	4a26      	ldr	r2, [pc, #152]	@ (80049a0 <TIM_Base_SetConfig+0x148>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d108      	bne.n	800491c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004910:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	68db      	ldr	r3, [r3, #12]
 8004916:	68fa      	ldr	r2, [r7, #12]
 8004918:	4313      	orrs	r3, r2
 800491a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	695b      	ldr	r3, [r3, #20]
 8004926:	4313      	orrs	r3, r2
 8004928:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	689a      	ldr	r2, [r3, #8]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	4a0e      	ldr	r2, [pc, #56]	@ (8004978 <TIM_Base_SetConfig+0x120>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d003      	beq.n	800494a <TIM_Base_SetConfig+0xf2>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	4a10      	ldr	r2, [pc, #64]	@ (8004988 <TIM_Base_SetConfig+0x130>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d103      	bne.n	8004952 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	691a      	ldr	r2, [r3, #16]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f043 0204 	orr.w	r2, r3, #4
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2201      	movs	r2, #1
 8004962:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	68fa      	ldr	r2, [r7, #12]
 8004968:	601a      	str	r2, [r3, #0]
}
 800496a:	bf00      	nop
 800496c:	3714      	adds	r7, #20
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr
 8004976:	bf00      	nop
 8004978:	40010000 	.word	0x40010000
 800497c:	40000400 	.word	0x40000400
 8004980:	40000800 	.word	0x40000800
 8004984:	40000c00 	.word	0x40000c00
 8004988:	40010400 	.word	0x40010400
 800498c:	40014000 	.word	0x40014000
 8004990:	40014400 	.word	0x40014400
 8004994:	40014800 	.word	0x40014800
 8004998:	40001800 	.word	0x40001800
 800499c:	40001c00 	.word	0x40001c00
 80049a0:	40002000 	.word	0x40002000

080049a4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b087      	sub	sp, #28
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
 80049ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6a1b      	ldr	r3, [r3, #32]
 80049b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6a1b      	ldr	r3, [r3, #32]
 80049b8:	f023 0201 	bic.w	r2, r3, #1
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	699b      	ldr	r3, [r3, #24]
 80049ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f023 0303 	bic.w	r3, r3, #3
 80049da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	68fa      	ldr	r2, [r7, #12]
 80049e2:	4313      	orrs	r3, r2
 80049e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80049e6:	697b      	ldr	r3, [r7, #20]
 80049e8:	f023 0302 	bic.w	r3, r3, #2
 80049ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	697a      	ldr	r2, [r7, #20]
 80049f4:	4313      	orrs	r3, r2
 80049f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	4a20      	ldr	r2, [pc, #128]	@ (8004a7c <TIM_OC1_SetConfig+0xd8>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d003      	beq.n	8004a08 <TIM_OC1_SetConfig+0x64>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	4a1f      	ldr	r2, [pc, #124]	@ (8004a80 <TIM_OC1_SetConfig+0xdc>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d10c      	bne.n	8004a22 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	f023 0308 	bic.w	r3, r3, #8
 8004a0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	68db      	ldr	r3, [r3, #12]
 8004a14:	697a      	ldr	r2, [r7, #20]
 8004a16:	4313      	orrs	r3, r2
 8004a18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	f023 0304 	bic.w	r3, r3, #4
 8004a20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	4a15      	ldr	r2, [pc, #84]	@ (8004a7c <TIM_OC1_SetConfig+0xd8>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d003      	beq.n	8004a32 <TIM_OC1_SetConfig+0x8e>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	4a14      	ldr	r2, [pc, #80]	@ (8004a80 <TIM_OC1_SetConfig+0xdc>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d111      	bne.n	8004a56 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	695b      	ldr	r3, [r3, #20]
 8004a46:	693a      	ldr	r2, [r7, #16]
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	699b      	ldr	r3, [r3, #24]
 8004a50:	693a      	ldr	r2, [r7, #16]
 8004a52:	4313      	orrs	r3, r2
 8004a54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	693a      	ldr	r2, [r7, #16]
 8004a5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	68fa      	ldr	r2, [r7, #12]
 8004a60:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	685a      	ldr	r2, [r3, #4]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	697a      	ldr	r2, [r7, #20]
 8004a6e:	621a      	str	r2, [r3, #32]
}
 8004a70:	bf00      	nop
 8004a72:	371c      	adds	r7, #28
 8004a74:	46bd      	mov	sp, r7
 8004a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7a:	4770      	bx	lr
 8004a7c:	40010000 	.word	0x40010000
 8004a80:	40010400 	.word	0x40010400

08004a84 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b087      	sub	sp, #28
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
 8004a8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6a1b      	ldr	r3, [r3, #32]
 8004a92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6a1b      	ldr	r3, [r3, #32]
 8004a98:	f023 0210 	bic.w	r2, r3, #16
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	699b      	ldr	r3, [r3, #24]
 8004aaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ab2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004aba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	021b      	lsls	r3, r3, #8
 8004ac2:	68fa      	ldr	r2, [r7, #12]
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	f023 0320 	bic.w	r3, r3, #32
 8004ace:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	011b      	lsls	r3, r3, #4
 8004ad6:	697a      	ldr	r2, [r7, #20]
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	4a22      	ldr	r2, [pc, #136]	@ (8004b68 <TIM_OC2_SetConfig+0xe4>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d003      	beq.n	8004aec <TIM_OC2_SetConfig+0x68>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	4a21      	ldr	r2, [pc, #132]	@ (8004b6c <TIM_OC2_SetConfig+0xe8>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d10d      	bne.n	8004b08 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004af2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	68db      	ldr	r3, [r3, #12]
 8004af8:	011b      	lsls	r3, r3, #4
 8004afa:	697a      	ldr	r2, [r7, #20]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b06:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	4a17      	ldr	r2, [pc, #92]	@ (8004b68 <TIM_OC2_SetConfig+0xe4>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d003      	beq.n	8004b18 <TIM_OC2_SetConfig+0x94>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	4a16      	ldr	r2, [pc, #88]	@ (8004b6c <TIM_OC2_SetConfig+0xe8>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d113      	bne.n	8004b40 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b1e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004b26:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	695b      	ldr	r3, [r3, #20]
 8004b2c:	009b      	lsls	r3, r3, #2
 8004b2e:	693a      	ldr	r2, [r7, #16]
 8004b30:	4313      	orrs	r3, r2
 8004b32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	699b      	ldr	r3, [r3, #24]
 8004b38:	009b      	lsls	r3, r3, #2
 8004b3a:	693a      	ldr	r2, [r7, #16]
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	693a      	ldr	r2, [r7, #16]
 8004b44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	68fa      	ldr	r2, [r7, #12]
 8004b4a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	685a      	ldr	r2, [r3, #4]
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	697a      	ldr	r2, [r7, #20]
 8004b58:	621a      	str	r2, [r3, #32]
}
 8004b5a:	bf00      	nop
 8004b5c:	371c      	adds	r7, #28
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b64:	4770      	bx	lr
 8004b66:	bf00      	nop
 8004b68:	40010000 	.word	0x40010000
 8004b6c:	40010400 	.word	0x40010400

08004b70 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b087      	sub	sp, #28
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
 8004b78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6a1b      	ldr	r3, [r3, #32]
 8004b7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6a1b      	ldr	r3, [r3, #32]
 8004b84:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	69db      	ldr	r3, [r3, #28]
 8004b96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	f023 0303 	bic.w	r3, r3, #3
 8004ba6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	68fa      	ldr	r2, [r7, #12]
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004bb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	021b      	lsls	r3, r3, #8
 8004bc0:	697a      	ldr	r2, [r7, #20]
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	4a21      	ldr	r2, [pc, #132]	@ (8004c50 <TIM_OC3_SetConfig+0xe0>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d003      	beq.n	8004bd6 <TIM_OC3_SetConfig+0x66>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4a20      	ldr	r2, [pc, #128]	@ (8004c54 <TIM_OC3_SetConfig+0xe4>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d10d      	bne.n	8004bf2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004bdc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	68db      	ldr	r3, [r3, #12]
 8004be2:	021b      	lsls	r3, r3, #8
 8004be4:	697a      	ldr	r2, [r7, #20]
 8004be6:	4313      	orrs	r3, r2
 8004be8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004bf0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	4a16      	ldr	r2, [pc, #88]	@ (8004c50 <TIM_OC3_SetConfig+0xe0>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d003      	beq.n	8004c02 <TIM_OC3_SetConfig+0x92>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	4a15      	ldr	r2, [pc, #84]	@ (8004c54 <TIM_OC3_SetConfig+0xe4>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d113      	bne.n	8004c2a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	695b      	ldr	r3, [r3, #20]
 8004c16:	011b      	lsls	r3, r3, #4
 8004c18:	693a      	ldr	r2, [r7, #16]
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	699b      	ldr	r3, [r3, #24]
 8004c22:	011b      	lsls	r3, r3, #4
 8004c24:	693a      	ldr	r2, [r7, #16]
 8004c26:	4313      	orrs	r3, r2
 8004c28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	693a      	ldr	r2, [r7, #16]
 8004c2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	68fa      	ldr	r2, [r7, #12]
 8004c34:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	685a      	ldr	r2, [r3, #4]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	697a      	ldr	r2, [r7, #20]
 8004c42:	621a      	str	r2, [r3, #32]
}
 8004c44:	bf00      	nop
 8004c46:	371c      	adds	r7, #28
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4e:	4770      	bx	lr
 8004c50:	40010000 	.word	0x40010000
 8004c54:	40010400 	.word	0x40010400

08004c58 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b087      	sub	sp, #28
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6a1b      	ldr	r3, [r3, #32]
 8004c66:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6a1b      	ldr	r3, [r3, #32]
 8004c6c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	69db      	ldr	r3, [r3, #28]
 8004c7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	021b      	lsls	r3, r3, #8
 8004c96:	68fa      	ldr	r2, [r7, #12]
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004ca2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	031b      	lsls	r3, r3, #12
 8004caa:	693a      	ldr	r2, [r7, #16]
 8004cac:	4313      	orrs	r3, r2
 8004cae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	4a12      	ldr	r2, [pc, #72]	@ (8004cfc <TIM_OC4_SetConfig+0xa4>)
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d003      	beq.n	8004cc0 <TIM_OC4_SetConfig+0x68>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	4a11      	ldr	r2, [pc, #68]	@ (8004d00 <TIM_OC4_SetConfig+0xa8>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d109      	bne.n	8004cd4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004cc6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	695b      	ldr	r3, [r3, #20]
 8004ccc:	019b      	lsls	r3, r3, #6
 8004cce:	697a      	ldr	r2, [r7, #20]
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	697a      	ldr	r2, [r7, #20]
 8004cd8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	68fa      	ldr	r2, [r7, #12]
 8004cde:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	685a      	ldr	r2, [r3, #4]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	693a      	ldr	r2, [r7, #16]
 8004cec:	621a      	str	r2, [r3, #32]
}
 8004cee:	bf00      	nop
 8004cf0:	371c      	adds	r7, #28
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf8:	4770      	bx	lr
 8004cfa:	bf00      	nop
 8004cfc:	40010000 	.word	0x40010000
 8004d00:	40010400 	.word	0x40010400

08004d04 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d04:	b480      	push	{r7}
 8004d06:	b087      	sub	sp, #28
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	60f8      	str	r0, [r7, #12]
 8004d0c:	60b9      	str	r1, [r7, #8]
 8004d0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	6a1b      	ldr	r3, [r3, #32]
 8004d14:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	6a1b      	ldr	r3, [r3, #32]
 8004d1a:	f023 0201 	bic.w	r2, r3, #1
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	699b      	ldr	r3, [r3, #24]
 8004d26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	011b      	lsls	r3, r3, #4
 8004d34:	693a      	ldr	r2, [r7, #16]
 8004d36:	4313      	orrs	r3, r2
 8004d38:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	f023 030a 	bic.w	r3, r3, #10
 8004d40:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d42:	697a      	ldr	r2, [r7, #20]
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	4313      	orrs	r3, r2
 8004d48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	693a      	ldr	r2, [r7, #16]
 8004d4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	697a      	ldr	r2, [r7, #20]
 8004d54:	621a      	str	r2, [r3, #32]
}
 8004d56:	bf00      	nop
 8004d58:	371c      	adds	r7, #28
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d60:	4770      	bx	lr

08004d62 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d62:	b480      	push	{r7}
 8004d64:	b087      	sub	sp, #28
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	60f8      	str	r0, [r7, #12]
 8004d6a:	60b9      	str	r1, [r7, #8]
 8004d6c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	6a1b      	ldr	r3, [r3, #32]
 8004d72:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	6a1b      	ldr	r3, [r3, #32]
 8004d78:	f023 0210 	bic.w	r2, r3, #16
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	699b      	ldr	r3, [r3, #24]
 8004d84:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004d8c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	031b      	lsls	r3, r3, #12
 8004d92:	693a      	ldr	r2, [r7, #16]
 8004d94:	4313      	orrs	r3, r2
 8004d96:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004d9e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	011b      	lsls	r3, r3, #4
 8004da4:	697a      	ldr	r2, [r7, #20]
 8004da6:	4313      	orrs	r3, r2
 8004da8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	693a      	ldr	r2, [r7, #16]
 8004dae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	697a      	ldr	r2, [r7, #20]
 8004db4:	621a      	str	r2, [r3, #32]
}
 8004db6:	bf00      	nop
 8004db8:	371c      	adds	r7, #28
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr

08004dc2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004dc2:	b480      	push	{r7}
 8004dc4:	b085      	sub	sp, #20
 8004dc6:	af00      	add	r7, sp, #0
 8004dc8:	6078      	str	r0, [r7, #4]
 8004dca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004dd8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004dda:	683a      	ldr	r2, [r7, #0]
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	4313      	orrs	r3, r2
 8004de0:	f043 0307 	orr.w	r3, r3, #7
 8004de4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	68fa      	ldr	r2, [r7, #12]
 8004dea:	609a      	str	r2, [r3, #8]
}
 8004dec:	bf00      	nop
 8004dee:	3714      	adds	r7, #20
 8004df0:	46bd      	mov	sp, r7
 8004df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df6:	4770      	bx	lr

08004df8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b087      	sub	sp, #28
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	60f8      	str	r0, [r7, #12]
 8004e00:	60b9      	str	r1, [r7, #8]
 8004e02:	607a      	str	r2, [r7, #4]
 8004e04:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e12:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	021a      	lsls	r2, r3, #8
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	431a      	orrs	r2, r3
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	697a      	ldr	r2, [r7, #20]
 8004e22:	4313      	orrs	r3, r2
 8004e24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	697a      	ldr	r2, [r7, #20]
 8004e2a:	609a      	str	r2, [r3, #8]
}
 8004e2c:	bf00      	nop
 8004e2e:	371c      	adds	r7, #28
 8004e30:	46bd      	mov	sp, r7
 8004e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e36:	4770      	bx	lr

08004e38 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b087      	sub	sp, #28
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	60f8      	str	r0, [r7, #12]
 8004e40:	60b9      	str	r1, [r7, #8]
 8004e42:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	f003 031f 	and.w	r3, r3, #31
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e50:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	6a1a      	ldr	r2, [r3, #32]
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	43db      	mvns	r3, r3
 8004e5a:	401a      	ands	r2, r3
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	6a1a      	ldr	r2, [r3, #32]
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	f003 031f 	and.w	r3, r3, #31
 8004e6a:	6879      	ldr	r1, [r7, #4]
 8004e6c:	fa01 f303 	lsl.w	r3, r1, r3
 8004e70:	431a      	orrs	r2, r3
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	621a      	str	r2, [r3, #32]
}
 8004e76:	bf00      	nop
 8004e78:	371c      	adds	r7, #28
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e80:	4770      	bx	lr
	...

08004e84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e84:	b480      	push	{r7}
 8004e86:	b085      	sub	sp, #20
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
 8004e8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e94:	2b01      	cmp	r3, #1
 8004e96:	d101      	bne.n	8004e9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e98:	2302      	movs	r3, #2
 8004e9a:	e05a      	b.n	8004f52 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2202      	movs	r2, #2
 8004ea8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	689b      	ldr	r3, [r3, #8]
 8004eba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ec2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	68fa      	ldr	r2, [r7, #12]
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	68fa      	ldr	r2, [r7, #12]
 8004ed4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a21      	ldr	r2, [pc, #132]	@ (8004f60 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d022      	beq.n	8004f26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ee8:	d01d      	beq.n	8004f26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a1d      	ldr	r2, [pc, #116]	@ (8004f64 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d018      	beq.n	8004f26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a1b      	ldr	r2, [pc, #108]	@ (8004f68 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d013      	beq.n	8004f26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a1a      	ldr	r2, [pc, #104]	@ (8004f6c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d00e      	beq.n	8004f26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a18      	ldr	r2, [pc, #96]	@ (8004f70 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d009      	beq.n	8004f26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a17      	ldr	r2, [pc, #92]	@ (8004f74 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d004      	beq.n	8004f26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a15      	ldr	r2, [pc, #84]	@ (8004f78 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d10c      	bne.n	8004f40 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f2c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	68ba      	ldr	r2, [r7, #8]
 8004f34:	4313      	orrs	r3, r2
 8004f36:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	68ba      	ldr	r2, [r7, #8]
 8004f3e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2201      	movs	r2, #1
 8004f44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004f50:	2300      	movs	r3, #0
}
 8004f52:	4618      	mov	r0, r3
 8004f54:	3714      	adds	r7, #20
 8004f56:	46bd      	mov	sp, r7
 8004f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5c:	4770      	bx	lr
 8004f5e:	bf00      	nop
 8004f60:	40010000 	.word	0x40010000
 8004f64:	40000400 	.word	0x40000400
 8004f68:	40000800 	.word	0x40000800
 8004f6c:	40000c00 	.word	0x40000c00
 8004f70:	40010400 	.word	0x40010400
 8004f74:	40014000 	.word	0x40014000
 8004f78:	40001800 	.word	0x40001800

08004f7c <siprintf>:
 8004f7c:	b40e      	push	{r1, r2, r3}
 8004f7e:	b500      	push	{lr}
 8004f80:	b09c      	sub	sp, #112	@ 0x70
 8004f82:	ab1d      	add	r3, sp, #116	@ 0x74
 8004f84:	9002      	str	r0, [sp, #8]
 8004f86:	9006      	str	r0, [sp, #24]
 8004f88:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004f8c:	4809      	ldr	r0, [pc, #36]	@ (8004fb4 <siprintf+0x38>)
 8004f8e:	9107      	str	r1, [sp, #28]
 8004f90:	9104      	str	r1, [sp, #16]
 8004f92:	4909      	ldr	r1, [pc, #36]	@ (8004fb8 <siprintf+0x3c>)
 8004f94:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f98:	9105      	str	r1, [sp, #20]
 8004f9a:	6800      	ldr	r0, [r0, #0]
 8004f9c:	9301      	str	r3, [sp, #4]
 8004f9e:	a902      	add	r1, sp, #8
 8004fa0:	f000 f994 	bl	80052cc <_svfiprintf_r>
 8004fa4:	9b02      	ldr	r3, [sp, #8]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	701a      	strb	r2, [r3, #0]
 8004faa:	b01c      	add	sp, #112	@ 0x70
 8004fac:	f85d eb04 	ldr.w	lr, [sp], #4
 8004fb0:	b003      	add	sp, #12
 8004fb2:	4770      	bx	lr
 8004fb4:	20000034 	.word	0x20000034
 8004fb8:	ffff0208 	.word	0xffff0208

08004fbc <memset>:
 8004fbc:	4402      	add	r2, r0
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d100      	bne.n	8004fc6 <memset+0xa>
 8004fc4:	4770      	bx	lr
 8004fc6:	f803 1b01 	strb.w	r1, [r3], #1
 8004fca:	e7f9      	b.n	8004fc0 <memset+0x4>

08004fcc <__errno>:
 8004fcc:	4b01      	ldr	r3, [pc, #4]	@ (8004fd4 <__errno+0x8>)
 8004fce:	6818      	ldr	r0, [r3, #0]
 8004fd0:	4770      	bx	lr
 8004fd2:	bf00      	nop
 8004fd4:	20000034 	.word	0x20000034

08004fd8 <__libc_init_array>:
 8004fd8:	b570      	push	{r4, r5, r6, lr}
 8004fda:	4d0d      	ldr	r5, [pc, #52]	@ (8005010 <__libc_init_array+0x38>)
 8004fdc:	4c0d      	ldr	r4, [pc, #52]	@ (8005014 <__libc_init_array+0x3c>)
 8004fde:	1b64      	subs	r4, r4, r5
 8004fe0:	10a4      	asrs	r4, r4, #2
 8004fe2:	2600      	movs	r6, #0
 8004fe4:	42a6      	cmp	r6, r4
 8004fe6:	d109      	bne.n	8004ffc <__libc_init_array+0x24>
 8004fe8:	4d0b      	ldr	r5, [pc, #44]	@ (8005018 <__libc_init_array+0x40>)
 8004fea:	4c0c      	ldr	r4, [pc, #48]	@ (800501c <__libc_init_array+0x44>)
 8004fec:	f000 fc66 	bl	80058bc <_init>
 8004ff0:	1b64      	subs	r4, r4, r5
 8004ff2:	10a4      	asrs	r4, r4, #2
 8004ff4:	2600      	movs	r6, #0
 8004ff6:	42a6      	cmp	r6, r4
 8004ff8:	d105      	bne.n	8005006 <__libc_init_array+0x2e>
 8004ffa:	bd70      	pop	{r4, r5, r6, pc}
 8004ffc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005000:	4798      	blx	r3
 8005002:	3601      	adds	r6, #1
 8005004:	e7ee      	b.n	8004fe4 <__libc_init_array+0xc>
 8005006:	f855 3b04 	ldr.w	r3, [r5], #4
 800500a:	4798      	blx	r3
 800500c:	3601      	adds	r6, #1
 800500e:	e7f2      	b.n	8004ff6 <__libc_init_array+0x1e>
 8005010:	080081fc 	.word	0x080081fc
 8005014:	080081fc 	.word	0x080081fc
 8005018:	080081fc 	.word	0x080081fc
 800501c:	08008200 	.word	0x08008200

08005020 <__retarget_lock_acquire_recursive>:
 8005020:	4770      	bx	lr

08005022 <__retarget_lock_release_recursive>:
 8005022:	4770      	bx	lr

08005024 <_free_r>:
 8005024:	b538      	push	{r3, r4, r5, lr}
 8005026:	4605      	mov	r5, r0
 8005028:	2900      	cmp	r1, #0
 800502a:	d041      	beq.n	80050b0 <_free_r+0x8c>
 800502c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005030:	1f0c      	subs	r4, r1, #4
 8005032:	2b00      	cmp	r3, #0
 8005034:	bfb8      	it	lt
 8005036:	18e4      	addlt	r4, r4, r3
 8005038:	f000 f8e0 	bl	80051fc <__malloc_lock>
 800503c:	4a1d      	ldr	r2, [pc, #116]	@ (80050b4 <_free_r+0x90>)
 800503e:	6813      	ldr	r3, [r2, #0]
 8005040:	b933      	cbnz	r3, 8005050 <_free_r+0x2c>
 8005042:	6063      	str	r3, [r4, #4]
 8005044:	6014      	str	r4, [r2, #0]
 8005046:	4628      	mov	r0, r5
 8005048:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800504c:	f000 b8dc 	b.w	8005208 <__malloc_unlock>
 8005050:	42a3      	cmp	r3, r4
 8005052:	d908      	bls.n	8005066 <_free_r+0x42>
 8005054:	6820      	ldr	r0, [r4, #0]
 8005056:	1821      	adds	r1, r4, r0
 8005058:	428b      	cmp	r3, r1
 800505a:	bf01      	itttt	eq
 800505c:	6819      	ldreq	r1, [r3, #0]
 800505e:	685b      	ldreq	r3, [r3, #4]
 8005060:	1809      	addeq	r1, r1, r0
 8005062:	6021      	streq	r1, [r4, #0]
 8005064:	e7ed      	b.n	8005042 <_free_r+0x1e>
 8005066:	461a      	mov	r2, r3
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	b10b      	cbz	r3, 8005070 <_free_r+0x4c>
 800506c:	42a3      	cmp	r3, r4
 800506e:	d9fa      	bls.n	8005066 <_free_r+0x42>
 8005070:	6811      	ldr	r1, [r2, #0]
 8005072:	1850      	adds	r0, r2, r1
 8005074:	42a0      	cmp	r0, r4
 8005076:	d10b      	bne.n	8005090 <_free_r+0x6c>
 8005078:	6820      	ldr	r0, [r4, #0]
 800507a:	4401      	add	r1, r0
 800507c:	1850      	adds	r0, r2, r1
 800507e:	4283      	cmp	r3, r0
 8005080:	6011      	str	r1, [r2, #0]
 8005082:	d1e0      	bne.n	8005046 <_free_r+0x22>
 8005084:	6818      	ldr	r0, [r3, #0]
 8005086:	685b      	ldr	r3, [r3, #4]
 8005088:	6053      	str	r3, [r2, #4]
 800508a:	4408      	add	r0, r1
 800508c:	6010      	str	r0, [r2, #0]
 800508e:	e7da      	b.n	8005046 <_free_r+0x22>
 8005090:	d902      	bls.n	8005098 <_free_r+0x74>
 8005092:	230c      	movs	r3, #12
 8005094:	602b      	str	r3, [r5, #0]
 8005096:	e7d6      	b.n	8005046 <_free_r+0x22>
 8005098:	6820      	ldr	r0, [r4, #0]
 800509a:	1821      	adds	r1, r4, r0
 800509c:	428b      	cmp	r3, r1
 800509e:	bf04      	itt	eq
 80050a0:	6819      	ldreq	r1, [r3, #0]
 80050a2:	685b      	ldreq	r3, [r3, #4]
 80050a4:	6063      	str	r3, [r4, #4]
 80050a6:	bf04      	itt	eq
 80050a8:	1809      	addeq	r1, r1, r0
 80050aa:	6021      	streq	r1, [r4, #0]
 80050ac:	6054      	str	r4, [r2, #4]
 80050ae:	e7ca      	b.n	8005046 <_free_r+0x22>
 80050b0:	bd38      	pop	{r3, r4, r5, pc}
 80050b2:	bf00      	nop
 80050b4:	200006e8 	.word	0x200006e8

080050b8 <sbrk_aligned>:
 80050b8:	b570      	push	{r4, r5, r6, lr}
 80050ba:	4e0f      	ldr	r6, [pc, #60]	@ (80050f8 <sbrk_aligned+0x40>)
 80050bc:	460c      	mov	r4, r1
 80050be:	6831      	ldr	r1, [r6, #0]
 80050c0:	4605      	mov	r5, r0
 80050c2:	b911      	cbnz	r1, 80050ca <sbrk_aligned+0x12>
 80050c4:	f000 fba6 	bl	8005814 <_sbrk_r>
 80050c8:	6030      	str	r0, [r6, #0]
 80050ca:	4621      	mov	r1, r4
 80050cc:	4628      	mov	r0, r5
 80050ce:	f000 fba1 	bl	8005814 <_sbrk_r>
 80050d2:	1c43      	adds	r3, r0, #1
 80050d4:	d103      	bne.n	80050de <sbrk_aligned+0x26>
 80050d6:	f04f 34ff 	mov.w	r4, #4294967295
 80050da:	4620      	mov	r0, r4
 80050dc:	bd70      	pop	{r4, r5, r6, pc}
 80050de:	1cc4      	adds	r4, r0, #3
 80050e0:	f024 0403 	bic.w	r4, r4, #3
 80050e4:	42a0      	cmp	r0, r4
 80050e6:	d0f8      	beq.n	80050da <sbrk_aligned+0x22>
 80050e8:	1a21      	subs	r1, r4, r0
 80050ea:	4628      	mov	r0, r5
 80050ec:	f000 fb92 	bl	8005814 <_sbrk_r>
 80050f0:	3001      	adds	r0, #1
 80050f2:	d1f2      	bne.n	80050da <sbrk_aligned+0x22>
 80050f4:	e7ef      	b.n	80050d6 <sbrk_aligned+0x1e>
 80050f6:	bf00      	nop
 80050f8:	200006e4 	.word	0x200006e4

080050fc <_malloc_r>:
 80050fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005100:	1ccd      	adds	r5, r1, #3
 8005102:	f025 0503 	bic.w	r5, r5, #3
 8005106:	3508      	adds	r5, #8
 8005108:	2d0c      	cmp	r5, #12
 800510a:	bf38      	it	cc
 800510c:	250c      	movcc	r5, #12
 800510e:	2d00      	cmp	r5, #0
 8005110:	4606      	mov	r6, r0
 8005112:	db01      	blt.n	8005118 <_malloc_r+0x1c>
 8005114:	42a9      	cmp	r1, r5
 8005116:	d904      	bls.n	8005122 <_malloc_r+0x26>
 8005118:	230c      	movs	r3, #12
 800511a:	6033      	str	r3, [r6, #0]
 800511c:	2000      	movs	r0, #0
 800511e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005122:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80051f8 <_malloc_r+0xfc>
 8005126:	f000 f869 	bl	80051fc <__malloc_lock>
 800512a:	f8d8 3000 	ldr.w	r3, [r8]
 800512e:	461c      	mov	r4, r3
 8005130:	bb44      	cbnz	r4, 8005184 <_malloc_r+0x88>
 8005132:	4629      	mov	r1, r5
 8005134:	4630      	mov	r0, r6
 8005136:	f7ff ffbf 	bl	80050b8 <sbrk_aligned>
 800513a:	1c43      	adds	r3, r0, #1
 800513c:	4604      	mov	r4, r0
 800513e:	d158      	bne.n	80051f2 <_malloc_r+0xf6>
 8005140:	f8d8 4000 	ldr.w	r4, [r8]
 8005144:	4627      	mov	r7, r4
 8005146:	2f00      	cmp	r7, #0
 8005148:	d143      	bne.n	80051d2 <_malloc_r+0xd6>
 800514a:	2c00      	cmp	r4, #0
 800514c:	d04b      	beq.n	80051e6 <_malloc_r+0xea>
 800514e:	6823      	ldr	r3, [r4, #0]
 8005150:	4639      	mov	r1, r7
 8005152:	4630      	mov	r0, r6
 8005154:	eb04 0903 	add.w	r9, r4, r3
 8005158:	f000 fb5c 	bl	8005814 <_sbrk_r>
 800515c:	4581      	cmp	r9, r0
 800515e:	d142      	bne.n	80051e6 <_malloc_r+0xea>
 8005160:	6821      	ldr	r1, [r4, #0]
 8005162:	1a6d      	subs	r5, r5, r1
 8005164:	4629      	mov	r1, r5
 8005166:	4630      	mov	r0, r6
 8005168:	f7ff ffa6 	bl	80050b8 <sbrk_aligned>
 800516c:	3001      	adds	r0, #1
 800516e:	d03a      	beq.n	80051e6 <_malloc_r+0xea>
 8005170:	6823      	ldr	r3, [r4, #0]
 8005172:	442b      	add	r3, r5
 8005174:	6023      	str	r3, [r4, #0]
 8005176:	f8d8 3000 	ldr.w	r3, [r8]
 800517a:	685a      	ldr	r2, [r3, #4]
 800517c:	bb62      	cbnz	r2, 80051d8 <_malloc_r+0xdc>
 800517e:	f8c8 7000 	str.w	r7, [r8]
 8005182:	e00f      	b.n	80051a4 <_malloc_r+0xa8>
 8005184:	6822      	ldr	r2, [r4, #0]
 8005186:	1b52      	subs	r2, r2, r5
 8005188:	d420      	bmi.n	80051cc <_malloc_r+0xd0>
 800518a:	2a0b      	cmp	r2, #11
 800518c:	d917      	bls.n	80051be <_malloc_r+0xc2>
 800518e:	1961      	adds	r1, r4, r5
 8005190:	42a3      	cmp	r3, r4
 8005192:	6025      	str	r5, [r4, #0]
 8005194:	bf18      	it	ne
 8005196:	6059      	strne	r1, [r3, #4]
 8005198:	6863      	ldr	r3, [r4, #4]
 800519a:	bf08      	it	eq
 800519c:	f8c8 1000 	streq.w	r1, [r8]
 80051a0:	5162      	str	r2, [r4, r5]
 80051a2:	604b      	str	r3, [r1, #4]
 80051a4:	4630      	mov	r0, r6
 80051a6:	f000 f82f 	bl	8005208 <__malloc_unlock>
 80051aa:	f104 000b 	add.w	r0, r4, #11
 80051ae:	1d23      	adds	r3, r4, #4
 80051b0:	f020 0007 	bic.w	r0, r0, #7
 80051b4:	1ac2      	subs	r2, r0, r3
 80051b6:	bf1c      	itt	ne
 80051b8:	1a1b      	subne	r3, r3, r0
 80051ba:	50a3      	strne	r3, [r4, r2]
 80051bc:	e7af      	b.n	800511e <_malloc_r+0x22>
 80051be:	6862      	ldr	r2, [r4, #4]
 80051c0:	42a3      	cmp	r3, r4
 80051c2:	bf0c      	ite	eq
 80051c4:	f8c8 2000 	streq.w	r2, [r8]
 80051c8:	605a      	strne	r2, [r3, #4]
 80051ca:	e7eb      	b.n	80051a4 <_malloc_r+0xa8>
 80051cc:	4623      	mov	r3, r4
 80051ce:	6864      	ldr	r4, [r4, #4]
 80051d0:	e7ae      	b.n	8005130 <_malloc_r+0x34>
 80051d2:	463c      	mov	r4, r7
 80051d4:	687f      	ldr	r7, [r7, #4]
 80051d6:	e7b6      	b.n	8005146 <_malloc_r+0x4a>
 80051d8:	461a      	mov	r2, r3
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	42a3      	cmp	r3, r4
 80051de:	d1fb      	bne.n	80051d8 <_malloc_r+0xdc>
 80051e0:	2300      	movs	r3, #0
 80051e2:	6053      	str	r3, [r2, #4]
 80051e4:	e7de      	b.n	80051a4 <_malloc_r+0xa8>
 80051e6:	230c      	movs	r3, #12
 80051e8:	6033      	str	r3, [r6, #0]
 80051ea:	4630      	mov	r0, r6
 80051ec:	f000 f80c 	bl	8005208 <__malloc_unlock>
 80051f0:	e794      	b.n	800511c <_malloc_r+0x20>
 80051f2:	6005      	str	r5, [r0, #0]
 80051f4:	e7d6      	b.n	80051a4 <_malloc_r+0xa8>
 80051f6:	bf00      	nop
 80051f8:	200006e8 	.word	0x200006e8

080051fc <__malloc_lock>:
 80051fc:	4801      	ldr	r0, [pc, #4]	@ (8005204 <__malloc_lock+0x8>)
 80051fe:	f7ff bf0f 	b.w	8005020 <__retarget_lock_acquire_recursive>
 8005202:	bf00      	nop
 8005204:	200006e0 	.word	0x200006e0

08005208 <__malloc_unlock>:
 8005208:	4801      	ldr	r0, [pc, #4]	@ (8005210 <__malloc_unlock+0x8>)
 800520a:	f7ff bf0a 	b.w	8005022 <__retarget_lock_release_recursive>
 800520e:	bf00      	nop
 8005210:	200006e0 	.word	0x200006e0

08005214 <__ssputs_r>:
 8005214:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005218:	688e      	ldr	r6, [r1, #8]
 800521a:	461f      	mov	r7, r3
 800521c:	42be      	cmp	r6, r7
 800521e:	680b      	ldr	r3, [r1, #0]
 8005220:	4682      	mov	sl, r0
 8005222:	460c      	mov	r4, r1
 8005224:	4690      	mov	r8, r2
 8005226:	d82d      	bhi.n	8005284 <__ssputs_r+0x70>
 8005228:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800522c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005230:	d026      	beq.n	8005280 <__ssputs_r+0x6c>
 8005232:	6965      	ldr	r5, [r4, #20]
 8005234:	6909      	ldr	r1, [r1, #16]
 8005236:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800523a:	eba3 0901 	sub.w	r9, r3, r1
 800523e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005242:	1c7b      	adds	r3, r7, #1
 8005244:	444b      	add	r3, r9
 8005246:	106d      	asrs	r5, r5, #1
 8005248:	429d      	cmp	r5, r3
 800524a:	bf38      	it	cc
 800524c:	461d      	movcc	r5, r3
 800524e:	0553      	lsls	r3, r2, #21
 8005250:	d527      	bpl.n	80052a2 <__ssputs_r+0x8e>
 8005252:	4629      	mov	r1, r5
 8005254:	f7ff ff52 	bl	80050fc <_malloc_r>
 8005258:	4606      	mov	r6, r0
 800525a:	b360      	cbz	r0, 80052b6 <__ssputs_r+0xa2>
 800525c:	6921      	ldr	r1, [r4, #16]
 800525e:	464a      	mov	r2, r9
 8005260:	f000 fae8 	bl	8005834 <memcpy>
 8005264:	89a3      	ldrh	r3, [r4, #12]
 8005266:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800526a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800526e:	81a3      	strh	r3, [r4, #12]
 8005270:	6126      	str	r6, [r4, #16]
 8005272:	6165      	str	r5, [r4, #20]
 8005274:	444e      	add	r6, r9
 8005276:	eba5 0509 	sub.w	r5, r5, r9
 800527a:	6026      	str	r6, [r4, #0]
 800527c:	60a5      	str	r5, [r4, #8]
 800527e:	463e      	mov	r6, r7
 8005280:	42be      	cmp	r6, r7
 8005282:	d900      	bls.n	8005286 <__ssputs_r+0x72>
 8005284:	463e      	mov	r6, r7
 8005286:	6820      	ldr	r0, [r4, #0]
 8005288:	4632      	mov	r2, r6
 800528a:	4641      	mov	r1, r8
 800528c:	f000 faa8 	bl	80057e0 <memmove>
 8005290:	68a3      	ldr	r3, [r4, #8]
 8005292:	1b9b      	subs	r3, r3, r6
 8005294:	60a3      	str	r3, [r4, #8]
 8005296:	6823      	ldr	r3, [r4, #0]
 8005298:	4433      	add	r3, r6
 800529a:	6023      	str	r3, [r4, #0]
 800529c:	2000      	movs	r0, #0
 800529e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052a2:	462a      	mov	r2, r5
 80052a4:	f000 fad4 	bl	8005850 <_realloc_r>
 80052a8:	4606      	mov	r6, r0
 80052aa:	2800      	cmp	r0, #0
 80052ac:	d1e0      	bne.n	8005270 <__ssputs_r+0x5c>
 80052ae:	6921      	ldr	r1, [r4, #16]
 80052b0:	4650      	mov	r0, sl
 80052b2:	f7ff feb7 	bl	8005024 <_free_r>
 80052b6:	230c      	movs	r3, #12
 80052b8:	f8ca 3000 	str.w	r3, [sl]
 80052bc:	89a3      	ldrh	r3, [r4, #12]
 80052be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80052c2:	81a3      	strh	r3, [r4, #12]
 80052c4:	f04f 30ff 	mov.w	r0, #4294967295
 80052c8:	e7e9      	b.n	800529e <__ssputs_r+0x8a>
	...

080052cc <_svfiprintf_r>:
 80052cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052d0:	4698      	mov	r8, r3
 80052d2:	898b      	ldrh	r3, [r1, #12]
 80052d4:	061b      	lsls	r3, r3, #24
 80052d6:	b09d      	sub	sp, #116	@ 0x74
 80052d8:	4607      	mov	r7, r0
 80052da:	460d      	mov	r5, r1
 80052dc:	4614      	mov	r4, r2
 80052de:	d510      	bpl.n	8005302 <_svfiprintf_r+0x36>
 80052e0:	690b      	ldr	r3, [r1, #16]
 80052e2:	b973      	cbnz	r3, 8005302 <_svfiprintf_r+0x36>
 80052e4:	2140      	movs	r1, #64	@ 0x40
 80052e6:	f7ff ff09 	bl	80050fc <_malloc_r>
 80052ea:	6028      	str	r0, [r5, #0]
 80052ec:	6128      	str	r0, [r5, #16]
 80052ee:	b930      	cbnz	r0, 80052fe <_svfiprintf_r+0x32>
 80052f0:	230c      	movs	r3, #12
 80052f2:	603b      	str	r3, [r7, #0]
 80052f4:	f04f 30ff 	mov.w	r0, #4294967295
 80052f8:	b01d      	add	sp, #116	@ 0x74
 80052fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052fe:	2340      	movs	r3, #64	@ 0x40
 8005300:	616b      	str	r3, [r5, #20]
 8005302:	2300      	movs	r3, #0
 8005304:	9309      	str	r3, [sp, #36]	@ 0x24
 8005306:	2320      	movs	r3, #32
 8005308:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800530c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005310:	2330      	movs	r3, #48	@ 0x30
 8005312:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80054b0 <_svfiprintf_r+0x1e4>
 8005316:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800531a:	f04f 0901 	mov.w	r9, #1
 800531e:	4623      	mov	r3, r4
 8005320:	469a      	mov	sl, r3
 8005322:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005326:	b10a      	cbz	r2, 800532c <_svfiprintf_r+0x60>
 8005328:	2a25      	cmp	r2, #37	@ 0x25
 800532a:	d1f9      	bne.n	8005320 <_svfiprintf_r+0x54>
 800532c:	ebba 0b04 	subs.w	fp, sl, r4
 8005330:	d00b      	beq.n	800534a <_svfiprintf_r+0x7e>
 8005332:	465b      	mov	r3, fp
 8005334:	4622      	mov	r2, r4
 8005336:	4629      	mov	r1, r5
 8005338:	4638      	mov	r0, r7
 800533a:	f7ff ff6b 	bl	8005214 <__ssputs_r>
 800533e:	3001      	adds	r0, #1
 8005340:	f000 80a7 	beq.w	8005492 <_svfiprintf_r+0x1c6>
 8005344:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005346:	445a      	add	r2, fp
 8005348:	9209      	str	r2, [sp, #36]	@ 0x24
 800534a:	f89a 3000 	ldrb.w	r3, [sl]
 800534e:	2b00      	cmp	r3, #0
 8005350:	f000 809f 	beq.w	8005492 <_svfiprintf_r+0x1c6>
 8005354:	2300      	movs	r3, #0
 8005356:	f04f 32ff 	mov.w	r2, #4294967295
 800535a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800535e:	f10a 0a01 	add.w	sl, sl, #1
 8005362:	9304      	str	r3, [sp, #16]
 8005364:	9307      	str	r3, [sp, #28]
 8005366:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800536a:	931a      	str	r3, [sp, #104]	@ 0x68
 800536c:	4654      	mov	r4, sl
 800536e:	2205      	movs	r2, #5
 8005370:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005374:	484e      	ldr	r0, [pc, #312]	@ (80054b0 <_svfiprintf_r+0x1e4>)
 8005376:	f7fa ff2b 	bl	80001d0 <memchr>
 800537a:	9a04      	ldr	r2, [sp, #16]
 800537c:	b9d8      	cbnz	r0, 80053b6 <_svfiprintf_r+0xea>
 800537e:	06d0      	lsls	r0, r2, #27
 8005380:	bf44      	itt	mi
 8005382:	2320      	movmi	r3, #32
 8005384:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005388:	0711      	lsls	r1, r2, #28
 800538a:	bf44      	itt	mi
 800538c:	232b      	movmi	r3, #43	@ 0x2b
 800538e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005392:	f89a 3000 	ldrb.w	r3, [sl]
 8005396:	2b2a      	cmp	r3, #42	@ 0x2a
 8005398:	d015      	beq.n	80053c6 <_svfiprintf_r+0xfa>
 800539a:	9a07      	ldr	r2, [sp, #28]
 800539c:	4654      	mov	r4, sl
 800539e:	2000      	movs	r0, #0
 80053a0:	f04f 0c0a 	mov.w	ip, #10
 80053a4:	4621      	mov	r1, r4
 80053a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80053aa:	3b30      	subs	r3, #48	@ 0x30
 80053ac:	2b09      	cmp	r3, #9
 80053ae:	d94b      	bls.n	8005448 <_svfiprintf_r+0x17c>
 80053b0:	b1b0      	cbz	r0, 80053e0 <_svfiprintf_r+0x114>
 80053b2:	9207      	str	r2, [sp, #28]
 80053b4:	e014      	b.n	80053e0 <_svfiprintf_r+0x114>
 80053b6:	eba0 0308 	sub.w	r3, r0, r8
 80053ba:	fa09 f303 	lsl.w	r3, r9, r3
 80053be:	4313      	orrs	r3, r2
 80053c0:	9304      	str	r3, [sp, #16]
 80053c2:	46a2      	mov	sl, r4
 80053c4:	e7d2      	b.n	800536c <_svfiprintf_r+0xa0>
 80053c6:	9b03      	ldr	r3, [sp, #12]
 80053c8:	1d19      	adds	r1, r3, #4
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	9103      	str	r1, [sp, #12]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	bfbb      	ittet	lt
 80053d2:	425b      	neglt	r3, r3
 80053d4:	f042 0202 	orrlt.w	r2, r2, #2
 80053d8:	9307      	strge	r3, [sp, #28]
 80053da:	9307      	strlt	r3, [sp, #28]
 80053dc:	bfb8      	it	lt
 80053de:	9204      	strlt	r2, [sp, #16]
 80053e0:	7823      	ldrb	r3, [r4, #0]
 80053e2:	2b2e      	cmp	r3, #46	@ 0x2e
 80053e4:	d10a      	bne.n	80053fc <_svfiprintf_r+0x130>
 80053e6:	7863      	ldrb	r3, [r4, #1]
 80053e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80053ea:	d132      	bne.n	8005452 <_svfiprintf_r+0x186>
 80053ec:	9b03      	ldr	r3, [sp, #12]
 80053ee:	1d1a      	adds	r2, r3, #4
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	9203      	str	r2, [sp, #12]
 80053f4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80053f8:	3402      	adds	r4, #2
 80053fa:	9305      	str	r3, [sp, #20]
 80053fc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80054c0 <_svfiprintf_r+0x1f4>
 8005400:	7821      	ldrb	r1, [r4, #0]
 8005402:	2203      	movs	r2, #3
 8005404:	4650      	mov	r0, sl
 8005406:	f7fa fee3 	bl	80001d0 <memchr>
 800540a:	b138      	cbz	r0, 800541c <_svfiprintf_r+0x150>
 800540c:	9b04      	ldr	r3, [sp, #16]
 800540e:	eba0 000a 	sub.w	r0, r0, sl
 8005412:	2240      	movs	r2, #64	@ 0x40
 8005414:	4082      	lsls	r2, r0
 8005416:	4313      	orrs	r3, r2
 8005418:	3401      	adds	r4, #1
 800541a:	9304      	str	r3, [sp, #16]
 800541c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005420:	4824      	ldr	r0, [pc, #144]	@ (80054b4 <_svfiprintf_r+0x1e8>)
 8005422:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005426:	2206      	movs	r2, #6
 8005428:	f7fa fed2 	bl	80001d0 <memchr>
 800542c:	2800      	cmp	r0, #0
 800542e:	d036      	beq.n	800549e <_svfiprintf_r+0x1d2>
 8005430:	4b21      	ldr	r3, [pc, #132]	@ (80054b8 <_svfiprintf_r+0x1ec>)
 8005432:	bb1b      	cbnz	r3, 800547c <_svfiprintf_r+0x1b0>
 8005434:	9b03      	ldr	r3, [sp, #12]
 8005436:	3307      	adds	r3, #7
 8005438:	f023 0307 	bic.w	r3, r3, #7
 800543c:	3308      	adds	r3, #8
 800543e:	9303      	str	r3, [sp, #12]
 8005440:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005442:	4433      	add	r3, r6
 8005444:	9309      	str	r3, [sp, #36]	@ 0x24
 8005446:	e76a      	b.n	800531e <_svfiprintf_r+0x52>
 8005448:	fb0c 3202 	mla	r2, ip, r2, r3
 800544c:	460c      	mov	r4, r1
 800544e:	2001      	movs	r0, #1
 8005450:	e7a8      	b.n	80053a4 <_svfiprintf_r+0xd8>
 8005452:	2300      	movs	r3, #0
 8005454:	3401      	adds	r4, #1
 8005456:	9305      	str	r3, [sp, #20]
 8005458:	4619      	mov	r1, r3
 800545a:	f04f 0c0a 	mov.w	ip, #10
 800545e:	4620      	mov	r0, r4
 8005460:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005464:	3a30      	subs	r2, #48	@ 0x30
 8005466:	2a09      	cmp	r2, #9
 8005468:	d903      	bls.n	8005472 <_svfiprintf_r+0x1a6>
 800546a:	2b00      	cmp	r3, #0
 800546c:	d0c6      	beq.n	80053fc <_svfiprintf_r+0x130>
 800546e:	9105      	str	r1, [sp, #20]
 8005470:	e7c4      	b.n	80053fc <_svfiprintf_r+0x130>
 8005472:	fb0c 2101 	mla	r1, ip, r1, r2
 8005476:	4604      	mov	r4, r0
 8005478:	2301      	movs	r3, #1
 800547a:	e7f0      	b.n	800545e <_svfiprintf_r+0x192>
 800547c:	ab03      	add	r3, sp, #12
 800547e:	9300      	str	r3, [sp, #0]
 8005480:	462a      	mov	r2, r5
 8005482:	4b0e      	ldr	r3, [pc, #56]	@ (80054bc <_svfiprintf_r+0x1f0>)
 8005484:	a904      	add	r1, sp, #16
 8005486:	4638      	mov	r0, r7
 8005488:	f3af 8000 	nop.w
 800548c:	1c42      	adds	r2, r0, #1
 800548e:	4606      	mov	r6, r0
 8005490:	d1d6      	bne.n	8005440 <_svfiprintf_r+0x174>
 8005492:	89ab      	ldrh	r3, [r5, #12]
 8005494:	065b      	lsls	r3, r3, #25
 8005496:	f53f af2d 	bmi.w	80052f4 <_svfiprintf_r+0x28>
 800549a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800549c:	e72c      	b.n	80052f8 <_svfiprintf_r+0x2c>
 800549e:	ab03      	add	r3, sp, #12
 80054a0:	9300      	str	r3, [sp, #0]
 80054a2:	462a      	mov	r2, r5
 80054a4:	4b05      	ldr	r3, [pc, #20]	@ (80054bc <_svfiprintf_r+0x1f0>)
 80054a6:	a904      	add	r1, sp, #16
 80054a8:	4638      	mov	r0, r7
 80054aa:	f000 f879 	bl	80055a0 <_printf_i>
 80054ae:	e7ed      	b.n	800548c <_svfiprintf_r+0x1c0>
 80054b0:	080081c0 	.word	0x080081c0
 80054b4:	080081ca 	.word	0x080081ca
 80054b8:	00000000 	.word	0x00000000
 80054bc:	08005215 	.word	0x08005215
 80054c0:	080081c6 	.word	0x080081c6

080054c4 <_printf_common>:
 80054c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054c8:	4616      	mov	r6, r2
 80054ca:	4698      	mov	r8, r3
 80054cc:	688a      	ldr	r2, [r1, #8]
 80054ce:	690b      	ldr	r3, [r1, #16]
 80054d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80054d4:	4293      	cmp	r3, r2
 80054d6:	bfb8      	it	lt
 80054d8:	4613      	movlt	r3, r2
 80054da:	6033      	str	r3, [r6, #0]
 80054dc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80054e0:	4607      	mov	r7, r0
 80054e2:	460c      	mov	r4, r1
 80054e4:	b10a      	cbz	r2, 80054ea <_printf_common+0x26>
 80054e6:	3301      	adds	r3, #1
 80054e8:	6033      	str	r3, [r6, #0]
 80054ea:	6823      	ldr	r3, [r4, #0]
 80054ec:	0699      	lsls	r1, r3, #26
 80054ee:	bf42      	ittt	mi
 80054f0:	6833      	ldrmi	r3, [r6, #0]
 80054f2:	3302      	addmi	r3, #2
 80054f4:	6033      	strmi	r3, [r6, #0]
 80054f6:	6825      	ldr	r5, [r4, #0]
 80054f8:	f015 0506 	ands.w	r5, r5, #6
 80054fc:	d106      	bne.n	800550c <_printf_common+0x48>
 80054fe:	f104 0a19 	add.w	sl, r4, #25
 8005502:	68e3      	ldr	r3, [r4, #12]
 8005504:	6832      	ldr	r2, [r6, #0]
 8005506:	1a9b      	subs	r3, r3, r2
 8005508:	42ab      	cmp	r3, r5
 800550a:	dc26      	bgt.n	800555a <_printf_common+0x96>
 800550c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005510:	6822      	ldr	r2, [r4, #0]
 8005512:	3b00      	subs	r3, #0
 8005514:	bf18      	it	ne
 8005516:	2301      	movne	r3, #1
 8005518:	0692      	lsls	r2, r2, #26
 800551a:	d42b      	bmi.n	8005574 <_printf_common+0xb0>
 800551c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005520:	4641      	mov	r1, r8
 8005522:	4638      	mov	r0, r7
 8005524:	47c8      	blx	r9
 8005526:	3001      	adds	r0, #1
 8005528:	d01e      	beq.n	8005568 <_printf_common+0xa4>
 800552a:	6823      	ldr	r3, [r4, #0]
 800552c:	6922      	ldr	r2, [r4, #16]
 800552e:	f003 0306 	and.w	r3, r3, #6
 8005532:	2b04      	cmp	r3, #4
 8005534:	bf02      	ittt	eq
 8005536:	68e5      	ldreq	r5, [r4, #12]
 8005538:	6833      	ldreq	r3, [r6, #0]
 800553a:	1aed      	subeq	r5, r5, r3
 800553c:	68a3      	ldr	r3, [r4, #8]
 800553e:	bf0c      	ite	eq
 8005540:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005544:	2500      	movne	r5, #0
 8005546:	4293      	cmp	r3, r2
 8005548:	bfc4      	itt	gt
 800554a:	1a9b      	subgt	r3, r3, r2
 800554c:	18ed      	addgt	r5, r5, r3
 800554e:	2600      	movs	r6, #0
 8005550:	341a      	adds	r4, #26
 8005552:	42b5      	cmp	r5, r6
 8005554:	d11a      	bne.n	800558c <_printf_common+0xc8>
 8005556:	2000      	movs	r0, #0
 8005558:	e008      	b.n	800556c <_printf_common+0xa8>
 800555a:	2301      	movs	r3, #1
 800555c:	4652      	mov	r2, sl
 800555e:	4641      	mov	r1, r8
 8005560:	4638      	mov	r0, r7
 8005562:	47c8      	blx	r9
 8005564:	3001      	adds	r0, #1
 8005566:	d103      	bne.n	8005570 <_printf_common+0xac>
 8005568:	f04f 30ff 	mov.w	r0, #4294967295
 800556c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005570:	3501      	adds	r5, #1
 8005572:	e7c6      	b.n	8005502 <_printf_common+0x3e>
 8005574:	18e1      	adds	r1, r4, r3
 8005576:	1c5a      	adds	r2, r3, #1
 8005578:	2030      	movs	r0, #48	@ 0x30
 800557a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800557e:	4422      	add	r2, r4
 8005580:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005584:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005588:	3302      	adds	r3, #2
 800558a:	e7c7      	b.n	800551c <_printf_common+0x58>
 800558c:	2301      	movs	r3, #1
 800558e:	4622      	mov	r2, r4
 8005590:	4641      	mov	r1, r8
 8005592:	4638      	mov	r0, r7
 8005594:	47c8      	blx	r9
 8005596:	3001      	adds	r0, #1
 8005598:	d0e6      	beq.n	8005568 <_printf_common+0xa4>
 800559a:	3601      	adds	r6, #1
 800559c:	e7d9      	b.n	8005552 <_printf_common+0x8e>
	...

080055a0 <_printf_i>:
 80055a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80055a4:	7e0f      	ldrb	r7, [r1, #24]
 80055a6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80055a8:	2f78      	cmp	r7, #120	@ 0x78
 80055aa:	4691      	mov	r9, r2
 80055ac:	4680      	mov	r8, r0
 80055ae:	460c      	mov	r4, r1
 80055b0:	469a      	mov	sl, r3
 80055b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80055b6:	d807      	bhi.n	80055c8 <_printf_i+0x28>
 80055b8:	2f62      	cmp	r7, #98	@ 0x62
 80055ba:	d80a      	bhi.n	80055d2 <_printf_i+0x32>
 80055bc:	2f00      	cmp	r7, #0
 80055be:	f000 80d2 	beq.w	8005766 <_printf_i+0x1c6>
 80055c2:	2f58      	cmp	r7, #88	@ 0x58
 80055c4:	f000 80b9 	beq.w	800573a <_printf_i+0x19a>
 80055c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80055cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80055d0:	e03a      	b.n	8005648 <_printf_i+0xa8>
 80055d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80055d6:	2b15      	cmp	r3, #21
 80055d8:	d8f6      	bhi.n	80055c8 <_printf_i+0x28>
 80055da:	a101      	add	r1, pc, #4	@ (adr r1, 80055e0 <_printf_i+0x40>)
 80055dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80055e0:	08005639 	.word	0x08005639
 80055e4:	0800564d 	.word	0x0800564d
 80055e8:	080055c9 	.word	0x080055c9
 80055ec:	080055c9 	.word	0x080055c9
 80055f0:	080055c9 	.word	0x080055c9
 80055f4:	080055c9 	.word	0x080055c9
 80055f8:	0800564d 	.word	0x0800564d
 80055fc:	080055c9 	.word	0x080055c9
 8005600:	080055c9 	.word	0x080055c9
 8005604:	080055c9 	.word	0x080055c9
 8005608:	080055c9 	.word	0x080055c9
 800560c:	0800574d 	.word	0x0800574d
 8005610:	08005677 	.word	0x08005677
 8005614:	08005707 	.word	0x08005707
 8005618:	080055c9 	.word	0x080055c9
 800561c:	080055c9 	.word	0x080055c9
 8005620:	0800576f 	.word	0x0800576f
 8005624:	080055c9 	.word	0x080055c9
 8005628:	08005677 	.word	0x08005677
 800562c:	080055c9 	.word	0x080055c9
 8005630:	080055c9 	.word	0x080055c9
 8005634:	0800570f 	.word	0x0800570f
 8005638:	6833      	ldr	r3, [r6, #0]
 800563a:	1d1a      	adds	r2, r3, #4
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	6032      	str	r2, [r6, #0]
 8005640:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005644:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005648:	2301      	movs	r3, #1
 800564a:	e09d      	b.n	8005788 <_printf_i+0x1e8>
 800564c:	6833      	ldr	r3, [r6, #0]
 800564e:	6820      	ldr	r0, [r4, #0]
 8005650:	1d19      	adds	r1, r3, #4
 8005652:	6031      	str	r1, [r6, #0]
 8005654:	0606      	lsls	r6, r0, #24
 8005656:	d501      	bpl.n	800565c <_printf_i+0xbc>
 8005658:	681d      	ldr	r5, [r3, #0]
 800565a:	e003      	b.n	8005664 <_printf_i+0xc4>
 800565c:	0645      	lsls	r5, r0, #25
 800565e:	d5fb      	bpl.n	8005658 <_printf_i+0xb8>
 8005660:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005664:	2d00      	cmp	r5, #0
 8005666:	da03      	bge.n	8005670 <_printf_i+0xd0>
 8005668:	232d      	movs	r3, #45	@ 0x2d
 800566a:	426d      	negs	r5, r5
 800566c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005670:	4859      	ldr	r0, [pc, #356]	@ (80057d8 <_printf_i+0x238>)
 8005672:	230a      	movs	r3, #10
 8005674:	e011      	b.n	800569a <_printf_i+0xfa>
 8005676:	6821      	ldr	r1, [r4, #0]
 8005678:	6833      	ldr	r3, [r6, #0]
 800567a:	0608      	lsls	r0, r1, #24
 800567c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005680:	d402      	bmi.n	8005688 <_printf_i+0xe8>
 8005682:	0649      	lsls	r1, r1, #25
 8005684:	bf48      	it	mi
 8005686:	b2ad      	uxthmi	r5, r5
 8005688:	2f6f      	cmp	r7, #111	@ 0x6f
 800568a:	4853      	ldr	r0, [pc, #332]	@ (80057d8 <_printf_i+0x238>)
 800568c:	6033      	str	r3, [r6, #0]
 800568e:	bf14      	ite	ne
 8005690:	230a      	movne	r3, #10
 8005692:	2308      	moveq	r3, #8
 8005694:	2100      	movs	r1, #0
 8005696:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800569a:	6866      	ldr	r6, [r4, #4]
 800569c:	60a6      	str	r6, [r4, #8]
 800569e:	2e00      	cmp	r6, #0
 80056a0:	bfa2      	ittt	ge
 80056a2:	6821      	ldrge	r1, [r4, #0]
 80056a4:	f021 0104 	bicge.w	r1, r1, #4
 80056a8:	6021      	strge	r1, [r4, #0]
 80056aa:	b90d      	cbnz	r5, 80056b0 <_printf_i+0x110>
 80056ac:	2e00      	cmp	r6, #0
 80056ae:	d04b      	beq.n	8005748 <_printf_i+0x1a8>
 80056b0:	4616      	mov	r6, r2
 80056b2:	fbb5 f1f3 	udiv	r1, r5, r3
 80056b6:	fb03 5711 	mls	r7, r3, r1, r5
 80056ba:	5dc7      	ldrb	r7, [r0, r7]
 80056bc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80056c0:	462f      	mov	r7, r5
 80056c2:	42bb      	cmp	r3, r7
 80056c4:	460d      	mov	r5, r1
 80056c6:	d9f4      	bls.n	80056b2 <_printf_i+0x112>
 80056c8:	2b08      	cmp	r3, #8
 80056ca:	d10b      	bne.n	80056e4 <_printf_i+0x144>
 80056cc:	6823      	ldr	r3, [r4, #0]
 80056ce:	07df      	lsls	r7, r3, #31
 80056d0:	d508      	bpl.n	80056e4 <_printf_i+0x144>
 80056d2:	6923      	ldr	r3, [r4, #16]
 80056d4:	6861      	ldr	r1, [r4, #4]
 80056d6:	4299      	cmp	r1, r3
 80056d8:	bfde      	ittt	le
 80056da:	2330      	movle	r3, #48	@ 0x30
 80056dc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80056e0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80056e4:	1b92      	subs	r2, r2, r6
 80056e6:	6122      	str	r2, [r4, #16]
 80056e8:	f8cd a000 	str.w	sl, [sp]
 80056ec:	464b      	mov	r3, r9
 80056ee:	aa03      	add	r2, sp, #12
 80056f0:	4621      	mov	r1, r4
 80056f2:	4640      	mov	r0, r8
 80056f4:	f7ff fee6 	bl	80054c4 <_printf_common>
 80056f8:	3001      	adds	r0, #1
 80056fa:	d14a      	bne.n	8005792 <_printf_i+0x1f2>
 80056fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005700:	b004      	add	sp, #16
 8005702:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005706:	6823      	ldr	r3, [r4, #0]
 8005708:	f043 0320 	orr.w	r3, r3, #32
 800570c:	6023      	str	r3, [r4, #0]
 800570e:	4833      	ldr	r0, [pc, #204]	@ (80057dc <_printf_i+0x23c>)
 8005710:	2778      	movs	r7, #120	@ 0x78
 8005712:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005716:	6823      	ldr	r3, [r4, #0]
 8005718:	6831      	ldr	r1, [r6, #0]
 800571a:	061f      	lsls	r7, r3, #24
 800571c:	f851 5b04 	ldr.w	r5, [r1], #4
 8005720:	d402      	bmi.n	8005728 <_printf_i+0x188>
 8005722:	065f      	lsls	r7, r3, #25
 8005724:	bf48      	it	mi
 8005726:	b2ad      	uxthmi	r5, r5
 8005728:	6031      	str	r1, [r6, #0]
 800572a:	07d9      	lsls	r1, r3, #31
 800572c:	bf44      	itt	mi
 800572e:	f043 0320 	orrmi.w	r3, r3, #32
 8005732:	6023      	strmi	r3, [r4, #0]
 8005734:	b11d      	cbz	r5, 800573e <_printf_i+0x19e>
 8005736:	2310      	movs	r3, #16
 8005738:	e7ac      	b.n	8005694 <_printf_i+0xf4>
 800573a:	4827      	ldr	r0, [pc, #156]	@ (80057d8 <_printf_i+0x238>)
 800573c:	e7e9      	b.n	8005712 <_printf_i+0x172>
 800573e:	6823      	ldr	r3, [r4, #0]
 8005740:	f023 0320 	bic.w	r3, r3, #32
 8005744:	6023      	str	r3, [r4, #0]
 8005746:	e7f6      	b.n	8005736 <_printf_i+0x196>
 8005748:	4616      	mov	r6, r2
 800574a:	e7bd      	b.n	80056c8 <_printf_i+0x128>
 800574c:	6833      	ldr	r3, [r6, #0]
 800574e:	6825      	ldr	r5, [r4, #0]
 8005750:	6961      	ldr	r1, [r4, #20]
 8005752:	1d18      	adds	r0, r3, #4
 8005754:	6030      	str	r0, [r6, #0]
 8005756:	062e      	lsls	r6, r5, #24
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	d501      	bpl.n	8005760 <_printf_i+0x1c0>
 800575c:	6019      	str	r1, [r3, #0]
 800575e:	e002      	b.n	8005766 <_printf_i+0x1c6>
 8005760:	0668      	lsls	r0, r5, #25
 8005762:	d5fb      	bpl.n	800575c <_printf_i+0x1bc>
 8005764:	8019      	strh	r1, [r3, #0]
 8005766:	2300      	movs	r3, #0
 8005768:	6123      	str	r3, [r4, #16]
 800576a:	4616      	mov	r6, r2
 800576c:	e7bc      	b.n	80056e8 <_printf_i+0x148>
 800576e:	6833      	ldr	r3, [r6, #0]
 8005770:	1d1a      	adds	r2, r3, #4
 8005772:	6032      	str	r2, [r6, #0]
 8005774:	681e      	ldr	r6, [r3, #0]
 8005776:	6862      	ldr	r2, [r4, #4]
 8005778:	2100      	movs	r1, #0
 800577a:	4630      	mov	r0, r6
 800577c:	f7fa fd28 	bl	80001d0 <memchr>
 8005780:	b108      	cbz	r0, 8005786 <_printf_i+0x1e6>
 8005782:	1b80      	subs	r0, r0, r6
 8005784:	6060      	str	r0, [r4, #4]
 8005786:	6863      	ldr	r3, [r4, #4]
 8005788:	6123      	str	r3, [r4, #16]
 800578a:	2300      	movs	r3, #0
 800578c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005790:	e7aa      	b.n	80056e8 <_printf_i+0x148>
 8005792:	6923      	ldr	r3, [r4, #16]
 8005794:	4632      	mov	r2, r6
 8005796:	4649      	mov	r1, r9
 8005798:	4640      	mov	r0, r8
 800579a:	47d0      	blx	sl
 800579c:	3001      	adds	r0, #1
 800579e:	d0ad      	beq.n	80056fc <_printf_i+0x15c>
 80057a0:	6823      	ldr	r3, [r4, #0]
 80057a2:	079b      	lsls	r3, r3, #30
 80057a4:	d413      	bmi.n	80057ce <_printf_i+0x22e>
 80057a6:	68e0      	ldr	r0, [r4, #12]
 80057a8:	9b03      	ldr	r3, [sp, #12]
 80057aa:	4298      	cmp	r0, r3
 80057ac:	bfb8      	it	lt
 80057ae:	4618      	movlt	r0, r3
 80057b0:	e7a6      	b.n	8005700 <_printf_i+0x160>
 80057b2:	2301      	movs	r3, #1
 80057b4:	4632      	mov	r2, r6
 80057b6:	4649      	mov	r1, r9
 80057b8:	4640      	mov	r0, r8
 80057ba:	47d0      	blx	sl
 80057bc:	3001      	adds	r0, #1
 80057be:	d09d      	beq.n	80056fc <_printf_i+0x15c>
 80057c0:	3501      	adds	r5, #1
 80057c2:	68e3      	ldr	r3, [r4, #12]
 80057c4:	9903      	ldr	r1, [sp, #12]
 80057c6:	1a5b      	subs	r3, r3, r1
 80057c8:	42ab      	cmp	r3, r5
 80057ca:	dcf2      	bgt.n	80057b2 <_printf_i+0x212>
 80057cc:	e7eb      	b.n	80057a6 <_printf_i+0x206>
 80057ce:	2500      	movs	r5, #0
 80057d0:	f104 0619 	add.w	r6, r4, #25
 80057d4:	e7f5      	b.n	80057c2 <_printf_i+0x222>
 80057d6:	bf00      	nop
 80057d8:	080081d1 	.word	0x080081d1
 80057dc:	080081e2 	.word	0x080081e2

080057e0 <memmove>:
 80057e0:	4288      	cmp	r0, r1
 80057e2:	b510      	push	{r4, lr}
 80057e4:	eb01 0402 	add.w	r4, r1, r2
 80057e8:	d902      	bls.n	80057f0 <memmove+0x10>
 80057ea:	4284      	cmp	r4, r0
 80057ec:	4623      	mov	r3, r4
 80057ee:	d807      	bhi.n	8005800 <memmove+0x20>
 80057f0:	1e43      	subs	r3, r0, #1
 80057f2:	42a1      	cmp	r1, r4
 80057f4:	d008      	beq.n	8005808 <memmove+0x28>
 80057f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80057fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80057fe:	e7f8      	b.n	80057f2 <memmove+0x12>
 8005800:	4402      	add	r2, r0
 8005802:	4601      	mov	r1, r0
 8005804:	428a      	cmp	r2, r1
 8005806:	d100      	bne.n	800580a <memmove+0x2a>
 8005808:	bd10      	pop	{r4, pc}
 800580a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800580e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005812:	e7f7      	b.n	8005804 <memmove+0x24>

08005814 <_sbrk_r>:
 8005814:	b538      	push	{r3, r4, r5, lr}
 8005816:	4d06      	ldr	r5, [pc, #24]	@ (8005830 <_sbrk_r+0x1c>)
 8005818:	2300      	movs	r3, #0
 800581a:	4604      	mov	r4, r0
 800581c:	4608      	mov	r0, r1
 800581e:	602b      	str	r3, [r5, #0]
 8005820:	f7fc fd70 	bl	8002304 <_sbrk>
 8005824:	1c43      	adds	r3, r0, #1
 8005826:	d102      	bne.n	800582e <_sbrk_r+0x1a>
 8005828:	682b      	ldr	r3, [r5, #0]
 800582a:	b103      	cbz	r3, 800582e <_sbrk_r+0x1a>
 800582c:	6023      	str	r3, [r4, #0]
 800582e:	bd38      	pop	{r3, r4, r5, pc}
 8005830:	200006dc 	.word	0x200006dc

08005834 <memcpy>:
 8005834:	440a      	add	r2, r1
 8005836:	4291      	cmp	r1, r2
 8005838:	f100 33ff 	add.w	r3, r0, #4294967295
 800583c:	d100      	bne.n	8005840 <memcpy+0xc>
 800583e:	4770      	bx	lr
 8005840:	b510      	push	{r4, lr}
 8005842:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005846:	f803 4f01 	strb.w	r4, [r3, #1]!
 800584a:	4291      	cmp	r1, r2
 800584c:	d1f9      	bne.n	8005842 <memcpy+0xe>
 800584e:	bd10      	pop	{r4, pc}

08005850 <_realloc_r>:
 8005850:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005854:	4680      	mov	r8, r0
 8005856:	4615      	mov	r5, r2
 8005858:	460c      	mov	r4, r1
 800585a:	b921      	cbnz	r1, 8005866 <_realloc_r+0x16>
 800585c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005860:	4611      	mov	r1, r2
 8005862:	f7ff bc4b 	b.w	80050fc <_malloc_r>
 8005866:	b92a      	cbnz	r2, 8005874 <_realloc_r+0x24>
 8005868:	f7ff fbdc 	bl	8005024 <_free_r>
 800586c:	2400      	movs	r4, #0
 800586e:	4620      	mov	r0, r4
 8005870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005874:	f000 f81a 	bl	80058ac <_malloc_usable_size_r>
 8005878:	4285      	cmp	r5, r0
 800587a:	4606      	mov	r6, r0
 800587c:	d802      	bhi.n	8005884 <_realloc_r+0x34>
 800587e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005882:	d8f4      	bhi.n	800586e <_realloc_r+0x1e>
 8005884:	4629      	mov	r1, r5
 8005886:	4640      	mov	r0, r8
 8005888:	f7ff fc38 	bl	80050fc <_malloc_r>
 800588c:	4607      	mov	r7, r0
 800588e:	2800      	cmp	r0, #0
 8005890:	d0ec      	beq.n	800586c <_realloc_r+0x1c>
 8005892:	42b5      	cmp	r5, r6
 8005894:	462a      	mov	r2, r5
 8005896:	4621      	mov	r1, r4
 8005898:	bf28      	it	cs
 800589a:	4632      	movcs	r2, r6
 800589c:	f7ff ffca 	bl	8005834 <memcpy>
 80058a0:	4621      	mov	r1, r4
 80058a2:	4640      	mov	r0, r8
 80058a4:	f7ff fbbe 	bl	8005024 <_free_r>
 80058a8:	463c      	mov	r4, r7
 80058aa:	e7e0      	b.n	800586e <_realloc_r+0x1e>

080058ac <_malloc_usable_size_r>:
 80058ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80058b0:	1f18      	subs	r0, r3, #4
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	bfbc      	itt	lt
 80058b6:	580b      	ldrlt	r3, [r1, r0]
 80058b8:	18c0      	addlt	r0, r0, r3
 80058ba:	4770      	bx	lr

080058bc <_init>:
 80058bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058be:	bf00      	nop
 80058c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058c2:	bc08      	pop	{r3}
 80058c4:	469e      	mov	lr, r3
 80058c6:	4770      	bx	lr

080058c8 <_fini>:
 80058c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058ca:	bf00      	nop
 80058cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058ce:	bc08      	pop	{r3}
 80058d0:	469e      	mov	lr, r3
 80058d2:	4770      	bx	lr
