#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1c81b50 .scope module, "test_bench" "test_bench" 2 33;
 .timescale -9 -9;
P_0x1c68288 .param/l "ADD" 2 88, C4<100000>;
P_0x1c682b0 .param/l "AND" 2 86, C4<100100>;
P_0x1c682d8 .param/l "BRANCH_EQ" 2 82, C4<000100>;
P_0x1c68300 .param/l "CLK_PERIOD" 2 34, +C4<01010>;
P_0x1c68328 .param/l "JUMP" 2 83, C4<000010>;
P_0x1c68350 .param/l "LOAD_WORD" 2 80, C4<100011>;
P_0x1c68378 .param/l "NOR" 2 91, C4<100111>;
P_0x1c683a0 .param/l "OR" 2 87, C4<100101>;
P_0x1c683c8 .param/l "R_TYPE" 2 79, C4<000000>;
P_0x1c683f0 .param/l "SLT" 2 90, C4<101010>;
P_0x1c68418 .param/l "STORE_WORD" 2 81, C4<101011>;
P_0x1c68440 .param/l "SUB" 2 89, C4<100010>;
v0x1ca1c30_0 .var "clk_tb", 0 0;
v0x1ca2090_0 .var/i "i", 31 0;
v0x1ca2110_0 .var "rst_tb", 0 0;
S_0x1ca1a80 .scope task, "dump_data" "dump_data" 2 101, 2 101, S_0x1c81b50;
 .timescale -9 -9;
v0x1ca1b70_0 .var/i "i", 31 0;
TD_test_bench.dump_data ;
    %set/v v0x1ca1b70_0, 0, 32;
T_0.0 ;
    %load/v 8, v0x1ca1b70_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_call 2 104 "$display", "UUT address: %d, reg_file data: %d, data_mem data: %d", v0x1ca1b70_0, &A<v0x1c9db50, v0x1ca1b70_0 >, &A<v0x1c9c7b0, v0x1ca1b70_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1ca1b70_0, 32;
    %set/v v0x1ca1b70_0, 8, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x1c76b70 .scope module, "UUT" "five_stage_pipeline_mips_32" 2 52, 3 52, S_0x1c81b50;
 .timescale -9 -9;
P_0x1c6b808 .param/l "ADD" 3 378, C4<0010>;
P_0x1c6b830 .param/l "AND" 3 376, C4<0000>;
P_0x1c6b858 .param/l "BRANCH" 3 148, C4<000100>;
P_0x1c6b880 .param/l "LOAD_WORD" 3 146, C4<100011>;
P_0x1c6b8a8 .param/l "NOR" 3 381, C4<1100>;
P_0x1c6b8d0 .param/l "OR" 3 377, C4<0001>;
P_0x1c6b8f8 .param/l "R_TYPE" 3 145, C4<000000>;
P_0x1c6b920 .param/l "SLT" 3 380, C4<0111>;
P_0x1c6b948 .param/l "STORE_WORD" 3 147, C4<101011>;
P_0x1c6b970 .param/l "SUB" 3 379, C4<0110>;
L_0x1ca2ee0 .functor BUFZ 32, L_0x1ca4360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ca5670 .functor AND 1, L_0x1ca55d0, L_0x1ca5a30, C4<1>, C4<1>;
v0x1c9e8e0_0 .net "EX_ALUSrc", 0 0, L_0x1ca3c30; 1 drivers
v0x1c9e9a0_0 .net "EX_AluOP", 0 0, L_0x1ca42c0; 1 drivers
v0x1c9ea40_0 .net "EX_Branch", 0 0, L_0x1ca4200; 1 drivers
v0x1c9eae0_0 .var "EX_MEM_pipe", 127 0;
v0x1c9eb90_0 .net "EX_MemRead", 0 0, L_0x1ca3d90; 1 drivers
v0x1c9ec30_0 .net "EX_MemToReg", 0 0, L_0x1ca3e30; 1 drivers
v0x1c9ecd0_0 .net "EX_MemWrite", 0 0, L_0x1ca4020; 1 drivers
v0x1c9ed70_0 .net "EX_RegDst", 0 0, L_0x1ca3b90; 1 drivers
v0x1c9ee10_0 .net "EX_RegWrite", 0 0, L_0x1ca3ed0; 1 drivers
v0x1c9eeb0_0 .net "EX_alu_input_1", 31 0, L_0x1ca2ee0; 1 drivers
v0x1c9ef90_0 .net "EX_alu_input_2", 31 0, L_0x1ca4960; 1 drivers
v0x1c9f040_0 .net "EX_alu_result", 31 0, v0x1c9d2b0_0; 1 drivers
v0x1c9f160_0 .net "EX_alu_zero", 0 0, L_0x1ca4b90; 1 drivers
v0x1c9f210_0 .net "EX_branch_address", 31 0, L_0x1ca4ed0; 1 drivers
v0x1c9f310_0 .net "EX_control_signals", 4 0, L_0x1ca51d0; 1 drivers
v0x1c9f390_0 .net "EX_immediate_shift_left_2", 31 0, L_0x1ca4860; 1 drivers
v0x1c9f290_0 .net "EX_program_counter_plus_4", 31 0, L_0x1ca4430; 1 drivers
v0x1c9f4a0_0 .net "EX_rd", 4 0, L_0x1ca3a10; 1 drivers
v0x1c9f5c0_0 .net "EX_read_data_1", 31 0, L_0x1ca4360; 1 drivers
v0x1c9f640_0 .net "EX_read_data_2", 31 0, L_0x1ca45b0; 1 drivers
v0x1c9f520_0 .net "EX_reg_file_write_address", 4 0, L_0x1ca4dc0; 1 drivers
v0x1c9f770_0 .net "EX_rt", 4 0, L_0x1ca3940; 1 drivers
v0x1c9f6c0_0 .net "EX_sign_ext_immediate_32", 31 0, L_0x1ca44d0; 1 drivers
v0x1c9f8b0_0 .var "ID_ALUSrc", 0 0;
v0x1c9f810_0 .var "ID_AluOP", 1 0;
v0x1c9fa00_0 .var "ID_Branch", 0 0;
v0x1c9f950_0 .var "ID_EX_pipe", 159 0;
v0x1c9fb60_0 .var "ID_MemRead", 0 0;
v0x1c9faa0_0 .var "ID_MemToReg", 0 0;
v0x1c9fcd0_0 .var "ID_MemWrite", 0 0;
v0x1c9fbe0_0 .var "ID_RegDst", 0 0;
v0x1c9fe50_0 .var "ID_RegWrite", 0 0;
v0x1c9fd50_0 .net "ID_control_signals", 8 0, L_0x1ca3730; 1 drivers
v0x1c9ffe0_0 .net "ID_instruction", 31 0, L_0x1ca2b70; 1 drivers
v0x1c9fed0_0 .net "ID_program_counter_plus_4", 31 0, L_0x1ca2c10; 1 drivers
v0x1ca0180_0 .net "ID_rd", 4 0, L_0x1ca3690; 1 drivers
v0x1ca0060_0 .net "ID_read_data_1", 31 0, v0x1c9e230_0; 1 drivers
v0x1ca0330_0 .net "ID_read_data_2", 31 0, v0x1c9e310_0; 1 drivers
v0x1ca0200_0 .net "ID_rt", 4 0, L_0x1ca35f0; 1 drivers
v0x1ca0280_0 .net "ID_sign_ext_immediate_32", 31 0, L_0x1ca3110; 1 drivers
v0x1ca0500_0 .var "IF_ID_pipe", 63 0;
v0x1ca0580_0 .net "IF_instruction", 31 0, L_0x1c9ef30; 1 drivers
v0x1ca03b0_0 .net "IF_next_instruction", 31 0, L_0x1ca2740; 1 drivers
v0x1ca0430_0 .net "IF_program_counter_plus_4", 31 0, L_0x1ca24f0; 1 drivers
v0x1ca0770_0 .net "MEM_Branch", 0 0, L_0x1ca55d0; 1 drivers
v0x1ca07f0_0 .net "MEM_MemRead", 0 0, L_0x1ca5400; 1 drivers
v0x1ca0600_0 .net "MEM_MemToReg", 0 0, L_0x1ca5010; 1 drivers
v0x1ca0680_0 .net "MEM_MemWrite", 0 0, L_0x1ca5710; 1 drivers
v0x1ca0a00_0 .net "MEM_PCSrc", 0 0, L_0x1ca5670; 1 drivers
v0x1ca0a80_0 .net "MEM_RegWrite", 0 0, L_0x1ca5530; 1 drivers
v0x1ca0870_0 .var "MEM_WB_pipe", 95 0;
v0x1ca08f0_0 .net "MEM_alu_result", 31 0, L_0x1ca5b20; 1 drivers
v0x1ca0cb0_0 .net "MEM_branch_address", 31 0, L_0x1ca5930; 1 drivers
v0x1ca0d30_0 .net "MEM_control_signals", 1 0, L_0x1ca6380; 1 drivers
v0x1ca0b00_0 .net "MEM_mem_data", 31 0, L_0x1ca6060; 1 drivers
v0x1ca0bb0_0 .net "MEM_next_instruction", 0 0, C4<z>; 0 drivers
v0x1ca0c30_0 .net "MEM_read_data_2", 31 0, L_0x1ca5bc0; 1 drivers
v0x1ca0f80_0 .net "MEM_reg_file_write_address", 4 0, L_0x1ca5890; 1 drivers
v0x1ca0db0_0 .net "MEM_zero", 0 0, L_0x1ca5a30; 1 drivers
v0x1ca0e50_0 .net "WB_MemToReg", 0 0, L_0x1ca64c0; 1 drivers
v0x1ca0ef0_0 .net "WB_RegWrite", 0 0, L_0x1ca6650; 1 drivers
v0x1ca11f0_0 .net "WB_alu_result", 31 0, L_0x1ca6740; 1 drivers
v0x1ca1000_0 .net "WB_mem_data", 31 0, L_0x1ca6560; 1 drivers
v0x1ca10a0_0 .net "WB_reg_file_write_address", 4 0, L_0x1ca5d90; 1 drivers
v0x1ca1150_0 .net "WB_write_back_data", 31 0, L_0x1ca67e0; 1 drivers
v0x1ca1480_0 .net *"_s0", 32 0, L_0x1ca2190; 1 drivers
v0x1ca1270_0 .net *"_s10", 31 0, L_0x1ca25e0; 1 drivers
v0x1ca12f0_0 .net *"_s13", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x1ca1370_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1ca1730_0 .net *"_s4", 32 0, C4<000000000000000000000000000000100>; 1 drivers
v0x1ca1500_0 .net *"_s51", 1 0, L_0x1ca3f70; 1 drivers
v0x1ca1580_0 .net *"_s6", 32 0, L_0x1ca2320; 1 drivers
v0x1ca1620_0 .net *"_s71", 29 0, L_0x1ca4c90; 1 drivers
v0x1ca1a00_0 .net *"_s72", 1 0, C4<00>; 1 drivers
v0x1ca17b0_0 .var "alu_control", 3 0;
v0x1ca1860_0 .net "clk", 0 0, v0x1ca1c30_0; 1 drivers
v0x1ca18e0_0 .net "funct_control", 5 0, L_0x1ca4770; 1 drivers
v0x1ca1960_0 .var "pc_init", 0 0;
v0x1ca1d00_0 .var "program_counter", 31 0;
v0x1ca1d80_0 .net "rst", 0 0, v0x1ca2110_0; 1 drivers
E_0x1c78d00 .event posedge, v0x1ca1d80_0, v0x1c9c630_0;
E_0x1c79370 .event edge, v0x1c9f810_0, v0x1ca18e0_0;
E_0x1c7da00 .event edge, v0x1c9ffe0_0;
L_0x1ca2190 .concat [ 32 1 0 0], v0x1ca1d00_0, C4<0>;
L_0x1ca2320 .arith/sum 33, L_0x1ca2190, C4<000000000000000000000000000000100>;
L_0x1ca24f0 .part L_0x1ca2320, 0, 32;
L_0x1ca25e0 .concat [ 1 31 0 0], C4<z>, C4<0000000000000000000000000000000>;
L_0x1ca2740 .functor MUXZ 32, L_0x1ca24f0, L_0x1ca25e0, L_0x1ca5670, C4<>;
L_0x1ca29f0 .part v0x1ca1d00_0, 2, 6;
L_0x1ca2b70 .part v0x1ca0500_0, 0, 32;
L_0x1ca2c10 .part v0x1ca0500_0, 32, 32;
L_0x1ca2d50 .part L_0x1ca2b70, 21, 5;
L_0x1ca2e40 .part L_0x1ca2b70, 16, 5;
L_0x1ca34c0 .part L_0x1ca2b70, 0, 16;
L_0x1ca35f0 .part L_0x1ca2b70, 16, 5;
L_0x1ca3690 .part L_0x1ca2b70, 11, 5;
LS_0x1ca3730_0_0 .concat [ 1 2 1 1], v0x1c9fa00_0, v0x1c9f810_0, v0x1c9fcd0_0, v0x1c9fb60_0;
LS_0x1ca3730_0_4 .concat [ 1 1 1 1], v0x1c9fe50_0, v0x1c9faa0_0, v0x1c9f8b0_0, v0x1c9fbe0_0;
L_0x1ca3730 .concat [ 5 4 0 0], LS_0x1ca3730_0_0, LS_0x1ca3730_0_4;
L_0x1ca3940 .part v0x1c9f950_0, 142, 5;
L_0x1ca3a10 .part v0x1c9f950_0, 137, 5;
L_0x1ca3b90 .part v0x1c9f950_0, 136, 1;
L_0x1ca3c30 .part v0x1c9f950_0, 135, 1;
L_0x1ca3e30 .part v0x1c9f950_0, 134, 1;
L_0x1ca3ed0 .part v0x1c9f950_0, 133, 1;
L_0x1ca3d90 .part v0x1c9f950_0, 132, 1;
L_0x1ca4020 .part v0x1c9f950_0, 131, 1;
L_0x1ca3f70 .part v0x1c9f950_0, 129, 2;
L_0x1ca42c0 .part L_0x1ca3f70, 0, 1;
L_0x1ca4200 .part v0x1c9f950_0, 128, 1;
L_0x1ca4430 .part v0x1c9f950_0, 96, 32;
L_0x1ca4360 .part v0x1c9f950_0, 64, 32;
L_0x1ca45b0 .part v0x1c9f950_0, 32, 32;
L_0x1ca44d0 .part v0x1c9f950_0, 0, 32;
L_0x1ca4770 .part L_0x1ca44d0, 0, 6;
L_0x1ca4960 .functor MUXZ 32, L_0x1ca45b0, L_0x1ca44d0, L_0x1ca3c30, C4<>;
L_0x1ca4c90 .part L_0x1ca44d0, 0, 30;
L_0x1ca4860 .concat [ 2 30 0 0], C4<00>, L_0x1ca4c90;
L_0x1ca4ed0 .arith/sum 32, L_0x1ca4430, L_0x1ca4860;
L_0x1ca4dc0 .functor MUXZ 5, L_0x1ca3940, L_0x1ca3a10, L_0x1ca3b90, C4<>;
LS_0x1ca51d0_0_0 .concat [ 1 1 1 1], L_0x1ca4200, L_0x1ca4020, L_0x1ca3d90, L_0x1ca3ed0;
LS_0x1ca51d0_0_4 .concat [ 1 0 0 0], L_0x1ca3e30;
L_0x1ca51d0 .concat [ 4 1 0 0], LS_0x1ca51d0_0_0, LS_0x1ca51d0_0_4;
L_0x1ca5010 .part v0x1c9eae0_0, 106, 1;
L_0x1ca5530 .part v0x1c9eae0_0, 105, 1;
L_0x1ca5400 .part v0x1c9eae0_0, 104, 1;
L_0x1ca5710 .part v0x1c9eae0_0, 103, 1;
L_0x1ca55d0 .part v0x1c9eae0_0, 102, 1;
L_0x1ca5a30 .part v0x1c9eae0_0, 101, 1;
L_0x1ca5890 .part v0x1c9eae0_0, 96, 5;
L_0x1ca5930 .part v0x1c9eae0_0, 64, 32;
L_0x1ca5b20 .part v0x1c9eae0_0, 32, 32;
L_0x1ca5bc0 .part v0x1c9eae0_0, 0, 32;
L_0x1ca6240 .part L_0x1ca5b20, 0, 6;
L_0x1ca6380 .concat [ 1 1 0 0], L_0x1ca5010, L_0x1ca5530;
L_0x1ca5d90 .part v0x1ca0870_0, 66, 5;
L_0x1ca6650 .part v0x1ca0870_0, 65, 1;
L_0x1ca64c0 .part v0x1ca0870_0, 64, 1;
L_0x1ca6560 .part v0x1ca0870_0, 32, 32;
L_0x1ca6740 .part v0x1ca0870_0, 0, 32;
L_0x1ca67e0 .functor MUXZ 32, L_0x1ca6740, L_0x1ca6560, L_0x1ca64c0, C4<>;
S_0x1c9e590 .scope module, "inst_mem" "inst_mem_64x32" 3 109, 4 7, S_0x1c76b70;
 .timescale -9 -9;
L_0x1c9ef30 .functor BUFZ 32, L_0x1ca28b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1c9e680_0 .net *"_s0", 31 0, L_0x1ca28b0; 1 drivers
v0x1c9e740 .array "memory", 63 0, 31 0;
v0x1c9e7c0_0 .net "ra", 5 0, L_0x1ca29f0; 1 drivers
v0x1c9e860_0 .alias "rd", 31 0, v0x1ca0580_0;
L_0x1ca28b0 .array/port v0x1c9e740, L_0x1ca29f0;
S_0x1c9d7a0 .scope module, "reg_file" "register_file" 3 268, 5 8, S_0x1c76b70;
 .timescale -9 -9;
v0x1c9da00_0 .alias "clk", 0 0, v0x1ca1860_0;
v0x1c9dad0_0 .var/i "i", 31 0;
v0x1c9db50 .array "memory", 31 0, 31 0;
v0x1c9e0e0_0 .net "ra1", 4 0, L_0x1ca2d50; 1 drivers
v0x1c9e190_0 .net "ra2", 4 0, L_0x1ca2e40; 1 drivers
v0x1c9e230_0 .var "rd1", 31 0;
v0x1c9e310_0 .var "rd2", 31 0;
v0x1c9e3b0_0 .alias "regwrite", 0 0, v0x1ca0ef0_0;
v0x1c9e450_0 .alias "wa", 4 0, v0x1ca10a0_0;
v0x1c9e4f0_0 .alias "wd", 31 0, v0x1ca1150_0;
v0x1c9db50_0 .array/port v0x1c9db50, 0;
v0x1c9db50_1 .array/port v0x1c9db50, 1;
v0x1c9db50_2 .array/port v0x1c9db50, 2;
E_0x1c9d890/0 .event edge, v0x1c9e0e0_0, v0x1c9db50_0, v0x1c9db50_1, v0x1c9db50_2;
v0x1c9db50_3 .array/port v0x1c9db50, 3;
v0x1c9db50_4 .array/port v0x1c9db50, 4;
v0x1c9db50_5 .array/port v0x1c9db50, 5;
v0x1c9db50_6 .array/port v0x1c9db50, 6;
E_0x1c9d890/1 .event edge, v0x1c9db50_3, v0x1c9db50_4, v0x1c9db50_5, v0x1c9db50_6;
v0x1c9db50_7 .array/port v0x1c9db50, 7;
v0x1c9db50_8 .array/port v0x1c9db50, 8;
v0x1c9db50_9 .array/port v0x1c9db50, 9;
v0x1c9db50_10 .array/port v0x1c9db50, 10;
E_0x1c9d890/2 .event edge, v0x1c9db50_7, v0x1c9db50_8, v0x1c9db50_9, v0x1c9db50_10;
v0x1c9db50_11 .array/port v0x1c9db50, 11;
v0x1c9db50_12 .array/port v0x1c9db50, 12;
v0x1c9db50_13 .array/port v0x1c9db50, 13;
v0x1c9db50_14 .array/port v0x1c9db50, 14;
E_0x1c9d890/3 .event edge, v0x1c9db50_11, v0x1c9db50_12, v0x1c9db50_13, v0x1c9db50_14;
v0x1c9db50_15 .array/port v0x1c9db50, 15;
v0x1c9db50_16 .array/port v0x1c9db50, 16;
v0x1c9db50_17 .array/port v0x1c9db50, 17;
v0x1c9db50_18 .array/port v0x1c9db50, 18;
E_0x1c9d890/4 .event edge, v0x1c9db50_15, v0x1c9db50_16, v0x1c9db50_17, v0x1c9db50_18;
v0x1c9db50_19 .array/port v0x1c9db50, 19;
v0x1c9db50_20 .array/port v0x1c9db50, 20;
v0x1c9db50_21 .array/port v0x1c9db50, 21;
v0x1c9db50_22 .array/port v0x1c9db50, 22;
E_0x1c9d890/5 .event edge, v0x1c9db50_19, v0x1c9db50_20, v0x1c9db50_21, v0x1c9db50_22;
v0x1c9db50_23 .array/port v0x1c9db50, 23;
v0x1c9db50_24 .array/port v0x1c9db50, 24;
v0x1c9db50_25 .array/port v0x1c9db50, 25;
v0x1c9db50_26 .array/port v0x1c9db50, 26;
E_0x1c9d890/6 .event edge, v0x1c9db50_23, v0x1c9db50_24, v0x1c9db50_25, v0x1c9db50_26;
v0x1c9db50_27 .array/port v0x1c9db50, 27;
v0x1c9db50_28 .array/port v0x1c9db50, 28;
v0x1c9db50_29 .array/port v0x1c9db50, 29;
v0x1c9db50_30 .array/port v0x1c9db50, 30;
E_0x1c9d890/7 .event edge, v0x1c9db50_27, v0x1c9db50_28, v0x1c9db50_29, v0x1c9db50_30;
v0x1c9db50_31 .array/port v0x1c9db50, 31;
E_0x1c9d890/8 .event edge, v0x1c9db50_31, v0x1c9e190_0;
E_0x1c9d890 .event/or E_0x1c9d890/0, E_0x1c9d890/1, E_0x1c9d890/2, E_0x1c9d890/3, E_0x1c9d890/4, E_0x1c9d890/5, E_0x1c9d890/6, E_0x1c9d890/7, E_0x1c9d890/8;
S_0x1c9d430 .scope module, "sign_ext" "sign_ext_16_32" 3 287, 6 7, S_0x1c76b70;
 .timescale -9 -10;
v0x1c9d520_0 .net *"_s1", 0 0, L_0x1ca2f40; 1 drivers
v0x1c9d5e0_0 .net *"_s2", 15 0, L_0x1ca2fe0; 1 drivers
v0x1c9d680_0 .net "d", 15 0, L_0x1ca34c0; 1 drivers
v0x1c9d720_0 .alias "q", 31 0, v0x1ca0280_0;
L_0x1ca2f40 .part L_0x1ca34c0, 15, 1;
LS_0x1ca2fe0_0_0 .concat [ 1 1 1 1], L_0x1ca2f40, L_0x1ca2f40, L_0x1ca2f40, L_0x1ca2f40;
LS_0x1ca2fe0_0_4 .concat [ 1 1 1 1], L_0x1ca2f40, L_0x1ca2f40, L_0x1ca2f40, L_0x1ca2f40;
LS_0x1ca2fe0_0_8 .concat [ 1 1 1 1], L_0x1ca2f40, L_0x1ca2f40, L_0x1ca2f40, L_0x1ca2f40;
LS_0x1ca2fe0_0_12 .concat [ 1 1 1 1], L_0x1ca2f40, L_0x1ca2f40, L_0x1ca2f40, L_0x1ca2f40;
L_0x1ca2fe0 .concat [ 4 4 4 4], LS_0x1ca2fe0_0_0, LS_0x1ca2fe0_0_4, LS_0x1ca2fe0_0_8, LS_0x1ca2fe0_0_12;
L_0x1ca3110 .concat [ 16 16 0 0], L_0x1ca34c0, L_0x1ca2fe0;
S_0x1c9cbd0 .scope module, "alu" "alu" 3 430, 7 9, S_0x1c76b70;
 .timescale -9 -12;
P_0x1c9ccc8 .param/l "ADD" 7 18, C4<0010>;
P_0x1c9ccf0 .param/l "AND" 7 16, C4<0000>;
P_0x1c9cd18 .param/l "NOR" 7 21, C4<1100>;
P_0x1c9cd40 .param/l "OR" 7 17, C4<0001>;
P_0x1c9cd68 .param/l "SLT" 7 20, C4<0111>;
P_0x1c9cd90 .param/l "SUB" 7 19, C4<0110>;
L_0x1ca4b90 .functor NOT 1, L_0x1ca4aa0, C4<0>, C4<0>, C4<0>;
v0x1c9d000_0 .net *"_s1", 0 0, L_0x1ca4aa0; 1 drivers
v0x1c9d0c0_0 .net "alucont", 3 0, v0x1ca17b0_0; 1 drivers
v0x1c9d160_0 .alias "rd1", 31 0, v0x1c9eeb0_0;
v0x1c9d200_0 .alias "rd2", 31 0, v0x1c9ef90_0;
v0x1c9d2b0_0 .var "res", 31 0;
v0x1c9d350_0 .alias "zero", 0 0, v0x1c9f160_0;
E_0x1c9c560 .event edge, v0x1c9d0c0_0, v0x1c9d160_0, v0x1c9d200_0;
L_0x1ca4aa0 .reduce/or v0x1c9d2b0_0;
S_0x1c6b9a0 .scope module, "data_mem" "data_mem_64x32" 3 524, 8 7, S_0x1c76b70;
 .timescale -9 -9;
L_0x1ca5f10 .functor XNOR 1, L_0x1ca5400, C4<1>, C4<0>, C4<0>;
v0x1c60aa0_0 .net *"_s0", 0 0, C4<1>; 1 drivers
v0x1c9c3a0_0 .net *"_s2", 0 0, L_0x1ca5f10; 1 drivers
v0x1c9c440_0 .net *"_s4", 31 0, L_0x1ca5fc0; 1 drivers
v0x1c9c4e0_0 .net *"_s6", 31 0, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>; 1 drivers
v0x1c9c590_0 .net "addr", 5 0, L_0x1ca6240; 1 drivers
v0x1c9c630_0 .alias "clk", 0 0, v0x1ca1860_0;
v0x1c9c710_0 .var/i "i", 31 0;
v0x1c9c7b0 .array "memory", 63 0, 31 0;
v0x1c9c880_0 .alias "memread", 0 0, v0x1ca07f0_0;
v0x1c9c920_0 .alias "memwrite", 0 0, v0x1ca0680_0;
v0x1c9ca20_0 .alias "rd", 31 0, v0x1ca0b00_0;
v0x1c9cac0_0 .alias "wd", 31 0, v0x1ca0c30_0;
E_0x1c7dcd0 .event posedge, v0x1c9c630_0;
L_0x1ca5fc0 .array/port v0x1c9c7b0, L_0x1ca6240;
L_0x1ca6060 .functor MUXZ 32, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, L_0x1ca5fc0, L_0x1ca5f10, C4<>;
    .scope S_0x1c9d7a0;
T_1 ;
    %set/v v0x1c9dad0_0, 0, 32;
T_1.0 ;
    %load/v 8, v0x1c9dad0_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_1.1, 5;
    %load/v 8, v0x1c9dad0_0, 32;
    %ix/getv/s 3, v0x1c9dad0_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1c9db50, 8, 32;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1c9dad0_0, 32;
    %set/v v0x1c9dad0_0, 8, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x1c9d7a0;
T_2 ;
    %wait E_0x1c9d890;
    %ix/getv 3, v0x1c9e0e0_0;
    %load/av 8, v0x1c9db50, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1c9e230_0, 0, 8;
    %ix/getv 3, v0x1c9e190_0;
    %load/av 8, v0x1c9db50, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1c9e310_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1c9d7a0;
T_3 ;
    %wait E_0x1c7dcd0;
    %load/v 8, v0x1c9e3b0_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0x1c9e4f0_0, 32;
    %ix/getv 3, v0x1c9e450_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1c9db50, 0, 8;
t_1 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1c9cbd0;
T_4 ;
    %wait E_0x1c9c560;
    %load/v 8, v0x1c9d0c0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_4.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_4.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_4.2, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_4.3, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_4.4, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.0 ;
    %load/v 8, v0x1c9d160_0, 32;
    %load/v 40, v0x1c9d200_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1c9d2b0_0, 0, 8;
    %jmp T_4.6;
T_4.1 ;
    %load/v 8, v0x1c9d160_0, 32;
    %load/v 40, v0x1c9d200_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1c9d2b0_0, 0, 8;
    %jmp T_4.6;
T_4.2 ;
    %load/v 8, v0x1c9d160_0, 32;
    %load/v 40, v0x1c9d200_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1c9d2b0_0, 0, 8;
    %jmp T_4.6;
T_4.3 ;
    %load/v 8, v0x1c9d160_0, 32;
    %load/v 40, v0x1c9d200_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1c9d2b0_0, 0, 8;
    %jmp T_4.6;
T_4.4 ;
    %load/v 8, v0x1c9d160_0, 32;
    %load/v 40, v0x1c9d200_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_4.7, 8;
    %movi 9, 1, 32;
    %jmp/1  T_4.9, 8;
T_4.7 ; End of true expr.
    %jmp/0  T_4.8, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_4.9;
T_4.8 ;
    %mov 9, 0, 32; Return false value
T_4.9 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1c9d2b0_0, 0, 9;
    %jmp T_4.6;
T_4.5 ;
    %load/v 8, v0x1c9d160_0, 32;
    %load/v 40, v0x1c9d200_0, 32;
    %or 8, 40, 32;
    %inv 8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1c9d2b0_0, 0, 8;
    %jmp T_4.6;
T_4.6 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1c6b9a0;
T_5 ;
    %set/v v0x1c9c710_0, 0, 32;
T_5.0 ;
    %load/v 8, v0x1c9c710_0, 32;
   %cmpi/s 8, 64, 32;
    %jmp/0xz T_5.1, 5;
    %load/v 8, v0x1c9c710_0, 32;
    %ix/getv/s 3, v0x1c9c710_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1c9c7b0, 0, 8;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1c9c710_0, 32;
    %set/v v0x1c9c710_0, 8, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c6b9a0;
T_6 ;
    %wait E_0x1c7dcd0;
    %load/v 8, v0x1c9c920_0, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v0x1c9cac0_0, 32;
    %ix/getv 3, v0x1c9c590_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1c9c7b0, 0, 8;
t_3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1c76b70;
T_7 ;
    %set/v v0x1ca1960_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x1c76b70;
T_8 ;
    %set/v v0x1ca1d00_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x1c76b70;
T_9 ;
    %wait E_0x1c78d00;
    %load/v 8, v0x1ca1d80_0, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ca1d00_0, 0, 2;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0x1ca1960_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.2, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ca1d00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ca1960_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v0x1ca03b0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ca1d00_0, 0, 8;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1c76b70;
T_10 ;
    %set/v v0x1ca0500_0, 2, 64;
    %end;
    .thread T_10;
    .scope S_0x1c76b70;
T_11 ;
    %wait E_0x1c78d00;
    %load/v 8, v0x1ca1d80_0, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 64, 0;
    %assign/v0 v0x1ca0500_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0x1ca0580_0, 32;
    %load/v 40, v0x1ca0430_0, 32;
    %ix/load 0, 64, 0;
    %assign/v0 v0x1ca0500_0, 0, 8;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1c76b70;
T_12 ;
    %set/v v0x1c9fbe0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x1c76b70;
T_13 ;
    %set/v v0x1c9fa00_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x1c76b70;
T_14 ;
    %set/v v0x1c9fb60_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x1c76b70;
T_15 ;
    %set/v v0x1c9faa0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x1c76b70;
T_16 ;
    %set/v v0x1c9f810_0, 0, 2;
    %end;
    .thread T_16;
    .scope S_0x1c76b70;
T_17 ;
    %set/v v0x1c9fcd0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x1c76b70;
T_18 ;
    %set/v v0x1c9f8b0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x1c76b70;
T_19 ;
    %set/v v0x1c9fe50_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x1c76b70;
T_20 ;
    %wait E_0x1c7da00;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_20.0, 4;
    %load/x1p 8, v0x1c9ffe0_0, 6;
    %jmp T_20.1;
T_20.0 ;
    %mov 8, 2, 6;
T_20.1 ;
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 0, 6;
    %jmp/1 T_20.2, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_20.3, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_20.4, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_20.5, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9fbe0_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9f8b0_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9faa0_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9fe50_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9fb60_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9fcd0_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1c9f810_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9fa00_0, 0, 2;
    %jmp T_20.7;
T_20.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9fbe0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9faa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9fe50_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9fb60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9fcd0_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1c9f810_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9fa00_0, 0, 0;
    %jmp T_20.7;
T_20.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9fbe0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9f8b0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9faa0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9fe50_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9fb60_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9fcd0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1c9f810_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9fa00_0, 0, 0;
    %jmp T_20.7;
T_20.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9fbe0_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9f8b0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9faa0_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9fe50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9fb60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9fcd0_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1c9f810_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9fa00_0, 0, 0;
    %jmp T_20.7;
T_20.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9fbe0_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9f8b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9faa0_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9fe50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9fb60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9fcd0_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1c9f810_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1c9fa00_0, 0, 1;
    %jmp T_20.7;
T_20.7 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x1c76b70;
T_21 ;
    %set/v v0x1c9f950_0, 2, 160;
    %end;
    .thread T_21;
    .scope S_0x1c76b70;
T_22 ;
    %wait E_0x1c78d00;
    %load/v 8, v0x1ca1d80_0, 1;
    %jmp/0xz  T_22.0, 8;
    %ix/load 0, 160, 0;
    %assign/v0 v0x1c9f950_0, 0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/v 8, v0x1ca0280_0, 32;
    %load/v 40, v0x1ca0330_0, 32;
    %load/v 72, v0x1ca0060_0, 32;
    %load/v 104, v0x1c9fed0_0, 32;
    %load/v 136, v0x1c9fd50_0, 9;
    %load/v 145, v0x1ca0180_0, 5;
    %load/v 150, v0x1ca0200_0, 5;
    %mov 155, 0, 13;
    %ix/load 0, 160, 0;
    %assign/v0 v0x1c9f950_0, 0, 8;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1c76b70;
T_23 ;
    %set/v v0x1ca17b0_0, 0, 4;
    %end;
    .thread T_23;
    .scope S_0x1c76b70;
T_24 ;
    %wait E_0x1c79370;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_24.0, 4;
    %load/x1p 8, v0x1c9f810_0, 1;
    %jmp T_24.1;
T_24.0 ;
    %mov 8, 2, 1;
T_24.1 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %load/v 9, v0x1c9f810_0, 1; Only need 1 of 2 bits
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_24.2, 8;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1ca17b0_0, 0, 8;
    %jmp T_24.3;
T_24.2 ;
    %load/v 8, v0x1c9f810_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_24.4, 8;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1ca17b0_0, 0, 8;
    %jmp T_24.5;
T_24.4 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_24.6, 4;
    %load/x1p 8, v0x1c9f810_0, 1;
    %jmp T_24.7;
T_24.6 ;
    %mov 8, 2, 1;
T_24.7 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_24.8, 8;
    %load/v 8, v0x1ca18e0_0, 4; Only need 4 of 6 bits
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 0, 4;
    %jmp/0xz  T_24.10, 4;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1ca17b0_0, 0, 8;
    %jmp T_24.11;
T_24.10 ;
    %load/v 8, v0x1ca18e0_0, 4; Only need 4 of 6 bits
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 2, 4;
    %jmp/0xz  T_24.12, 4;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1ca17b0_0, 0, 8;
    %jmp T_24.13;
T_24.12 ;
    %load/v 8, v0x1ca18e0_0, 4; Only need 4 of 6 bits
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 4, 4;
    %jmp/0xz  T_24.14, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1ca17b0_0, 0, 0;
    %jmp T_24.15;
T_24.14 ;
    %load/v 8, v0x1ca18e0_0, 4; Only need 4 of 6 bits
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 5, 4;
    %jmp/0xz  T_24.16, 4;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1ca17b0_0, 0, 8;
    %jmp T_24.17;
T_24.16 ;
    %load/v 8, v0x1ca18e0_0, 4; Only need 4 of 6 bits
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 10, 4;
    %jmp/0xz  T_24.18, 4;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1ca17b0_0, 0, 8;
    %jmp T_24.19;
T_24.18 ;
    %load/v 8, v0x1ca18e0_0, 4; Only need 4 of 6 bits
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 7, 4;
    %jmp/0xz  T_24.20, 4;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1ca17b0_0, 0, 8;
    %jmp T_24.21;
T_24.20 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1ca17b0_0, 0, 2;
T_24.21 ;
T_24.19 ;
T_24.17 ;
T_24.15 ;
T_24.13 ;
T_24.11 ;
    %jmp T_24.9;
T_24.8 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1ca17b0_0, 0, 2;
T_24.9 ;
T_24.5 ;
T_24.3 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x1c76b70;
T_25 ;
    %set/v v0x1c9eae0_0, 2, 128;
    %end;
    .thread T_25;
    .scope S_0x1c76b70;
T_26 ;
    %wait E_0x1c78d00;
    %load/v 8, v0x1ca1d80_0, 1;
    %jmp/0xz  T_26.0, 8;
    %ix/load 0, 128, 0;
    %assign/v0 v0x1c9eae0_0, 0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/v 8, v0x1c9f640_0, 32;
    %load/v 40, v0x1c9f040_0, 32;
    %load/v 72, v0x1c9f210_0, 32;
    %load/v 104, v0x1c9f520_0, 5;
    %load/v 109, v0x1c9f160_0, 1;
    %load/v 110, v0x1c9f310_0, 5;
    %mov 115, 0, 21;
    %ix/load 0, 128, 0;
    %assign/v0 v0x1c9eae0_0, 0, 8;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1c76b70;
T_27 ;
    %set/v v0x1ca0870_0, 2, 96;
    %end;
    .thread T_27;
    .scope S_0x1c76b70;
T_28 ;
    %wait E_0x1c78d00;
    %load/v 8, v0x1ca1d80_0, 1;
    %jmp/0xz  T_28.0, 8;
    %ix/load 0, 96, 0;
    %assign/v0 v0x1ca0870_0, 0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/v 8, v0x1ca08f0_0, 32;
    %load/v 40, v0x1ca0b00_0, 32;
    %load/v 72, v0x1ca0d30_0, 2;
    %load/v 74, v0x1ca0f80_0, 5;
    %mov 79, 0, 25;
    %ix/load 0, 96, 0;
    %assign/v0 v0x1ca0870_0, 0, 8;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1c81b50;
T_29 ;
    %set/v v0x1ca2110_0, 1, 1;
    %end;
    .thread T_29;
    .scope S_0x1c81b50;
T_30 ;
    %set/v v0x1ca1c30_0, 1, 1;
    %end;
    .thread T_30;
    .scope S_0x1c81b50;
T_31 ;
    %delay 5000, 0;
    %load/v 8, v0x1ca1c30_0, 1;
    %inv 8, 1;
    %set/v v0x1ca1c30_0, 8, 1;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1c81b50;
T_32 ;
    %vpi_call 2 66 "$dumpfile", "simulation.vcd";
    %vpi_call 2 67 "$dumpvars", 1'sb0, S_0x1c81b50;
    %end;
    .thread T_32;
    .scope S_0x1c81b50;
T_33 ;
    %set/v v0x1ca2090_0, 0, 32;
T_33.0 ;
    %load/v 8, v0x1ca2090_0, 32;
   %cmpi/s 8, 64, 32;
    %jmp/0xz T_33.1, 5;
    %load/v 8, v0x1ca2090_0, 32;
    %ix/getv/s 3, v0x1ca2090_0;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1c9c7b0, 8, 32;
t_4 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1ca2090_0, 32;
    %set/v v0x1ca2090_0, 8, 32;
    %jmp T_33.0;
T_33.1 ;
    %end;
    .thread T_33;
    .scope S_0x1c81b50;
T_34 ;
    %delay 20000, 0;
    %set/v v0x1ca2110_0, 0, 1;
    %movi 8, 2413887488, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1c9e740, 8, 32;
    %movi 8, 2413953024, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0x1c9e740, 8, 32;
    %movi 8, 2234400, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v0x1c9e740, 8, 32;
    %movi 8, 2885877760, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v0x1c9e740, 8, 32;
    %delay 100000, 0;
    %vpi_call 2 125 "$finish";
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "pipeline_tb.v";
    "main.v";
    "inst_mem_64x32.v";
    "register_file.v";
    "sign_ext_16_32.v";
    "alu.v";
    "data_mem_64x32.v";
