

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Thu Apr 27 18:26:59 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_int
* Solution:       matmul_9b_4x4
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   25|   25|   26|   26|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_col   |   23|   23|         9|          1|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 1
  Pipeline-0: II = 1, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	11  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
11 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: a_row_0_2 (10)  [1/1] 0.00ns
:0  %a_row_0_2 = alloca i32

ST_1: a_row_1_2 (11)  [1/1] 0.00ns
:1  %a_row_1_2 = alloca i32

ST_1: a_row_2_2 (12)  [1/1] 0.00ns
:2  %a_row_2_2 = alloca i32

ST_1: a_row_3_2 (13)  [1/1] 0.00ns
:3  %a_row_3_2 = alloca i32

ST_1: b_copy_0_3_11 (14)  [1/1] 0.00ns
:4  %b_copy_0_3_11 = alloca i32

ST_1: b_copy_0_3_8 (15)  [1/1] 0.00ns
:5  %b_copy_0_3_8 = alloca i32

ST_1: b_copy_0_3_12 (16)  [1/1] 0.00ns
:6  %b_copy_0_3_12 = alloca i32

ST_1: b_copy_0_3_1 (17)  [1/1] 0.00ns
:7  %b_copy_0_3_1 = alloca i32

ST_1: b_copy_1_3_11 (18)  [1/1] 0.00ns
:8  %b_copy_1_3_11 = alloca i32

ST_1: b_copy_1_3_8 (19)  [1/1] 0.00ns
:9  %b_copy_1_3_8 = alloca i32

ST_1: b_copy_1_3_12 (20)  [1/1] 0.00ns
:10  %b_copy_1_3_12 = alloca i32

ST_1: b_copy_1_3_1 (21)  [1/1] 0.00ns
:11  %b_copy_1_3_1 = alloca i32

ST_1: b_copy_2_3_11 (22)  [1/1] 0.00ns
:12  %b_copy_2_3_11 = alloca i32

ST_1: b_copy_2_3_8 (23)  [1/1] 0.00ns
:13  %b_copy_2_3_8 = alloca i32

ST_1: b_copy_2_3_12 (24)  [1/1] 0.00ns
:14  %b_copy_2_3_12 = alloca i32

ST_1: b_copy_2_3_1 (25)  [1/1] 0.00ns
:15  %b_copy_2_3_1 = alloca i32

ST_1: b_copy_3_3_11 (26)  [1/1] 0.00ns
:16  %b_copy_3_3_11 = alloca i32

ST_1: b_copy_3_3_8 (27)  [1/1] 0.00ns
:17  %b_copy_3_3_8 = alloca i32

ST_1: b_copy_3_3_12 (28)  [1/1] 0.00ns
:18  %b_copy_3_3_12 = alloca i32

ST_1: b_copy_3_3_1 (29)  [1/1] 0.00ns
:19  %b_copy_3_3_1 = alloca i32

ST_1: StgValue_32 (30)  [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %a_3), !map !7

ST_1: StgValue_33 (31)  [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %a_2), !map !14

ST_1: StgValue_34 (32)  [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %a_1), !map !20

ST_1: StgValue_35 (33)  [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %a_0), !map !26

ST_1: StgValue_36 (34)  [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %b_3), !map !32

ST_1: StgValue_37 (35)  [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %b_2), !map !37

ST_1: StgValue_38 (36)  [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %b_1), !map !42

ST_1: StgValue_39 (37)  [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %b_0), !map !47

ST_1: StgValue_40 (38)  [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %c), !map !52

ST_1: StgValue_41 (39)  [1/1] 0.00ns
:29  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matmul_hw_str) nounwind

ST_1: StgValue_42 (40)  [1/1] 0.00ns  loc: matmul.c:6
:30  call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_43 (41)  [1/1] 0.00ns
:31  call void (...)* @_ssdm_op_SpecInterface([4 x i32]* %a_0, [4 x i32]* %a_1, [4 x i32]* %a_2, [4 x i32]* %a_3, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_44 (42)  [1/1] 0.00ns
:32  call void (...)* @_ssdm_op_SpecMemCore([4 x i32]* %a_0, [4 x i32]* %a_1, [4 x i32]* %a_2, [4 x i32]* %a_3, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_45 (43)  [1/1] 0.00ns
:33  call void (...)* @_ssdm_op_SpecInterface([4 x i32]* %b_0, [4 x i32]* %b_1, [4 x i32]* %b_2, [4 x i32]* %b_3, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_46 (44)  [1/1] 0.00ns
:34  call void (...)* @_ssdm_op_SpecMemCore([4 x i32]* %b_0, [4 x i32]* %b_1, [4 x i32]* %b_2, [4 x i32]* %b_3, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_47 (45)  [1/1] 0.00ns
:35  call void (...)* @_ssdm_op_SpecInterface([16 x i32]* %c, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_48 (46)  [1/1] 0.00ns
:36  call void (...)* @_ssdm_op_SpecMemCore([16 x i32]* %c, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_49 (47)  [1/1] 1.57ns  loc: matmul.c:21
:37  br label %.preheader7


 <State 2>: 5.70ns
ST_2: indvar_flatten (49)  [1/1] 0.00ns
.preheader7:0  %indvar_flatten = phi i5 [ 0, %0 ], [ %indvar_flatten_next, %.preheader7.preheader ]

ST_2: i (50)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7:1  %i = phi i3 [ 0, %0 ], [ %tmp_1_mid2_v, %.preheader7.preheader ]

ST_2: j (51)  [1/1] 0.00ns
.preheader7:2  %j = phi i3 [ 0, %0 ], [ %j_1, %.preheader7.preheader ]

ST_2: exitcond_flatten (52)  [1/1] 2.37ns
.preheader7:3  %exitcond_flatten = icmp eq i5 %indvar_flatten, -16

ST_2: indvar_flatten_next (53)  [1/1] 1.67ns
.preheader7:4  %indvar_flatten_next = add i5 %indvar_flatten, 1

ST_2: StgValue_55 (54)  [1/1] 0.00ns
.preheader7:5  br i1 %exitcond_flatten, label %1, label %.preheader7.preheader

ST_2: i_1 (76)  [1/1] 0.75ns  loc: matmul.c:21
.preheader7.preheader:20  %i_1 = add i3 1, %i

ST_2: exitcond (79)  [1/1] 1.94ns  loc: matmul.c:23
.preheader7.preheader:23  %exitcond = icmp eq i3 %j, -4

ST_2: j_mid2 (80)  [1/1] 1.37ns  loc: matmul.c:23
.preheader7.preheader:24  %j_mid2 = select i1 %exitcond, i3 0, i3 %j

ST_2: tmp_mid1 (81)  [1/1] 1.94ns  loc: matmul.c:36
.preheader7.preheader:25  %tmp_mid1 = icmp eq i3 %i_1, 0

ST_2: tmp1 (82)  [1/1] 1.94ns  loc: matmul.c:36
.preheader7.preheader:26  %tmp1 = icmp eq i3 %i, 0

ST_2: tmp_mid2 (83)  [1/1] 1.37ns  loc: matmul.c:36
.preheader7.preheader:27  %tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp1

ST_2: tmp_1_mid2_v (84)  [1/1] 1.37ns  loc: matmul.c:46
.preheader7.preheader:28  %tmp_1_mid2_v = select i1 %exitcond, i3 %i_1, i3 %i

ST_2: tmp_1_mid2 (85)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:29  %tmp_1_mid2 = zext i3 %tmp_1_mid2_v to i64

ST_2: a_0_addr (92)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:36  %a_0_addr = getelementptr [4 x i32]* %a_0, i64 0, i64 %tmp_1_mid2

ST_2: a_row_0 (93)  [2/2] 2.39ns  loc: matmul.c:32
.preheader7.preheader:37  %a_row_0 = load i32* %a_0_addr, align 4

ST_2: a_1_addr (94)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:38  %a_1_addr = getelementptr [4 x i32]* %a_1, i64 0, i64 %tmp_1_mid2

ST_2: a_row_1 (95)  [2/2] 2.39ns  loc: matmul.c:32
.preheader7.preheader:39  %a_row_1 = load i32* %a_1_addr, align 4

ST_2: a_2_addr (96)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:40  %a_2_addr = getelementptr [4 x i32]* %a_2, i64 0, i64 %tmp_1_mid2

ST_2: a_row_2 (97)  [2/2] 2.39ns  loc: matmul.c:32
.preheader7.preheader:41  %a_row_2 = load i32* %a_2_addr, align 4

ST_2: a_3_addr (98)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:42  %a_3_addr = getelementptr [4 x i32]* %a_3, i64 0, i64 %tmp_1_mid2

ST_2: a_row_3 (99)  [2/2] 2.39ns  loc: matmul.c:32
.preheader7.preheader:43  %a_row_3 = load i32* %a_3_addr, align 4

ST_2: tmp_6 (104)  [1/1] 0.00ns  loc: matmul.c:38
.preheader7.preheader:48  %tmp_6 = zext i3 %j_mid2 to i64

ST_2: b_0_addr (109)  [1/1] 0.00ns  loc: matmul.c:38
.preheader7.preheader:53  %b_0_addr = getelementptr [4 x i32]* %b_0, i64 0, i64 %tmp_6

ST_2: b_copy_0_3_19 (110)  [2/2] 2.39ns  loc: matmul.c:38
.preheader7.preheader:54  %b_copy_0_3_19 = load i32* %b_0_addr, align 4

ST_2: tmp (111)  [1/1] 0.00ns  loc: matmul.c:23
.preheader7.preheader:55  %tmp = trunc i3 %j_mid2 to i2

ST_2: b_1_addr (124)  [1/1] 0.00ns  loc: matmul.c:38
.preheader7.preheader:68  %b_1_addr = getelementptr [4 x i32]* %b_1, i64 0, i64 %tmp_6

ST_2: b_copy_1_3_19 (125)  [2/2] 2.39ns  loc: matmul.c:38
.preheader7.preheader:69  %b_copy_1_3_19 = load i32* %b_1_addr, align 4

ST_2: b_2_addr (135)  [1/1] 0.00ns  loc: matmul.c:38
.preheader7.preheader:79  %b_2_addr = getelementptr [4 x i32]* %b_2, i64 0, i64 %tmp_6

ST_2: b_copy_2_3_19 (136)  [2/2] 2.39ns  loc: matmul.c:38
.preheader7.preheader:80  %b_copy_2_3_19 = load i32* %b_2_addr, align 4

ST_2: b_3_addr (146)  [1/1] 0.00ns  loc: matmul.c:38
.preheader7.preheader:90  %b_3_addr = getelementptr [4 x i32]* %b_3, i64 0, i64 %tmp_6

ST_2: b_copy_3_3_19 (147)  [2/2] 2.39ns  loc: matmul.c:38
.preheader7.preheader:91  %b_copy_3_3_19 = load i32* %b_3_addr, align 4

ST_2: j_1 (186)  [1/1] 0.75ns  loc: matmul.c:23
.preheader7.preheader:130  %j_1 = add i3 1, %j_mid2


 <State 3>: 6.70ns
ST_3: a_row_0_2_load (56)  [1/1] 0.00ns
.preheader7.preheader:0  %a_row_0_2_load = load i32* %a_row_0_2

ST_3: a_row_1_2_load (57)  [1/1] 0.00ns
.preheader7.preheader:1  %a_row_1_2_load = load i32* %a_row_1_2

ST_3: a_row_2_2_load (58)  [1/1] 0.00ns
.preheader7.preheader:2  %a_row_2_2_load = load i32* %a_row_2_2

ST_3: a_row_3_2_load (59)  [1/1] 0.00ns
.preheader7.preheader:3  %a_row_3_2_load = load i32* %a_row_3_2

ST_3: b_copy_0_3_11_load (60)  [1/1] 0.00ns
.preheader7.preheader:4  %b_copy_0_3_11_load = load i32* %b_copy_0_3_11

ST_3: b_copy_0_3_8_load (61)  [1/1] 0.00ns
.preheader7.preheader:5  %b_copy_0_3_8_load = load i32* %b_copy_0_3_8

ST_3: b_copy_0_3_12_load (62)  [1/1] 0.00ns
.preheader7.preheader:6  %b_copy_0_3_12_load = load i32* %b_copy_0_3_12

ST_3: b_copy_0_3_1_load (63)  [1/1] 0.00ns
.preheader7.preheader:7  %b_copy_0_3_1_load = load i32* %b_copy_0_3_1

ST_3: b_copy_1_3_11_load (64)  [1/1] 0.00ns
.preheader7.preheader:8  %b_copy_1_3_11_load = load i32* %b_copy_1_3_11

ST_3: b_copy_1_3_8_load (65)  [1/1] 0.00ns
.preheader7.preheader:9  %b_copy_1_3_8_load = load i32* %b_copy_1_3_8

ST_3: b_copy_1_3_12_load (66)  [1/1] 0.00ns
.preheader7.preheader:10  %b_copy_1_3_12_load = load i32* %b_copy_1_3_12

ST_3: b_copy_1_3_1_load (67)  [1/1] 0.00ns
.preheader7.preheader:11  %b_copy_1_3_1_load = load i32* %b_copy_1_3_1

ST_3: b_copy_2_3_11_load (68)  [1/1] 0.00ns
.preheader7.preheader:12  %b_copy_2_3_11_load = load i32* %b_copy_2_3_11

ST_3: b_copy_2_3_8_load (69)  [1/1] 0.00ns
.preheader7.preheader:13  %b_copy_2_3_8_load = load i32* %b_copy_2_3_8

ST_3: b_copy_2_3_12_load (70)  [1/1] 0.00ns
.preheader7.preheader:14  %b_copy_2_3_12_load = load i32* %b_copy_2_3_12

ST_3: b_copy_2_3_1_load (71)  [1/1] 0.00ns
.preheader7.preheader:15  %b_copy_2_3_1_load = load i32* %b_copy_2_3_1

ST_3: b_copy_3_3_11_load (72)  [1/1] 0.00ns
.preheader7.preheader:16  %b_copy_3_3_11_load = load i32* %b_copy_3_3_11

ST_3: b_copy_3_3_8_load (73)  [1/1] 0.00ns
.preheader7.preheader:17  %b_copy_3_3_8_load = load i32* %b_copy_3_3_8

ST_3: b_copy_3_3_12_load (74)  [1/1] 0.00ns
.preheader7.preheader:18  %b_copy_3_3_12_load = load i32* %b_copy_3_3_12

ST_3: b_copy_3_3_1_load (75)  [1/1] 0.00ns
.preheader7.preheader:19  %b_copy_3_3_1_load = load i32* %b_copy_3_3_1

ST_3: tmp_3 (91)  [1/1] 1.94ns  loc: matmul.c:30
.preheader7.preheader:35  %tmp_3 = icmp eq i3 %j_mid2, 0

ST_3: a_row_0 (93)  [1/2] 2.39ns  loc: matmul.c:32
.preheader7.preheader:37  %a_row_0 = load i32* %a_0_addr, align 4

ST_3: a_row_1 (95)  [1/2] 2.39ns  loc: matmul.c:32
.preheader7.preheader:39  %a_row_1 = load i32* %a_1_addr, align 4

ST_3: a_row_2 (97)  [1/2] 2.39ns  loc: matmul.c:32
.preheader7.preheader:41  %a_row_2 = load i32* %a_2_addr, align 4

ST_3: a_row_3 (99)  [1/2] 2.39ns  loc: matmul.c:32
.preheader7.preheader:43  %a_row_3 = load i32* %a_3_addr, align 4

ST_3: a_row_3_1 (100)  [1/1] 1.37ns  loc: matmul.c:30
.preheader7.preheader:44  %a_row_3_1 = select i1 %tmp_3, i32 %a_row_3, i32 %a_row_3_2_load

ST_3: a_row_2_1 (101)  [1/1] 1.37ns  loc: matmul.c:30
.preheader7.preheader:45  %a_row_2_1 = select i1 %tmp_3, i32 %a_row_2, i32 %a_row_2_2_load

ST_3: a_row_1_1 (102)  [1/1] 1.37ns  loc: matmul.c:30
.preheader7.preheader:46  %a_row_1_1 = select i1 %tmp_3, i32 %a_row_1, i32 %a_row_1_2_load

ST_3: a_row_0_1 (103)  [1/1] 1.37ns  loc: matmul.c:30
.preheader7.preheader:47  %a_row_0_1 = select i1 %tmp_3, i32 %a_row_0, i32 %a_row_0_2_load

ST_3: b_copy_0_3_19 (110)  [1/2] 2.39ns  loc: matmul.c:38
.preheader7.preheader:54  %b_copy_0_3_19 = load i32* %b_0_addr, align 4

ST_3: sel_tmp (112)  [1/1] 1.54ns  loc: matmul.c:23
.preheader7.preheader:56  %sel_tmp = icmp eq i2 %tmp, -2

ST_3: b_copy_0_3 (113)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_0_3_4)
.preheader7.preheader:57  %b_copy_0_3 = select i1 %sel_tmp, i32 %b_copy_0_3_1_load, i32 %b_copy_0_3_19

ST_3: sel_tmp2 (114)  [1/1] 1.54ns  loc: matmul.c:23
.preheader7.preheader:58  %sel_tmp2 = icmp eq i2 %tmp, 1

ST_3: b_copy_0_3_4 (115)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:59  %b_copy_0_3_4 = select i1 %sel_tmp2, i32 %b_copy_0_3_1_load, i32 %b_copy_0_3

ST_3: sel_tmp4 (116)  [1/1] 1.54ns  loc: matmul.c:23
.preheader7.preheader:60  %sel_tmp4 = icmp eq i2 %tmp, 0

ST_3: b_copy_0_3_2 (117)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_0_3_3)
.preheader7.preheader:61  %b_copy_0_3_2 = select i1 %sel_tmp4, i32 %b_copy_0_3_1_load, i32 %b_copy_0_3_4

ST_3: b_copy_0_3_5 (118)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_0_3_6)
.preheader7.preheader:62  %b_copy_0_3_5 = select i1 %sel_tmp, i32 %b_copy_0_3_19, i32 %b_copy_0_3_12_load

ST_3: b_copy_0_3_6 (119)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:63  %b_copy_0_3_6 = select i1 %sel_tmp2, i32 %b_copy_0_3_12_load, i32 %b_copy_0_3_5

ST_3: b_copy_0_3_7 (120)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_0_3_16)
.preheader7.preheader:64  %b_copy_0_3_7 = select i1 %sel_tmp4, i32 %b_copy_0_3_12_load, i32 %b_copy_0_3_6

ST_3: b_copy_0_3_9 (121)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_0_3_14)
.preheader7.preheader:65  %b_copy_0_3_9 = select i1 %sel_tmp2, i32 %b_copy_0_3_19, i32 %b_copy_0_3_8_load

ST_3: b_copy_0_3_14 (122)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:66  %b_copy_0_3_14 = select i1 %sel_tmp4, i32 %b_copy_0_3_8_load, i32 %b_copy_0_3_9

ST_3: b_copy_0_3_15 (123)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_0_3_18)
.preheader7.preheader:67  %b_copy_0_3_15 = select i1 %sel_tmp4, i32 %b_copy_0_3_19, i32 %b_copy_0_3_11_load

ST_3: b_copy_1_3_19 (125)  [1/2] 2.39ns  loc: matmul.c:38
.preheader7.preheader:69  %b_copy_1_3_19 = load i32* %b_1_addr, align 4

ST_3: b_copy_1_3 (126)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_1_3_4)
.preheader7.preheader:70  %b_copy_1_3 = select i1 %sel_tmp, i32 %b_copy_1_3_1_load, i32 %b_copy_1_3_19

ST_3: b_copy_1_3_4 (127)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:71  %b_copy_1_3_4 = select i1 %sel_tmp2, i32 %b_copy_1_3_1_load, i32 %b_copy_1_3

ST_3: b_copy_1_3_2 (128)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_1_3_3)
.preheader7.preheader:72  %b_copy_1_3_2 = select i1 %sel_tmp4, i32 %b_copy_1_3_1_load, i32 %b_copy_1_3_4

ST_3: b_copy_1_3_5 (129)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_1_3_6)
.preheader7.preheader:73  %b_copy_1_3_5 = select i1 %sel_tmp, i32 %b_copy_1_3_19, i32 %b_copy_1_3_12_load

ST_3: b_copy_1_3_6 (130)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:74  %b_copy_1_3_6 = select i1 %sel_tmp2, i32 %b_copy_1_3_12_load, i32 %b_copy_1_3_5

ST_3: b_copy_1_3_7 (131)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_1_3_16)
.preheader7.preheader:75  %b_copy_1_3_7 = select i1 %sel_tmp4, i32 %b_copy_1_3_12_load, i32 %b_copy_1_3_6

ST_3: b_copy_1_3_9 (132)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_1_3_14)
.preheader7.preheader:76  %b_copy_1_3_9 = select i1 %sel_tmp2, i32 %b_copy_1_3_19, i32 %b_copy_1_3_8_load

ST_3: b_copy_1_3_14 (133)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:77  %b_copy_1_3_14 = select i1 %sel_tmp4, i32 %b_copy_1_3_8_load, i32 %b_copy_1_3_9

ST_3: b_copy_1_3_15 (134)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_1_3_18)
.preheader7.preheader:78  %b_copy_1_3_15 = select i1 %sel_tmp4, i32 %b_copy_1_3_19, i32 %b_copy_1_3_11_load

ST_3: b_copy_2_3_19 (136)  [1/2] 2.39ns  loc: matmul.c:38
.preheader7.preheader:80  %b_copy_2_3_19 = load i32* %b_2_addr, align 4

ST_3: b_copy_2_3 (137)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_2_3_4)
.preheader7.preheader:81  %b_copy_2_3 = select i1 %sel_tmp, i32 %b_copy_2_3_1_load, i32 %b_copy_2_3_19

ST_3: b_copy_2_3_4 (138)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:82  %b_copy_2_3_4 = select i1 %sel_tmp2, i32 %b_copy_2_3_1_load, i32 %b_copy_2_3

ST_3: b_copy_2_3_2 (139)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_2_3_3)
.preheader7.preheader:83  %b_copy_2_3_2 = select i1 %sel_tmp4, i32 %b_copy_2_3_1_load, i32 %b_copy_2_3_4

ST_3: b_copy_2_3_5 (140)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_2_3_6)
.preheader7.preheader:84  %b_copy_2_3_5 = select i1 %sel_tmp, i32 %b_copy_2_3_19, i32 %b_copy_2_3_12_load

ST_3: b_copy_2_3_6 (141)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:85  %b_copy_2_3_6 = select i1 %sel_tmp2, i32 %b_copy_2_3_12_load, i32 %b_copy_2_3_5

ST_3: b_copy_2_3_7 (142)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_2_3_16)
.preheader7.preheader:86  %b_copy_2_3_7 = select i1 %sel_tmp4, i32 %b_copy_2_3_12_load, i32 %b_copy_2_3_6

ST_3: b_copy_2_3_9 (143)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_2_3_14)
.preheader7.preheader:87  %b_copy_2_3_9 = select i1 %sel_tmp2, i32 %b_copy_2_3_19, i32 %b_copy_2_3_8_load

ST_3: b_copy_2_3_14 (144)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:88  %b_copy_2_3_14 = select i1 %sel_tmp4, i32 %b_copy_2_3_8_load, i32 %b_copy_2_3_9

ST_3: b_copy_2_3_15 (145)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_2_3_18)
.preheader7.preheader:89  %b_copy_2_3_15 = select i1 %sel_tmp4, i32 %b_copy_2_3_19, i32 %b_copy_2_3_11_load

ST_3: b_copy_3_3_19 (147)  [1/2] 2.39ns  loc: matmul.c:38
.preheader7.preheader:91  %b_copy_3_3_19 = load i32* %b_3_addr, align 4

ST_3: b_copy_3_3 (148)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_3_3_4)
.preheader7.preheader:92  %b_copy_3_3 = select i1 %sel_tmp, i32 %b_copy_3_3_1_load, i32 %b_copy_3_3_19

ST_3: b_copy_3_3_4 (149)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:93  %b_copy_3_3_4 = select i1 %sel_tmp2, i32 %b_copy_3_3_1_load, i32 %b_copy_3_3

ST_3: b_copy_3_3_2 (150)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_3_3_3)
.preheader7.preheader:94  %b_copy_3_3_2 = select i1 %sel_tmp4, i32 %b_copy_3_3_1_load, i32 %b_copy_3_3_4

ST_3: b_copy_3_3_5 (151)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_3_3_6)
.preheader7.preheader:95  %b_copy_3_3_5 = select i1 %sel_tmp, i32 %b_copy_3_3_19, i32 %b_copy_3_3_12_load

ST_3: b_copy_3_3_6 (152)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:96  %b_copy_3_3_6 = select i1 %sel_tmp2, i32 %b_copy_3_3_12_load, i32 %b_copy_3_3_5

ST_3: b_copy_3_3_7 (153)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_3_3_16)
.preheader7.preheader:97  %b_copy_3_3_7 = select i1 %sel_tmp4, i32 %b_copy_3_3_12_load, i32 %b_copy_3_3_6

ST_3: b_copy_3_3_9 (154)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_3_3_14)
.preheader7.preheader:98  %b_copy_3_3_9 = select i1 %sel_tmp2, i32 %b_copy_3_3_19, i32 %b_copy_3_3_8_load

ST_3: b_copy_3_3_14 (155)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:99  %b_copy_3_3_14 = select i1 %sel_tmp4, i32 %b_copy_3_3_8_load, i32 %b_copy_3_3_9

ST_3: b_copy_3_3_15 (156)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_3_3_18)
.preheader7.preheader:100  %b_copy_3_3_15 = select i1 %sel_tmp4, i32 %b_copy_3_3_19, i32 %b_copy_3_3_11_load

ST_3: b_copy_3_3_3 (157)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:101  %b_copy_3_3_3 = select i1 %tmp_mid2, i32 %b_copy_3_3_2, i32 %b_copy_3_3_1_load

ST_3: b_copy_3_3_16 (158)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:102  %b_copy_3_3_16 = select i1 %tmp_mid2, i32 %b_copy_3_3_7, i32 %b_copy_3_3_12_load

ST_3: b_copy_3_3_17 (159)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:103  %b_copy_3_3_17 = select i1 %tmp_mid2, i32 %b_copy_3_3_14, i32 %b_copy_3_3_8_load

ST_3: b_copy_3_3_18 (160)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:104  %b_copy_3_3_18 = select i1 %tmp_mid2, i32 %b_copy_3_3_15, i32 %b_copy_3_3_11_load

ST_3: b_copy_2_3_3 (161)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:105  %b_copy_2_3_3 = select i1 %tmp_mid2, i32 %b_copy_2_3_2, i32 %b_copy_2_3_1_load

ST_3: b_copy_2_3_16 (162)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:106  %b_copy_2_3_16 = select i1 %tmp_mid2, i32 %b_copy_2_3_7, i32 %b_copy_2_3_12_load

ST_3: b_copy_2_3_17 (163)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:107  %b_copy_2_3_17 = select i1 %tmp_mid2, i32 %b_copy_2_3_14, i32 %b_copy_2_3_8_load

ST_3: b_copy_2_3_18 (164)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:108  %b_copy_2_3_18 = select i1 %tmp_mid2, i32 %b_copy_2_3_15, i32 %b_copy_2_3_11_load

ST_3: b_copy_1_3_3 (165)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:109  %b_copy_1_3_3 = select i1 %tmp_mid2, i32 %b_copy_1_3_2, i32 %b_copy_1_3_1_load

ST_3: b_copy_1_3_16 (166)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:110  %b_copy_1_3_16 = select i1 %tmp_mid2, i32 %b_copy_1_3_7, i32 %b_copy_1_3_12_load

ST_3: b_copy_1_3_17 (167)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:111  %b_copy_1_3_17 = select i1 %tmp_mid2, i32 %b_copy_1_3_14, i32 %b_copy_1_3_8_load

ST_3: b_copy_1_3_18 (168)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:112  %b_copy_1_3_18 = select i1 %tmp_mid2, i32 %b_copy_1_3_15, i32 %b_copy_1_3_11_load

ST_3: b_copy_0_3_3 (169)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:113  %b_copy_0_3_3 = select i1 %tmp_mid2, i32 %b_copy_0_3_2, i32 %b_copy_0_3_1_load

ST_3: b_copy_0_3_16 (170)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:114  %b_copy_0_3_16 = select i1 %tmp_mid2, i32 %b_copy_0_3_7, i32 %b_copy_0_3_12_load

ST_3: b_copy_0_3_17 (171)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:115  %b_copy_0_3_17 = select i1 %tmp_mid2, i32 %b_copy_0_3_14, i32 %b_copy_0_3_8_load

ST_3: b_copy_0_3_18 (172)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:116  %b_copy_0_3_18 = select i1 %tmp_mid2, i32 %b_copy_0_3_15, i32 %b_copy_0_3_11_load

ST_3: tmp_4 (173)  [1/1] 1.57ns  loc: matmul.c:36
.preheader7.preheader:117  %tmp_4 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %b_copy_0_3_18, i32 %b_copy_0_3_17, i32 %b_copy_0_3_16, i32 %b_copy_0_3_3, i2 %tmp)

ST_3: tmp_5 (175)  [1/1] 1.57ns  loc: matmul.c:36
.preheader7.preheader:119  %tmp_5 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %b_copy_1_3_18, i32 %b_copy_1_3_17, i32 %b_copy_1_3_16, i32 %b_copy_1_3_3, i2 %tmp)

ST_3: tmp_7 (177)  [1/1] 1.57ns  loc: matmul.c:36
.preheader7.preheader:121  %tmp_7 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %b_copy_2_3_18, i32 %b_copy_2_3_17, i32 %b_copy_2_3_16, i32 %b_copy_2_3_3, i2 %tmp)

ST_3: tmp_8 (179)  [1/1] 1.57ns  loc: matmul.c:36
.preheader7.preheader:123  %tmp_8 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %b_copy_3_3_18, i32 %b_copy_3_3_17, i32 %b_copy_3_3_16, i32 %b_copy_3_3_3, i2 %tmp)

ST_3: StgValue_175 (187)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:131  store i32 %b_copy_3_3_3, i32* %b_copy_3_3_1

ST_3: StgValue_176 (188)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:132  store i32 %b_copy_3_3_16, i32* %b_copy_3_3_12

ST_3: StgValue_177 (189)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:133  store i32 %b_copy_3_3_17, i32* %b_copy_3_3_8

ST_3: StgValue_178 (190)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:134  store i32 %b_copy_3_3_18, i32* %b_copy_3_3_11

ST_3: StgValue_179 (191)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:135  store i32 %b_copy_2_3_3, i32* %b_copy_2_3_1

ST_3: StgValue_180 (192)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:136  store i32 %b_copy_2_3_16, i32* %b_copy_2_3_12

ST_3: StgValue_181 (193)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:137  store i32 %b_copy_2_3_17, i32* %b_copy_2_3_8

ST_3: StgValue_182 (194)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:138  store i32 %b_copy_2_3_18, i32* %b_copy_2_3_11

ST_3: StgValue_183 (195)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:139  store i32 %b_copy_1_3_3, i32* %b_copy_1_3_1

ST_3: StgValue_184 (196)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:140  store i32 %b_copy_1_3_16, i32* %b_copy_1_3_12

ST_3: StgValue_185 (197)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:141  store i32 %b_copy_1_3_17, i32* %b_copy_1_3_8

ST_3: StgValue_186 (198)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:142  store i32 %b_copy_1_3_18, i32* %b_copy_1_3_11

ST_3: StgValue_187 (199)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:143  store i32 %b_copy_0_3_3, i32* %b_copy_0_3_1

ST_3: StgValue_188 (200)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:144  store i32 %b_copy_0_3_16, i32* %b_copy_0_3_12

ST_3: StgValue_189 (201)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:145  store i32 %b_copy_0_3_17, i32* %b_copy_0_3_8

ST_3: StgValue_190 (202)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:146  store i32 %b_copy_0_3_18, i32* %b_copy_0_3_11

ST_3: StgValue_191 (203)  [1/1] 0.00ns  loc: matmul.c:30
.preheader7.preheader:147  store i32 %a_row_3_1, i32* %a_row_3_2

ST_3: StgValue_192 (204)  [1/1] 0.00ns  loc: matmul.c:30
.preheader7.preheader:148  store i32 %a_row_2_1, i32* %a_row_2_2

ST_3: StgValue_193 (205)  [1/1] 0.00ns  loc: matmul.c:30
.preheader7.preheader:149  store i32 %a_row_1_1, i32* %a_row_1_2

ST_3: StgValue_194 (206)  [1/1] 0.00ns  loc: matmul.c:30
.preheader7.preheader:150  store i32 %a_row_0_1, i32* %a_row_0_2


 <State 4>: 6.68ns
ST_4: tmp_s (174)  [6/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:118  %tmp_s = mul nsw i32 %tmp_4, %a_row_0_1

ST_4: tmp_2_1 (176)  [6/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:120  %tmp_2_1 = mul nsw i32 %tmp_5, %a_row_1_1

ST_4: tmp_2_2 (178)  [6/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:122  %tmp_2_2 = mul nsw i32 %tmp_7, %a_row_2_1

ST_4: tmp_2_3 (180)  [6/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:124  %tmp_2_3 = mul nsw i32 %tmp_8, %a_row_3_1


 <State 5>: 6.68ns
ST_5: tmp_s (174)  [5/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:118  %tmp_s = mul nsw i32 %tmp_4, %a_row_0_1

ST_5: tmp_2_1 (176)  [5/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:120  %tmp_2_1 = mul nsw i32 %tmp_5, %a_row_1_1

ST_5: tmp_2_2 (178)  [5/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:122  %tmp_2_2 = mul nsw i32 %tmp_7, %a_row_2_1

ST_5: tmp_2_3 (180)  [5/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:124  %tmp_2_3 = mul nsw i32 %tmp_8, %a_row_3_1


 <State 6>: 6.68ns
ST_6: tmp_s (174)  [4/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:118  %tmp_s = mul nsw i32 %tmp_4, %a_row_0_1

ST_6: tmp_2_1 (176)  [4/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:120  %tmp_2_1 = mul nsw i32 %tmp_5, %a_row_1_1

ST_6: tmp_2_2 (178)  [4/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:122  %tmp_2_2 = mul nsw i32 %tmp_7, %a_row_2_1

ST_6: tmp_2_3 (180)  [4/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:124  %tmp_2_3 = mul nsw i32 %tmp_8, %a_row_3_1


 <State 7>: 6.68ns
ST_7: tmp_s (174)  [3/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:118  %tmp_s = mul nsw i32 %tmp_4, %a_row_0_1

ST_7: tmp_2_1 (176)  [3/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:120  %tmp_2_1 = mul nsw i32 %tmp_5, %a_row_1_1

ST_7: tmp_2_2 (178)  [3/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:122  %tmp_2_2 = mul nsw i32 %tmp_7, %a_row_2_1

ST_7: tmp_2_3 (180)  [3/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:124  %tmp_2_3 = mul nsw i32 %tmp_8, %a_row_3_1


 <State 8>: 6.68ns
ST_8: tmp_s (174)  [2/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:118  %tmp_s = mul nsw i32 %tmp_4, %a_row_0_1

ST_8: tmp_2_1 (176)  [2/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:120  %tmp_2_1 = mul nsw i32 %tmp_5, %a_row_1_1

ST_8: tmp_2_2 (178)  [2/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:122  %tmp_2_2 = mul nsw i32 %tmp_7, %a_row_2_1

ST_8: tmp_2_3 (180)  [2/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:124  %tmp_2_3 = mul nsw i32 %tmp_8, %a_row_3_1


 <State 9>: 6.68ns
ST_9: tmp_s (174)  [1/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:118  %tmp_s = mul nsw i32 %tmp_4, %a_row_0_1

ST_9: tmp_2_1 (176)  [1/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:120  %tmp_2_1 = mul nsw i32 %tmp_5, %a_row_1_1

ST_9: tmp_2_2 (178)  [1/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:122  %tmp_2_2 = mul nsw i32 %tmp_7, %a_row_2_1

ST_9: tmp_2_3 (180)  [1/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:124  %tmp_2_3 = mul nsw i32 %tmp_8, %a_row_3_1


 <State 10>: 6.70ns
ST_10: StgValue_219 (77)  [1/1] 0.00ns
.preheader7.preheader:21  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L_col_str)

ST_10: empty (78)  [1/1] 0.00ns
.preheader7.preheader:22  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_10: tmp_1 (86)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:30  %tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_1_mid2_v, i2 0)

ST_10: tmp_9_cast (87)  [1/1] 0.00ns  loc: matmul.c:23
.preheader7.preheader:31  %tmp_9_cast = zext i5 %tmp_1 to i6

ST_10: StgValue_223 (88)  [1/1] 0.00ns  loc: matmul.c:23
.preheader7.preheader:32  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str5) nounwind

ST_10: tmp_2 (89)  [1/1] 0.00ns  loc: matmul.c:23
.preheader7.preheader:33  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str5) nounwind

ST_10: StgValue_225 (90)  [1/1] 0.00ns  loc: matmul.c:25
.preheader7.preheader:34  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_10: tmp_6_cast (105)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:49  %tmp_6_cast = zext i3 %j_mid2 to i6

ST_10: tmp_9 (106)  [1/1] 1.67ns  loc: matmul.c:46
.preheader7.preheader:50  %tmp_9 = add i6 %tmp_9_cast, %tmp_6_cast

ST_10: tmp_10_cast (107)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:51  %tmp_10_cast = zext i6 %tmp_9 to i64

ST_10: c_addr (108)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:52  %c_addr = getelementptr [16 x i32]* %c, i64 0, i64 %tmp_10_cast

ST_10: tmp9 (181)  [1/1] 2.39ns  loc: matmul.c:43
.preheader7.preheader:125  %tmp9 = add i32 %tmp_2_1, %tmp_s

ST_10: tmp2 (182)  [1/1] 1.92ns  loc: matmul.c:43
.preheader7.preheader:126  %tmp2 = add i32 %tmp_2_3, %tmp_2_2

ST_10: tmp_5_3 (183)  [1/1] 1.92ns  loc: matmul.c:43
.preheader7.preheader:127  %tmp_5_3 = add nsw i32 %tmp9, %tmp2

ST_10: StgValue_233 (184)  [1/1] 2.39ns  loc: matmul.c:46
.preheader7.preheader:128  store i32 %tmp_5_3, i32* %c_addr, align 4

ST_10: empty_3 (185)  [1/1] 0.00ns  loc: matmul.c:47
.preheader7.preheader:129  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str5, i32 %tmp_2) nounwind

ST_10: StgValue_235 (207)  [1/1] 0.00ns  loc: matmul.c:23
.preheader7.preheader:151  br label %.preheader7


 <State 11>: 0.00ns
ST_11: StgValue_236 (209)  [1/1] 0.00ns  loc: matmul.c:49
:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [49]  (1.57 ns)

 <State 2>: 5.7ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', matmul.c:23) [51]  (0 ns)
	'icmp' operation ('exitcond', matmul.c:23) [79]  (1.94 ns)
	'select' operation ('tmp_1_mid2_v', matmul.c:46) [84]  (1.37 ns)
	'getelementptr' operation ('a_1_addr', matmul.c:46) [94]  (0 ns)
	'load' operation ('a_row[1]', matmul.c:32) on array 'a_1' [95]  (2.39 ns)

 <State 3>: 6.7ns
The critical path consists of the following:
	'load' operation ('b_copy[0][3]', matmul.c:38) on array 'b_0' [110]  (2.39 ns)
	'select' operation ('b_copy[0][3]', matmul.c:23) [113]  (0 ns)
	'select' operation ('b_copy[0][3]', matmul.c:23) [115]  (1.37 ns)
	'select' operation ('b_copy[0][3]', matmul.c:23) [117]  (0 ns)
	'select' operation ('b_copy[0][3]', matmul.c:36) [169]  (1.37 ns)
	'mux' operation ('tmp_4', matmul.c:36) [173]  (1.57 ns)

 <State 4>: 6.68ns
The critical path consists of the following:
	'mul' operation ('tmp_s', matmul.c:43) [174]  (6.68 ns)

 <State 5>: 6.68ns
The critical path consists of the following:
	'mul' operation ('tmp_s', matmul.c:43) [174]  (6.68 ns)

 <State 6>: 6.68ns
The critical path consists of the following:
	'mul' operation ('tmp_s', matmul.c:43) [174]  (6.68 ns)

 <State 7>: 6.68ns
The critical path consists of the following:
	'mul' operation ('tmp_s', matmul.c:43) [174]  (6.68 ns)

 <State 8>: 6.68ns
The critical path consists of the following:
	'mul' operation ('tmp_s', matmul.c:43) [174]  (6.68 ns)

 <State 9>: 6.68ns
The critical path consists of the following:
	'mul' operation ('tmp_s', matmul.c:43) [174]  (6.68 ns)

 <State 10>: 6.7ns
The critical path consists of the following:
	'add' operation ('tmp9', matmul.c:43) [181]  (2.39 ns)
	'add' operation ('tmp_5_3', matmul.c:43) [183]  (1.92 ns)
	'store' operation (matmul.c:46) of variable 'tmp_5_3', matmul.c:43 on array 'c' [184]  (2.39 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
