vhdtdtfi -lang verilog -prj RISC_Processor -o "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Adder.tfi" -lib work "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor//Adder.v" -module Adder -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lang verilog -prj RISC_Processor -o "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Adder.tfi" -lib work "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor//Adder.v" -module Adder -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lang verilog -prj RISC_Processor -o "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Adder.tfi" -lib work "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor//Adder.v" -module Adder -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
