; DIVU tests
; Only Generated test!


:DIVU_W_X_NOT_AFFECTED_STILL_SET

arrange_code
$00040000 8a d5

assert_code
> DIVU.W (A5),D5

arrange_reg
D0 00000040 000000d1 555555d2 000000d3 000000d4 00000100 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
SR_FLAGS XNZVC

assert_reg
D0 00000040 000000d1 555555d2 000000d3 000000d4 00010033 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
PC 00040002
SR_FLAGS X----

arrange_mem
$00030000 00 05

:DIVU_W_X_NOT_AFFECTED_STILL_CLEAR

arrange_code
$00040000 8a d5

assert_code
> DIVU.W (A5),D5

arrange_reg
D0 00000040 000000d1 555555d2 000000d3 000000d4 00000100 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
SR_FLAGS -NZVC

assert_reg
D0 00000040 000000d1 555555d2 000000d3 000000d4 00010033 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
PC 00040002
SR_FLAGS -----

arrange_mem
$00030000 00 05

:DIVU_W_N_SET

arrange_code
$00040000 8a fc 00 02

assert_code
> DIVU.W #$0002,D5

arrange_reg
D0 00000040 000000d1 555555d2 000000d3 000000d4 00010000 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
SR_FLAGS --ZVC

assert_reg
D0 00000040 000000d1 555555d2 000000d3 000000d4 00008000 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
PC 00040004
SR_FLAGS -N---

:DIVU_W_N_NOT_SET

arrange_code
$00040000 8a fc 00 02

assert_code
> DIVU.W #$0002,D5

arrange_reg
D0 00000040 000000d1 555555d2 000000d3 000000d4 0000ffff 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
SR_FLAGS -NZVC

assert_reg
D0 00000040 000000d1 555555d2 000000d3 000000d4 00017fff 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
PC 00040004
SR_FLAGS -----

:DIVU_W_Z_SET

arrange_code
$00040000 8a fc 00 02

assert_code
> DIVU.W #$0002,D5

arrange_reg
D0 00000040 000000d1 555555d2 000000d3 000000d4 00000000 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
SR_FLAGS -N-VC

assert_reg
D0 00000040 000000d1 555555d2 000000d3 000000d4 00000000 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
PC 00040004
SR_FLAGS --Z--

:DIVU_W_Z_NOT_SET

arrange_code
$00040000 8a fc 00 02

assert_code
> DIVU.W #$0002,D5

arrange_reg
D0 00000040 000000d1 555555d2 000000d3 000000d4 00000003 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
SR_FLAGS -NZVC

assert_reg
D0 00000040 000000d1 555555d2 000000d3 000000d4 00010001 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
PC 00040004
SR_FLAGS -----

:DIVU_W_V_SET

arrange_code
$00040000 86 c0

assert_code
> DIVU.W D0,D3

arrange_reg
D0 00000040 000000d1 555555d2 00400000 000000d4 00000000 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
SR_FLAGS -----

assert_reg
D0 00000040 000000d1 555555d2 00400000 000000d4 00000000 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
PC 00040002
SR_FLAGS ---V-

:DIVU_W_V_NOT_SET

arrange_code
$00040000 86 c0

assert_code
> DIVU.W D0,D3

arrange_reg
D0 00000041 000000d1 555555d2 00400000 000000d4 00010001 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
SR_FLAGS --ZVC

assert_reg
D0 00000041 000000d1 555555d2 0031fc0f 000000d4 00010001 000000d6 000000d7
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
PC 00040002
SR_FLAGS -N---

:DIVU_W_C_NOT_SET

arrange_code
$00040000 8e c7

assert_code
> DIVU.W D7,D7

arrange_reg
D0 00000041 000000d1 555555d2 00400000 000000d4 00010001 000000d6 00000001
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
SR_FLAGS XNZVC

assert_reg
D0 00000041 000000d1 555555d2 00400000 000000d4 00010001 000000d6 00000001
A0 000000a0 000000a1 000000a2 000000a3 000000a4 00030000 000000a6 000000a7
PC 00040002
SR_FLAGS X----
