;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; PWM_1
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB10_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB10_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB10_MSK
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB10_ST
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; UserBTN
UserBTN__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
UserBTN__0__MASK EQU 0x04
UserBTN__0__PC EQU CYREG_PRT2_PC2
UserBTN__0__PORT EQU 2
UserBTN__0__SHIFT EQU 2
UserBTN__AG EQU CYREG_PRT2_AG
UserBTN__AMUX EQU CYREG_PRT2_AMUX
UserBTN__BIE EQU CYREG_PRT2_BIE
UserBTN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
UserBTN__BYP EQU CYREG_PRT2_BYP
UserBTN__CTL EQU CYREG_PRT2_CTL
UserBTN__DM0 EQU CYREG_PRT2_DM0
UserBTN__DM1 EQU CYREG_PRT2_DM1
UserBTN__DM2 EQU CYREG_PRT2_DM2
UserBTN__DR EQU CYREG_PRT2_DR
UserBTN__INP_DIS EQU CYREG_PRT2_INP_DIS
UserBTN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
UserBTN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
UserBTN__LCD_EN EQU CYREG_PRT2_LCD_EN
UserBTN__MASK EQU 0x04
UserBTN__PORT EQU 2
UserBTN__PRT EQU CYREG_PRT2_PRT
UserBTN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
UserBTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
UserBTN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
UserBTN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
UserBTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
UserBTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
UserBTN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
UserBTN__PS EQU CYREG_PRT2_PS
UserBTN__SHIFT EQU 2
UserBTN__SLW EQU CYREG_PRT2_SLW

; Stepper_DIR
Stepper_DIR__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Stepper_DIR__0__MASK EQU 0x01
Stepper_DIR__0__PC EQU CYREG_PRT0_PC0
Stepper_DIR__0__PORT EQU 0
Stepper_DIR__0__SHIFT EQU 0
Stepper_DIR__AG EQU CYREG_PRT0_AG
Stepper_DIR__AMUX EQU CYREG_PRT0_AMUX
Stepper_DIR__BIE EQU CYREG_PRT0_BIE
Stepper_DIR__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Stepper_DIR__BYP EQU CYREG_PRT0_BYP
Stepper_DIR__CTL EQU CYREG_PRT0_CTL
Stepper_DIR__DM0 EQU CYREG_PRT0_DM0
Stepper_DIR__DM1 EQU CYREG_PRT0_DM1
Stepper_DIR__DM2 EQU CYREG_PRT0_DM2
Stepper_DIR__DR EQU CYREG_PRT0_DR
Stepper_DIR__INP_DIS EQU CYREG_PRT0_INP_DIS
Stepper_DIR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Stepper_DIR__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Stepper_DIR__LCD_EN EQU CYREG_PRT0_LCD_EN
Stepper_DIR__MASK EQU 0x01
Stepper_DIR__PORT EQU 0
Stepper_DIR__PRT EQU CYREG_PRT0_PRT
Stepper_DIR__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Stepper_DIR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Stepper_DIR__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Stepper_DIR__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Stepper_DIR__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Stepper_DIR__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Stepper_DIR__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Stepper_DIR__PS EQU CYREG_PRT0_PS
Stepper_DIR__SHIFT EQU 0
Stepper_DIR__SLW EQU CYREG_PRT0_SLW

; Stepper_MS1
Stepper_MS1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Stepper_MS1__0__MASK EQU 0x02
Stepper_MS1__0__PC EQU CYREG_PRT0_PC1
Stepper_MS1__0__PORT EQU 0
Stepper_MS1__0__SHIFT EQU 1
Stepper_MS1__AG EQU CYREG_PRT0_AG
Stepper_MS1__AMUX EQU CYREG_PRT0_AMUX
Stepper_MS1__BIE EQU CYREG_PRT0_BIE
Stepper_MS1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Stepper_MS1__BYP EQU CYREG_PRT0_BYP
Stepper_MS1__CTL EQU CYREG_PRT0_CTL
Stepper_MS1__DM0 EQU CYREG_PRT0_DM0
Stepper_MS1__DM1 EQU CYREG_PRT0_DM1
Stepper_MS1__DM2 EQU CYREG_PRT0_DM2
Stepper_MS1__DR EQU CYREG_PRT0_DR
Stepper_MS1__INP_DIS EQU CYREG_PRT0_INP_DIS
Stepper_MS1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Stepper_MS1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Stepper_MS1__LCD_EN EQU CYREG_PRT0_LCD_EN
Stepper_MS1__MASK EQU 0x02
Stepper_MS1__PORT EQU 0
Stepper_MS1__PRT EQU CYREG_PRT0_PRT
Stepper_MS1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Stepper_MS1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Stepper_MS1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Stepper_MS1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Stepper_MS1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Stepper_MS1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Stepper_MS1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Stepper_MS1__PS EQU CYREG_PRT0_PS
Stepper_MS1__SHIFT EQU 1
Stepper_MS1__SLW EQU CYREG_PRT0_SLW

; Stepper_MS2
Stepper_MS2__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Stepper_MS2__0__MASK EQU 0x04
Stepper_MS2__0__PC EQU CYREG_PRT0_PC2
Stepper_MS2__0__PORT EQU 0
Stepper_MS2__0__SHIFT EQU 2
Stepper_MS2__AG EQU CYREG_PRT0_AG
Stepper_MS2__AMUX EQU CYREG_PRT0_AMUX
Stepper_MS2__BIE EQU CYREG_PRT0_BIE
Stepper_MS2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Stepper_MS2__BYP EQU CYREG_PRT0_BYP
Stepper_MS2__CTL EQU CYREG_PRT0_CTL
Stepper_MS2__DM0 EQU CYREG_PRT0_DM0
Stepper_MS2__DM1 EQU CYREG_PRT0_DM1
Stepper_MS2__DM2 EQU CYREG_PRT0_DM2
Stepper_MS2__DR EQU CYREG_PRT0_DR
Stepper_MS2__INP_DIS EQU CYREG_PRT0_INP_DIS
Stepper_MS2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Stepper_MS2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Stepper_MS2__LCD_EN EQU CYREG_PRT0_LCD_EN
Stepper_MS2__MASK EQU 0x04
Stepper_MS2__PORT EQU 0
Stepper_MS2__PRT EQU CYREG_PRT0_PRT
Stepper_MS2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Stepper_MS2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Stepper_MS2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Stepper_MS2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Stepper_MS2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Stepper_MS2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Stepper_MS2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Stepper_MS2__PS EQU CYREG_PRT0_PS
Stepper_MS2__SHIFT EQU 2
Stepper_MS2__SLW EQU CYREG_PRT0_SLW

; Stepper_MS3
Stepper_MS3__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Stepper_MS3__0__MASK EQU 0x08
Stepper_MS3__0__PC EQU CYREG_PRT0_PC3
Stepper_MS3__0__PORT EQU 0
Stepper_MS3__0__SHIFT EQU 3
Stepper_MS3__AG EQU CYREG_PRT0_AG
Stepper_MS3__AMUX EQU CYREG_PRT0_AMUX
Stepper_MS3__BIE EQU CYREG_PRT0_BIE
Stepper_MS3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Stepper_MS3__BYP EQU CYREG_PRT0_BYP
Stepper_MS3__CTL EQU CYREG_PRT0_CTL
Stepper_MS3__DM0 EQU CYREG_PRT0_DM0
Stepper_MS3__DM1 EQU CYREG_PRT0_DM1
Stepper_MS3__DM2 EQU CYREG_PRT0_DM2
Stepper_MS3__DR EQU CYREG_PRT0_DR
Stepper_MS3__INP_DIS EQU CYREG_PRT0_INP_DIS
Stepper_MS3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Stepper_MS3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Stepper_MS3__LCD_EN EQU CYREG_PRT0_LCD_EN
Stepper_MS3__MASK EQU 0x08
Stepper_MS3__PORT EQU 0
Stepper_MS3__PRT EQU CYREG_PRT0_PRT
Stepper_MS3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Stepper_MS3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Stepper_MS3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Stepper_MS3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Stepper_MS3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Stepper_MS3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Stepper_MS3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Stepper_MS3__PS EQU CYREG_PRT0_PS
Stepper_MS3__SHIFT EQU 3
Stepper_MS3__SLW EQU CYREG_PRT0_SLW

; Stepper_Step
Stepper_Step__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Stepper_Step__0__MASK EQU 0x02
Stepper_Step__0__PC EQU CYREG_PRT2_PC1
Stepper_Step__0__PORT EQU 2
Stepper_Step__0__SHIFT EQU 1
Stepper_Step__AG EQU CYREG_PRT2_AG
Stepper_Step__AMUX EQU CYREG_PRT2_AMUX
Stepper_Step__BIE EQU CYREG_PRT2_BIE
Stepper_Step__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Stepper_Step__BYP EQU CYREG_PRT2_BYP
Stepper_Step__CTL EQU CYREG_PRT2_CTL
Stepper_Step__DM0 EQU CYREG_PRT2_DM0
Stepper_Step__DM1 EQU CYREG_PRT2_DM1
Stepper_Step__DM2 EQU CYREG_PRT2_DM2
Stepper_Step__DR EQU CYREG_PRT2_DR
Stepper_Step__INP_DIS EQU CYREG_PRT2_INP_DIS
Stepper_Step__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Stepper_Step__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Stepper_Step__LCD_EN EQU CYREG_PRT2_LCD_EN
Stepper_Step__MASK EQU 0x02
Stepper_Step__PORT EQU 2
Stepper_Step__PRT EQU CYREG_PRT2_PRT
Stepper_Step__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Stepper_Step__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Stepper_Step__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Stepper_Step__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Stepper_Step__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Stepper_Step__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Stepper_Step__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Stepper_Step__PS EQU CYREG_PRT2_PS
Stepper_Step__SHIFT EQU 1
Stepper_Step__SLW EQU CYREG_PRT2_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
