
V1.03.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
<<<<<<< HEAD
  1 .text         000058d8  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08005ab0  08005ab0  00006ab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005ad0  08005ad0  00007010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005ad0  08005ad0  00007010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005ad0  08005ad0  00007010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ad0  08005ad0  00006ad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005ad4  08005ad4  00006ad4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08005ad8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000438  20000010  08005ae8  00007010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000448  08005ae8  00007448  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011977  00000000  00000000  00007040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002707  00000000  00000000  000189b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001078  00000000  00000000  0001b0c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c88  00000000  00000000  0001c138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f0ab  00000000  00000000  0001cdc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000125e6  00000000  00000000  0003be6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ca9b2  00000000  00000000  0004e451  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00118e03  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004644  00000000  00000000  00118e48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  0011d48c  2**0
=======
  1 .text         00004b64  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08004d3c  08004d3c  00005d3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d64  08004d64  0000600c  2**0
                  CONTENTS
  4 .ARM          00000000  08004d64  08004d64  0000600c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004d64  08004d64  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d64  08004d64  00005d64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004d68  08004d68  00005d68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004d6c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001bc  2000000c  08004d78  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001c8  08004d78  000061c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011750  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002627  00000000  00000000  0001778c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001058  00000000  00000000  00019db8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c70  00000000  00000000  0001ae10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001eda7  00000000  00000000  0001ba80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011f6f  00000000  00000000  0003a827  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ca7cd  00000000  00000000  0004c796  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00116f63  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004548  00000000  00000000  00116fa8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  0011b4f0  2**0
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
<<<<<<< HEAD
 80001f0:	20000010 	.word	0x20000010
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08005a98 	.word	0x08005a98
=======
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08004d24 	.word	0x08004d24
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
<<<<<<< HEAD
 8000210:	20000014 	.word	0x20000014
 8000214:	08005a98 	.word	0x08005a98

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_d2f>:
 8000590:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000594:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000598:	bf24      	itt	cs
 800059a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800059e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80005a2:	d90d      	bls.n	80005c0 <__aeabi_d2f+0x30>
 80005a4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005a8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80005ac:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80005b0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80005b4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80005b8:	bf08      	it	eq
 80005ba:	f020 0001 	biceq.w	r0, r0, #1
 80005be:	4770      	bx	lr
 80005c0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80005c4:	d121      	bne.n	800060a <__aeabi_d2f+0x7a>
 80005c6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80005ca:	bfbc      	itt	lt
 80005cc:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80005d0:	4770      	bxlt	lr
 80005d2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005d6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80005da:	f1c2 0218 	rsb	r2, r2, #24
 80005de:	f1c2 0c20 	rsb	ip, r2, #32
 80005e2:	fa10 f30c 	lsls.w	r3, r0, ip
 80005e6:	fa20 f002 	lsr.w	r0, r0, r2
 80005ea:	bf18      	it	ne
 80005ec:	f040 0001 	orrne.w	r0, r0, #1
 80005f0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80005f4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80005f8:	fa03 fc0c 	lsl.w	ip, r3, ip
 80005fc:	ea40 000c 	orr.w	r0, r0, ip
 8000600:	fa23 f302 	lsr.w	r3, r3, r2
 8000604:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000608:	e7cc      	b.n	80005a4 <__aeabi_d2f+0x14>
 800060a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800060e:	d107      	bne.n	8000620 <__aeabi_d2f+0x90>
 8000610:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000614:	bf1e      	ittt	ne
 8000616:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 800061a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800061e:	4770      	bxne	lr
 8000620:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000624:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000628:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800062c:	4770      	bx	lr
 800062e:	bf00      	nop

08000630 <cmr_fdcan_init1>:
uint64_t  RxData[64];
=======
 8000210:	20000010 	.word	0x20000010
 8000214:	08004d24 	.word	0x08004d24

08000218 <cmr_fdcan_init1>:
uint8_t  RxData[32];
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60



/* CANFD functions -------------------------------------------------------------*/
int cmr_fdcan_init1(uint32_t ID){
<<<<<<< HEAD
 8000630:	b580      	push	{r7, lr}
 8000632:	b082      	sub	sp, #8
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]

  HAL_FDCAN_MspInit(&hfdcan1);
 8000638:	4832      	ldr	r0, [pc, #200]	@ (8000704 <cmr_fdcan_init1+0xd4>)
 800063a:	f000 f8e9 	bl	8000810 <HAL_FDCAN_MspInit>

  hfdcan1.Instance = FDCAN1;
 800063e:	4b31      	ldr	r3, [pc, #196]	@ (8000704 <cmr_fdcan_init1+0xd4>)
 8000640:	4a31      	ldr	r2, [pc, #196]	@ (8000708 <cmr_fdcan_init1+0xd8>)
 8000642:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000644:	4b2f      	ldr	r3, [pc, #188]	@ (8000704 <cmr_fdcan_init1+0xd4>)
 8000646:	2200      	movs	r2, #0
 8000648:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 800064a:	4b2e      	ldr	r3, [pc, #184]	@ (8000704 <cmr_fdcan_init1+0xd4>)
 800064c:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000650:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000652:	4b2c      	ldr	r3, [pc, #176]	@ (8000704 <cmr_fdcan_init1+0xd4>)
 8000654:	2200      	movs	r2, #0
 8000656:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8000658:	4b2a      	ldr	r3, [pc, #168]	@ (8000704 <cmr_fdcan_init1+0xd4>)
 800065a:	2201      	movs	r2, #1
 800065c:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800065e:	4b29      	ldr	r3, [pc, #164]	@ (8000704 <cmr_fdcan_init1+0xd4>)
 8000660:	2200      	movs	r2, #0
 8000662:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000664:	4b27      	ldr	r3, [pc, #156]	@ (8000704 <cmr_fdcan_init1+0xd4>)
 8000666:	2200      	movs	r2, #0
 8000668:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 800066a:	4b26      	ldr	r3, [pc, #152]	@ (8000704 <cmr_fdcan_init1+0xd4>)
 800066c:	2202      	movs	r2, #2
 800066e:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 2;
 8000670:	4b24      	ldr	r3, [pc, #144]	@ (8000704 <cmr_fdcan_init1+0xd4>)
 8000672:	2202      	movs	r2, #2
 8000674:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 29;
 8000676:	4b23      	ldr	r3, [pc, #140]	@ (8000704 <cmr_fdcan_init1+0xd4>)
 8000678:	221d      	movs	r2, #29
 800067a:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 10;
 800067c:	4b21      	ldr	r3, [pc, #132]	@ (8000704 <cmr_fdcan_init1+0xd4>)
 800067e:	220a      	movs	r2, #10
 8000680:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 4;
 8000682:	4b20      	ldr	r3, [pc, #128]	@ (8000704 <cmr_fdcan_init1+0xd4>)
 8000684:	2204      	movs	r2, #4
 8000686:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 2;
 8000688:	4b1e      	ldr	r3, [pc, #120]	@ (8000704 <cmr_fdcan_init1+0xd4>)
 800068a:	2202      	movs	r2, #2
 800068c:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 7;
 800068e:	4b1d      	ldr	r3, [pc, #116]	@ (8000704 <cmr_fdcan_init1+0xd4>)
 8000690:	2207      	movs	r2, #7
 8000692:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 8000694:	4b1b      	ldr	r3, [pc, #108]	@ (8000704 <cmr_fdcan_init1+0xd4>)
 8000696:	2202      	movs	r2, #2
 8000698:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 800069a:	4b1a      	ldr	r3, [pc, #104]	@ (8000704 <cmr_fdcan_init1+0xd4>)
 800069c:	2201      	movs	r2, #1
 800069e:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 80006a0:	4b18      	ldr	r3, [pc, #96]	@ (8000704 <cmr_fdcan_init1+0xd4>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80006a6:	4b17      	ldr	r3, [pc, #92]	@ (8000704 <cmr_fdcan_init1+0xd4>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK){
 80006ac:	4815      	ldr	r0, [pc, #84]	@ (8000704 <cmr_fdcan_init1+0xd4>)
 80006ae:	f002 fbf3 	bl	8002e98 <HAL_FDCAN_Init>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d002      	beq.n	80006be <cmr_fdcan_init1+0x8e>
	  return -1;
 80006b8:	f04f 33ff 	mov.w	r3, #4294967295
 80006bc:	e01e      	b.n	80006fc <cmr_fdcan_init1+0xcc>
  }

  if (cmr_filter_init(&filter0, ID) != HAL_OK){
 80006be:	6879      	ldr	r1, [r7, #4]
 80006c0:	4812      	ldr	r0, [pc, #72]	@ (800070c <cmr_fdcan_init1+0xdc>)
 80006c2:	f000 f825 	bl	8000710 <cmr_filter_init>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d002      	beq.n	80006d2 <cmr_fdcan_init1+0xa2>
	  return -1;
 80006cc:	f04f 33ff 	mov.w	r3, #4294967295
 80006d0:	e014      	b.n	80006fc <cmr_fdcan_init1+0xcc>
  }

  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK){
 80006d2:	480c      	ldr	r0, [pc, #48]	@ (8000704 <cmr_fdcan_init1+0xd4>)
 80006d4:	f002 fd94 	bl	8003200 <HAL_FDCAN_Start>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d002      	beq.n	80006e4 <cmr_fdcan_init1+0xb4>
	  return -1;
 80006de:	f04f 33ff 	mov.w	r3, #4294967295
 80006e2:	e00b      	b.n	80006fc <cmr_fdcan_init1+0xcc>
  }

  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK){
 80006e4:	2200      	movs	r2, #0
 80006e6:	2101      	movs	r1, #1
 80006e8:	4806      	ldr	r0, [pc, #24]	@ (8000704 <cmr_fdcan_init1+0xd4>)
 80006ea:	f002 fefd 	bl	80034e8 <HAL_FDCAN_ActivateNotification>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d002      	beq.n	80006fa <cmr_fdcan_init1+0xca>
	  return -1;
 80006f4:	f04f 33ff 	mov.w	r3, #4294967295
 80006f8:	e000      	b.n	80006fc <cmr_fdcan_init1+0xcc>
  }

  return 1;
 80006fa:	2301      	movs	r3, #1
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	3708      	adds	r7, #8
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	20000328 	.word	0x20000328
 8000708:	40006400 	.word	0x40006400
 800070c:	2000002c 	.word	0x2000002c

08000710 <cmr_filter_init>:


HAL_StatusTypeDef cmr_filter_init(FDCAN_FilterTypeDef* filter, uint32_t fdcanid) {
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
 8000718:	6039      	str	r1, [r7, #0]
    // Configure the filter properties for FDCAN
	filter->IdType = FDCAN_STANDARD_ID;
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	2200      	movs	r2, #0
 800071e:	601a      	str	r2, [r3, #0]
	filter->FilterIndex = 0;
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	2200      	movs	r2, #0
 8000724:	605a      	str	r2, [r3, #4]
	filter->FilterType = FDCAN_FILTER_MASK;
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	2202      	movs	r2, #2
 800072a:	609a      	str	r2, [r3, #8]
	filter->FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	2201      	movs	r2, #1
 8000730:	60da      	str	r2, [r3, #12]
	filter->FilterID1 = fdcanid;
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	683a      	ldr	r2, [r7, #0]
 8000736:	611a      	str	r2, [r3, #16]
	filter->FilterID2 = 0x7FF;
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800073e:	615a      	str	r2, [r3, #20]

    return HAL_FDCAN_ConfigFilter(&hfdcan1, filter);
 8000740:	6879      	ldr	r1, [r7, #4]
 8000742:	4804      	ldr	r0, [pc, #16]	@ (8000754 <cmr_filter_init+0x44>)
 8000744:	f002 fd02 	bl	800314c <HAL_FDCAN_ConfigFilter>
 8000748:	4603      	mov	r3, r0
}
 800074a:	4618      	mov	r0, r3
 800074c:	3708      	adds	r7, #8
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	20000328 	.word	0x20000328

08000758 <transmit_message>:


int transmit_message(uint32_t ID, uint8_t* data, uint32_t frameType, uint32_t len, uint32_t error, uint32_t bitRateSwitch){
 8000758:	b580      	push	{r7, lr}
 800075a:	b084      	sub	sp, #16
 800075c:	af00      	add	r7, sp, #0
 800075e:	60f8      	str	r0, [r7, #12]
 8000760:	60b9      	str	r1, [r7, #8]
 8000762:	607a      	str	r2, [r7, #4]
 8000764:	603b      	str	r3, [r7, #0]

	// Deactivate notifications while the transmit is occurring
//	HAL_FDCAN_DeactivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE);

	// CANFD header formation
	TxHeader.Identifier = ID;
 8000766:	4a15      	ldr	r2, [pc, #84]	@ (80007bc <transmit_message+0x64>)
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	6013      	str	r3, [r2, #0]
	TxHeader.IdType = FDCAN_STANDARD_ID;
 800076c:	4b13      	ldr	r3, [pc, #76]	@ (80007bc <transmit_message+0x64>)
 800076e:	2200      	movs	r2, #0
 8000770:	605a      	str	r2, [r3, #4]
	TxHeader.TxFrameType = frameType;
 8000772:	4a12      	ldr	r2, [pc, #72]	@ (80007bc <transmit_message+0x64>)
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	6093      	str	r3, [r2, #8]
	TxHeader.DataLength = len;
 8000778:	4a10      	ldr	r2, [pc, #64]	@ (80007bc <transmit_message+0x64>)
 800077a:	683b      	ldr	r3, [r7, #0]
 800077c:	60d3      	str	r3, [r2, #12]
	TxHeader.ErrorStateIndicator = error;
 800077e:	4a0f      	ldr	r2, [pc, #60]	@ (80007bc <transmit_message+0x64>)
 8000780:	69bb      	ldr	r3, [r7, #24]
 8000782:	6113      	str	r3, [r2, #16]
//	TxHeader.BitRateSwitch = bitRateSwitch;
	TxHeader.BitRateSwitch  = FDCAN_BRS_OFF;
 8000784:	4b0d      	ldr	r3, [pc, #52]	@ (80007bc <transmit_message+0x64>)
 8000786:	2200      	movs	r2, #0
 8000788:	615a      	str	r2, [r3, #20]
//	TxHeader.FDFormat = FDCAN_FD_CAN;
	TxHeader.FDFormat       = FDCAN_CLASSIC_CAN;
 800078a:	4b0c      	ldr	r3, [pc, #48]	@ (80007bc <transmit_message+0x64>)
 800078c:	2200      	movs	r2, #0
 800078e:	619a      	str	r2, [r3, #24]
	TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000790:	4b0a      	ldr	r3, [pc, #40]	@ (80007bc <transmit_message+0x64>)
 8000792:	2200      	movs	r2, #0
 8000794:	61da      	str	r2, [r3, #28]
	TxHeader.MessageMarker = 0;
 8000796:	4b09      	ldr	r3, [pc, #36]	@ (80007bc <transmit_message+0x64>)
 8000798:	2200      	movs	r2, #0
 800079a:	621a      	str	r2, [r3, #32]

	// Send the message
	if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, data) != HAL_OK) {
 800079c:	68ba      	ldr	r2, [r7, #8]
 800079e:	4907      	ldr	r1, [pc, #28]	@ (80007bc <transmit_message+0x64>)
 80007a0:	4807      	ldr	r0, [pc, #28]	@ (80007c0 <transmit_message+0x68>)
 80007a2:	f002 fd55 	bl	8003250 <HAL_FDCAN_AddMessageToTxFifoQ>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d002      	beq.n	80007b2 <transmit_message+0x5a>
		return -1;
 80007ac:	f04f 33ff 	mov.w	r3, #4294967295
 80007b0:	e000      	b.n	80007b4 <transmit_message+0x5c>
	}

	// Activate notifications again
//	HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);

	return 1;
 80007b2:	2301      	movs	r3, #1
}
 80007b4:	4618      	mov	r0, r3
 80007b6:	3710      	adds	r7, #16
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	20000044 	.word	0x20000044
 80007c0:	20000328 	.word	0x20000328

080007c4 <HAL_FDCAN_RxFifo0Callback>:


void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs) {
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b08c      	sub	sp, #48	@ 0x30
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
 80007cc:	6039      	str	r1, [r7, #0]
    if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET) {
 80007ce:	683b      	ldr	r3, [r7, #0]
 80007d0:	f003 0301 	and.w	r3, r3, #1
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d00b      	beq.n	80007f0 <HAL_FDCAN_RxFifo0Callback+0x2c>
//        HAL_GPIO_TogglePin(GPIOA, Debug_LED1_Pin); // Confirm interrupt is alive

//        HAL_FDCAN_DeactivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE);

        FDCAN_RxHeaderTypeDef RxHeader_t;
        HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader_t, RxData);
 80007d8:	f107 0208 	add.w	r2, r7, #8
 80007dc:	4b06      	ldr	r3, [pc, #24]	@ (80007f8 <HAL_FDCAN_RxFifo0Callback+0x34>)
 80007de:	2140      	movs	r1, #64	@ 0x40
 80007e0:	6878      	ldr	r0, [r7, #4]
 80007e2:	f002 fd79 	bl	80032d8 <HAL_FDCAN_GetRxMessage>
        rxHandler0(RxHeader_t.Identifier, RxData);
 80007e6:	68bb      	ldr	r3, [r7, #8]
 80007e8:	4903      	ldr	r1, [pc, #12]	@ (80007f8 <HAL_FDCAN_RxFifo0Callback+0x34>)
 80007ea:	4618      	mov	r0, r3
 80007ec:	f000 fd60 	bl	80012b0 <rxHandler0>

//        HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
    }
}
 80007f0:	bf00      	nop
 80007f2:	3730      	adds	r7, #48	@ 0x30
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	20000068 	.word	0x20000068

080007fc <FDCAN1_IT0_IRQHandler>:
/**
  * @brief This function handles CAN1 RX0 interrupt.
  */

void FDCAN1_IT0_IRQHandler(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000800:	4802      	ldr	r0, [pc, #8]	@ (800080c <FDCAN1_IT0_IRQHandler+0x10>)
 8000802:	f002 ff57 	bl	80036b4 <HAL_FDCAN_IRQHandler>

}
 8000806:	bf00      	nop
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	20000328 	.word	0x20000328

08000810 <HAL_FDCAN_MspInit>:


void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b09a      	sub	sp, #104	@ 0x68
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000818:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800081c:	2200      	movs	r2, #0
 800081e:	601a      	str	r2, [r3, #0]
 8000820:	605a      	str	r2, [r3, #4]
 8000822:	609a      	str	r2, [r3, #8]
 8000824:	60da      	str	r2, [r3, #12]
 8000826:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000828:	f107 0310 	add.w	r3, r7, #16
 800082c:	2244      	movs	r2, #68	@ 0x44
 800082e:	2100      	movs	r1, #0
 8000830:	4618      	mov	r0, r3
 8000832:	f005 f905 	bl	8005a40 <memset>
  if(hfdcan->Instance==FDCAN1)
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	4a24      	ldr	r2, [pc, #144]	@ (80008cc <HAL_FDCAN_MspInit+0xbc>)
 800083c:	4293      	cmp	r3, r2
 800083e:	d141      	bne.n	80008c4 <HAL_FDCAN_MspInit+0xb4>
  {

  /* Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000840:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000844:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8000846:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800084a:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800084c:	f107 0310 	add.w	r3, r7, #16
 8000850:	4618      	mov	r0, r3
 8000852:	f004 ff05 	bl	8005660 <HAL_RCCEx_PeriphCLKConfig>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 800085c:	f000 ffec 	bl	8001838 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000860:	4b1b      	ldr	r3, [pc, #108]	@ (80008d0 <HAL_FDCAN_MspInit+0xc0>)
 8000862:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000864:	4a1a      	ldr	r2, [pc, #104]	@ (80008d0 <HAL_FDCAN_MspInit+0xc0>)
 8000866:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800086a:	6593      	str	r3, [r2, #88]	@ 0x58
 800086c:	4b18      	ldr	r3, [pc, #96]	@ (80008d0 <HAL_FDCAN_MspInit+0xc0>)
 800086e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000870:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000874:	60fb      	str	r3, [r7, #12]
 8000876:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000878:	4b15      	ldr	r3, [pc, #84]	@ (80008d0 <HAL_FDCAN_MspInit+0xc0>)
 800087a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800087c:	4a14      	ldr	r2, [pc, #80]	@ (80008d0 <HAL_FDCAN_MspInit+0xc0>)
 800087e:	f043 0301 	orr.w	r3, r3, #1
 8000882:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000884:	4b12      	ldr	r3, [pc, #72]	@ (80008d0 <HAL_FDCAN_MspInit+0xc0>)
 8000886:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000888:	f003 0301 	and.w	r3, r3, #1
 800088c:	60bb      	str	r3, [r7, #8]
 800088e:	68bb      	ldr	r3, [r7, #8]
    /*FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000890:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000894:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000896:	2302      	movs	r3, #2
 8000898:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089a:	2300      	movs	r3, #0
 800089c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800089e:	2303      	movs	r3, #3
 80008a0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80008a2:	2309      	movs	r3, #9
 80008a4:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008a6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80008aa:	4619      	mov	r1, r3
 80008ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008b0:	f003 f96e 	bl	8003b90 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 80008b4:	2200      	movs	r2, #0
 80008b6:	2100      	movs	r1, #0
 80008b8:	2015      	movs	r0, #21
 80008ba:	f002 fab8 	bl	8002e2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80008be:	2015      	movs	r0, #21
 80008c0:	f002 facf 	bl	8002e62 <HAL_NVIC_EnableIRQ>

  }

}
 80008c4:	bf00      	nop
 80008c6:	3768      	adds	r7, #104	@ 0x68
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	40006400 	.word	0x40006400
 80008d0:	40021000 	.word	0x40021000

080008d4 <Config_Msg_Init>:
extern Servo servo14;
extern Servo servo15;


//Initialization Functions
void Config_Msg_Init(ConfigMsg *Msg, uint8_t RxData[32]) {
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b084      	sub	sp, #16
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
 80008dc:	6039      	str	r1, [r7, #0]
    Msg->msg_type  = (RxData[0] >> 6) & 0x03;
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	781b      	ldrb	r3, [r3, #0]
 80008e2:	099b      	lsrs	r3, r3, #6
 80008e4:	b2db      	uxtb	r3, r3
 80008e6:	f003 0303 	and.w	r3, r3, #3
 80008ea:	b2d9      	uxtb	r1, r3
 80008ec:	687a      	ldr	r2, [r7, #4]
 80008ee:	7813      	ldrb	r3, [r2, #0]
 80008f0:	f361 0301 	bfi	r3, r1, #0, #2
 80008f4:	7013      	strb	r3, [r2, #0]
    Msg->servo_id  = (RxData[0] >> 2) & 0x0F;
 80008f6:	683b      	ldr	r3, [r7, #0]
 80008f8:	781b      	ldrb	r3, [r3, #0]
 80008fa:	089b      	lsrs	r3, r3, #2
 80008fc:	b2db      	uxtb	r3, r3
 80008fe:	f003 030f 	and.w	r3, r3, #15
 8000902:	b2d9      	uxtb	r1, r3
 8000904:	687a      	ldr	r2, [r7, #4]
 8000906:	7813      	ldrb	r3, [r2, #0]
 8000908:	f361 0385 	bfi	r3, r1, #2, #4
 800090c:	7013      	strb	r3, [r2, #0]
    Msg->deg_range = ((RxData[1] << 3) | (RxData[0] & 0x07));
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	3301      	adds	r3, #1
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	b21b      	sxth	r3, r3
 8000916:	00db      	lsls	r3, r3, #3
 8000918:	b21a      	sxth	r2, r3
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	781b      	ldrb	r3, [r3, #0]
 800091e:	b21b      	sxth	r3, r3
 8000920:	f003 0307 	and.w	r3, r3, #7
 8000924:	b21b      	sxth	r3, r3
 8000926:	4313      	orrs	r3, r2
 8000928:	b21b      	sxth	r3, r3
 800092a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800092e:	b299      	uxth	r1, r3
 8000930:	687a      	ldr	r2, [r7, #4]
 8000932:	8853      	ldrh	r3, [r2, #2]
 8000934:	f361 030a 	bfi	r3, r1, #0, #11
 8000938:	8053      	strh	r3, [r2, #2]
    Msg->home_flag = (RxData[2] >> 7) & 0x01;
 800093a:	683b      	ldr	r3, [r7, #0]
 800093c:	3302      	adds	r3, #2
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	09db      	lsrs	r3, r3, #7
 8000942:	b2db      	uxtb	r3, r3
 8000944:	f003 0301 	and.w	r3, r3, #1
 8000948:	b2d9      	uxtb	r1, r3
 800094a:	687a      	ldr	r2, [r7, #4]
 800094c:	78d3      	ldrb	r3, [r2, #3]
 800094e:	f361 03c3 	bfi	r3, r1, #3, #1
 8000952:	70d3      	strb	r3, [r2, #3]
    Msg->home_pos  = ((RxData[4] << 4) | (RxData[3] >> 4));
 8000954:	683b      	ldr	r3, [r7, #0]
 8000956:	3304      	adds	r3, #4
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	b21b      	sxth	r3, r3
 800095c:	011b      	lsls	r3, r3, #4
 800095e:	b21a      	sxth	r2, r3
 8000960:	683b      	ldr	r3, [r7, #0]
 8000962:	3303      	adds	r3, #3
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	091b      	lsrs	r3, r3, #4
 8000968:	b2db      	uxtb	r3, r3
 800096a:	b21b      	sxth	r3, r3
 800096c:	4313      	orrs	r3, r2
 800096e:	b21b      	sxth	r3, r3
 8000970:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000974:	b299      	uxth	r1, r3
 8000976:	687a      	ldr	r2, [r7, #4]
 8000978:	8893      	ldrh	r3, [r2, #4]
 800097a:	f361 030b 	bfi	r3, r1, #0, #12
 800097e:	8093      	strh	r3, [r2, #4]
    Msg->reserved  = 0;
 8000980:	687a      	ldr	r2, [r7, #4]
 8000982:	7953      	ldrb	r3, [r2, #5]
 8000984:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000988:	7153      	strb	r3, [r2, #5]

    Servo *servo;

    switch (Msg->servo_id) {
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8000992:	b2db      	uxtb	r3, r3
 8000994:	2b0f      	cmp	r3, #15
 8000996:	d87c      	bhi.n	8000a92 <Config_Msg_Init+0x1be>
 8000998:	a201      	add	r2, pc, #4	@ (adr r2, 80009a0 <Config_Msg_Init+0xcc>)
 800099a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800099e:	bf00      	nop
 80009a0:	080009e1 	.word	0x080009e1
 80009a4:	080009e7 	.word	0x080009e7
 80009a8:	080009ed 	.word	0x080009ed
 80009ac:	080009f3 	.word	0x080009f3
 80009b0:	080009f9 	.word	0x080009f9
 80009b4:	080009ff 	.word	0x080009ff
 80009b8:	08000a05 	.word	0x08000a05
 80009bc:	08000a0b 	.word	0x08000a0b
 80009c0:	08000a11 	.word	0x08000a11
 80009c4:	08000a17 	.word	0x08000a17
 80009c8:	08000a1d 	.word	0x08000a1d
 80009cc:	08000a23 	.word	0x08000a23
 80009d0:	08000a29 	.word	0x08000a29
 80009d4:	08000a2f 	.word	0x08000a2f
 80009d8:	08000a35 	.word	0x08000a35
 80009dc:	08000a3b 	.word	0x08000a3b
        case 0:  servo = &servo0; break;
 80009e0:	4b2e      	ldr	r3, [pc, #184]	@ (8000a9c <Config_Msg_Init+0x1c8>)
 80009e2:	60fb      	str	r3, [r7, #12]
 80009e4:	e02c      	b.n	8000a40 <Config_Msg_Init+0x16c>
        case 1:  servo = &servo1; break;
 80009e6:	4b2e      	ldr	r3, [pc, #184]	@ (8000aa0 <Config_Msg_Init+0x1cc>)
 80009e8:	60fb      	str	r3, [r7, #12]
 80009ea:	e029      	b.n	8000a40 <Config_Msg_Init+0x16c>
        case 2:  servo = &servo2; break;
 80009ec:	4b2d      	ldr	r3, [pc, #180]	@ (8000aa4 <Config_Msg_Init+0x1d0>)
 80009ee:	60fb      	str	r3, [r7, #12]
 80009f0:	e026      	b.n	8000a40 <Config_Msg_Init+0x16c>
        case 3:  servo = &servo3; break;
 80009f2:	4b2d      	ldr	r3, [pc, #180]	@ (8000aa8 <Config_Msg_Init+0x1d4>)
 80009f4:	60fb      	str	r3, [r7, #12]
 80009f6:	e023      	b.n	8000a40 <Config_Msg_Init+0x16c>
        case 4:  servo = &servo4; break;
 80009f8:	4b2c      	ldr	r3, [pc, #176]	@ (8000aac <Config_Msg_Init+0x1d8>)
 80009fa:	60fb      	str	r3, [r7, #12]
 80009fc:	e020      	b.n	8000a40 <Config_Msg_Init+0x16c>
        case 5:  servo = &servo5; break;
 80009fe:	4b2c      	ldr	r3, [pc, #176]	@ (8000ab0 <Config_Msg_Init+0x1dc>)
 8000a00:	60fb      	str	r3, [r7, #12]
 8000a02:	e01d      	b.n	8000a40 <Config_Msg_Init+0x16c>
        case 6:  servo = &servo6; break;
 8000a04:	4b2b      	ldr	r3, [pc, #172]	@ (8000ab4 <Config_Msg_Init+0x1e0>)
 8000a06:	60fb      	str	r3, [r7, #12]
 8000a08:	e01a      	b.n	8000a40 <Config_Msg_Init+0x16c>
        case 7:  servo = &servo7; break;
 8000a0a:	4b2b      	ldr	r3, [pc, #172]	@ (8000ab8 <Config_Msg_Init+0x1e4>)
 8000a0c:	60fb      	str	r3, [r7, #12]
 8000a0e:	e017      	b.n	8000a40 <Config_Msg_Init+0x16c>
        case 8:  servo = &servo8; break;
 8000a10:	4b2a      	ldr	r3, [pc, #168]	@ (8000abc <Config_Msg_Init+0x1e8>)
 8000a12:	60fb      	str	r3, [r7, #12]
 8000a14:	e014      	b.n	8000a40 <Config_Msg_Init+0x16c>
        case 9:  servo = &servo9; break;
 8000a16:	4b2a      	ldr	r3, [pc, #168]	@ (8000ac0 <Config_Msg_Init+0x1ec>)
 8000a18:	60fb      	str	r3, [r7, #12]
 8000a1a:	e011      	b.n	8000a40 <Config_Msg_Init+0x16c>
        case 10: servo = &servo10; break;
 8000a1c:	4b29      	ldr	r3, [pc, #164]	@ (8000ac4 <Config_Msg_Init+0x1f0>)
 8000a1e:	60fb      	str	r3, [r7, #12]
 8000a20:	e00e      	b.n	8000a40 <Config_Msg_Init+0x16c>
        case 11: servo = &servo11; break;
 8000a22:	4b29      	ldr	r3, [pc, #164]	@ (8000ac8 <Config_Msg_Init+0x1f4>)
 8000a24:	60fb      	str	r3, [r7, #12]
 8000a26:	e00b      	b.n	8000a40 <Config_Msg_Init+0x16c>
        case 12: servo = &servo12; break;
 8000a28:	4b28      	ldr	r3, [pc, #160]	@ (8000acc <Config_Msg_Init+0x1f8>)
 8000a2a:	60fb      	str	r3, [r7, #12]
 8000a2c:	e008      	b.n	8000a40 <Config_Msg_Init+0x16c>
        case 13: servo = &servo13; break;
 8000a2e:	4b28      	ldr	r3, [pc, #160]	@ (8000ad0 <Config_Msg_Init+0x1fc>)
 8000a30:	60fb      	str	r3, [r7, #12]
 8000a32:	e005      	b.n	8000a40 <Config_Msg_Init+0x16c>
        case 14: servo = &servo14; break;
 8000a34:	4b27      	ldr	r3, [pc, #156]	@ (8000ad4 <Config_Msg_Init+0x200>)
 8000a36:	60fb      	str	r3, [r7, #12]
 8000a38:	e002      	b.n	8000a40 <Config_Msg_Init+0x16c>
        case 15: servo = &servo15; break;
 8000a3a:	4b27      	ldr	r3, [pc, #156]	@ (8000ad8 <Config_Msg_Init+0x204>)
 8000a3c:	60fb      	str	r3, [r7, #12]
 8000a3e:	bf00      	nop
        default: return;
    }

    servo->deg_range = Msg->deg_range;
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	885b      	ldrh	r3, [r3, #2]
 8000a44:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000a48:	b29b      	uxth	r3, r3
 8000a4a:	b2da      	uxtb	r2, r3
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	705a      	strb	r2, [r3, #1]
    if (Msg->home_flag == 1) {
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	78db      	ldrb	r3, [r3, #3]
 8000a54:	f003 0308 	and.w	r3, r3, #8
 8000a58:	b2db      	uxtb	r3, r3
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d01a      	beq.n	8000a94 <Config_Msg_Init+0x1c0>
        servo->home_flag = 1;
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	2201      	movs	r2, #1
 8000a62:	805a      	strh	r2, [r3, #2]
        servo->home = Msg->home_pos;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	889b      	ldrh	r3, [r3, #4]
 8000a68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000a6c:	b29b      	uxth	r3, r3
 8000a6e:	461a      	mov	r2, r3
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	809a      	strh	r2, [r3, #4]
        PCA9685_SetServoAngle(servo, Msg->home_pos);
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	889b      	ldrh	r3, [r3, #4]
 8000a78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000a7c:	b29b      	uxth	r3, r3
 8000a7e:	ee07 3a90 	vmov	s15, r3
 8000a82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a86:	eeb0 0a67 	vmov.f32	s0, s15
 8000a8a:	68f8      	ldr	r0, [r7, #12]
 8000a8c:	f000 fae8 	bl	8001060 <PCA9685_SetServoAngle>
 8000a90:	e000      	b.n	8000a94 <Config_Msg_Init+0x1c0>
        default: return;
 8000a92:	bf00      	nop
    }
}
 8000a94:	3710      	adds	r7, #16
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	20000394 	.word	0x20000394
 8000aa0:	2000039c 	.word	0x2000039c
 8000aa4:	200003a4 	.word	0x200003a4
 8000aa8:	200003ac 	.word	0x200003ac
 8000aac:	200003b4 	.word	0x200003b4
 8000ab0:	200003bc 	.word	0x200003bc
 8000ab4:	200003c4 	.word	0x200003c4
 8000ab8:	200003cc 	.word	0x200003cc
 8000abc:	200003d4 	.word	0x200003d4
 8000ac0:	200003dc 	.word	0x200003dc
 8000ac4:	200003e4 	.word	0x200003e4
 8000ac8:	200003ec 	.word	0x200003ec
 8000acc:	200003f4 	.word	0x200003f4
 8000ad0:	200003fc 	.word	0x200003fc
 8000ad4:	20000404 	.word	0x20000404
 8000ad8:	2000040c 	.word	0x2000040c

08000adc <Control_Msg_Init>:

void Control_Msg_Init(ControlMsg *Msg, uint8_t RxData[32]) {
 8000adc:	b480      	push	{r7}
 8000ade:	b083      	sub	sp, #12
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
 8000ae4:	6039      	str	r1, [r7, #0]
	Msg->msg_type 	  = ( RxData[0] >> 6) & 0x03;
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	099b      	lsrs	r3, r3, #6
 8000aec:	b2db      	uxtb	r3, r3
 8000aee:	f003 0303 	and.w	r3, r3, #3
 8000af2:	b2d9      	uxtb	r1, r3
 8000af4:	687a      	ldr	r2, [r7, #4]
 8000af6:	7813      	ldrb	r3, [r2, #0]
 8000af8:	f361 0301 	bfi	r3, r1, #0, #2
 8000afc:	7013      	strb	r3, [r2, #0]
	Msg->servo_id 	  = ( RxData[0] >> 2) & 0x0F;
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	089b      	lsrs	r3, r3, #2
 8000b04:	b2db      	uxtb	r3, r3
 8000b06:	f003 030f 	and.w	r3, r3, #15
 8000b0a:	b2d9      	uxtb	r1, r3
 8000b0c:	687a      	ldr	r2, [r7, #4]
 8000b0e:	7813      	ldrb	r3, [r2, #0]
 8000b10:	f361 0385 	bfi	r3, r1, #2, #4
 8000b14:	7013      	strb	r3, [r2, #0]
	Msg->home 		  = ( RxData[0] >> 1) & 0x01;
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	085b      	lsrs	r3, r3, #1
 8000b1c:	b2db      	uxtb	r3, r3
 8000b1e:	f003 0301 	and.w	r3, r3, #1
 8000b22:	b2d9      	uxtb	r1, r3
 8000b24:	687a      	ldr	r2, [r7, #4]
 8000b26:	7813      	ldrb	r3, [r2, #0]
 8000b28:	f361 1386 	bfi	r3, r1, #6, #1
 8000b2c:	7013      	strb	r3, [r2, #0]
	Msg->reset_home   =   RxData[0] & 0x01;
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	f003 0301 	and.w	r3, r3, #1
 8000b36:	b2d9      	uxtb	r1, r3
 8000b38:	687a      	ldr	r2, [r7, #4]
 8000b3a:	7813      	ldrb	r3, [r2, #0]
 8000b3c:	f361 13c7 	bfi	r3, r1, #7, #1
 8000b40:	7013      	strb	r3, [r2, #0]
	Msg->control_mode = ( RxData[1] >> 6) & 0x03;
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	3301      	adds	r3, #1
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	099b      	lsrs	r3, r3, #6
 8000b4a:	b2db      	uxtb	r3, r3
 8000b4c:	f003 0303 	and.w	r3, r3, #3
 8000b50:	b2d9      	uxtb	r1, r3
 8000b52:	687a      	ldr	r2, [r7, #4]
 8000b54:	7853      	ldrb	r3, [r2, #1]
 8000b56:	f361 0301 	bfi	r3, r1, #0, #2
 8000b5a:	7053      	strb	r3, [r2, #1]
	Msg->control_data = ((RxData[2] << 4) | (RxData[1] & 0x0F));
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	3302      	adds	r3, #2
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	b21b      	sxth	r3, r3
 8000b64:	011b      	lsls	r3, r3, #4
 8000b66:	b21a      	sxth	r2, r3
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	3301      	adds	r3, #1
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	b21b      	sxth	r3, r3
 8000b70:	f003 030f 	and.w	r3, r3, #15
 8000b74:	b21b      	sxth	r3, r3
 8000b76:	4313      	orrs	r3, r2
 8000b78:	b21b      	sxth	r3, r3
 8000b7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000b7e:	b299      	uxth	r1, r3
 8000b80:	687a      	ldr	r2, [r7, #4]
 8000b82:	8853      	ldrh	r3, [r2, #2]
 8000b84:	f361 030b 	bfi	r3, r1, #0, #12
 8000b88:	8053      	strh	r3, [r2, #2]
	Msg->clear_faults = ( RxData[3] >> 7) & 0x01;
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	3303      	adds	r3, #3
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	09db      	lsrs	r3, r3, #7
 8000b92:	b2db      	uxtb	r3, r3
 8000b94:	f003 0301 	and.w	r3, r3, #1
 8000b98:	b2d9      	uxtb	r1, r3
 8000b9a:	687a      	ldr	r2, [r7, #4]
 8000b9c:	78d3      	ldrb	r3, [r2, #3]
 8000b9e:	f361 1304 	bfi	r3, r1, #4, #1
 8000ba2:	70d3      	strb	r3, [r2, #3]
	Msg->query_data   = ( RxData[3] >> 6) & 0x01;
 8000ba4:	683b      	ldr	r3, [r7, #0]
 8000ba6:	3303      	adds	r3, #3
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	099b      	lsrs	r3, r3, #6
 8000bac:	b2db      	uxtb	r3, r3
 8000bae:	f003 0301 	and.w	r3, r3, #1
 8000bb2:	b2d9      	uxtb	r1, r3
 8000bb4:	687a      	ldr	r2, [r7, #4]
 8000bb6:	78d3      	ldrb	r3, [r2, #3]
 8000bb8:	f361 1345 	bfi	r3, r1, #5, #1
 8000bbc:	70d3      	strb	r3, [r2, #3]
	Msg->reserved 	  = 0;
 8000bbe:	687a      	ldr	r2, [r7, #4]
 8000bc0:	78d3      	ldrb	r3, [r2, #3]
 8000bc2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8000bc6:	70d3      	strb	r3, [r2, #3]
}
 8000bc8:	bf00      	nop
 8000bca:	370c      	adds	r7, #12
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr

08000bd4 <Run_Ctrl_Msg>:
void Diagnostic_Msg_Init(DiagnosticMsg *Msg, uint8_t Rxdata[32]) {
	//Yet to be implemented
}
*/

HAL_StatusTypeDef Run_Ctrl_Msg(ControlMsg msg) {
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b084      	sub	sp, #16
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
    Servo* servo;

    switch (msg.servo_id) {
 8000bdc:	793b      	ldrb	r3, [r7, #4]
 8000bde:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8000be2:	b2db      	uxtb	r3, r3
 8000be4:	2b0f      	cmp	r3, #15
 8000be6:	d853      	bhi.n	8000c90 <Run_Ctrl_Msg+0xbc>
 8000be8:	a201      	add	r2, pc, #4	@ (adr r2, 8000bf0 <Run_Ctrl_Msg+0x1c>)
 8000bea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bee:	bf00      	nop
 8000bf0:	08000c31 	.word	0x08000c31
 8000bf4:	08000c37 	.word	0x08000c37
 8000bf8:	08000c3d 	.word	0x08000c3d
 8000bfc:	08000c43 	.word	0x08000c43
 8000c00:	08000c49 	.word	0x08000c49
 8000c04:	08000c4f 	.word	0x08000c4f
 8000c08:	08000c55 	.word	0x08000c55
 8000c0c:	08000c5b 	.word	0x08000c5b
 8000c10:	08000c61 	.word	0x08000c61
 8000c14:	08000c67 	.word	0x08000c67
 8000c18:	08000c6d 	.word	0x08000c6d
 8000c1c:	08000c73 	.word	0x08000c73
 8000c20:	08000c79 	.word	0x08000c79
 8000c24:	08000c7f 	.word	0x08000c7f
 8000c28:	08000c85 	.word	0x08000c85
 8000c2c:	08000c8b 	.word	0x08000c8b
        case 0:  servo = &servo0; break;
 8000c30:	4b4f      	ldr	r3, [pc, #316]	@ (8000d70 <Run_Ctrl_Msg+0x19c>)
 8000c32:	60fb      	str	r3, [r7, #12]
 8000c34:	e02e      	b.n	8000c94 <Run_Ctrl_Msg+0xc0>
        case 1:  servo = &servo1; break;
 8000c36:	4b4f      	ldr	r3, [pc, #316]	@ (8000d74 <Run_Ctrl_Msg+0x1a0>)
 8000c38:	60fb      	str	r3, [r7, #12]
 8000c3a:	e02b      	b.n	8000c94 <Run_Ctrl_Msg+0xc0>
        case 2:  servo = &servo2; break;
 8000c3c:	4b4e      	ldr	r3, [pc, #312]	@ (8000d78 <Run_Ctrl_Msg+0x1a4>)
 8000c3e:	60fb      	str	r3, [r7, #12]
 8000c40:	e028      	b.n	8000c94 <Run_Ctrl_Msg+0xc0>
        case 3:  servo = &servo3; break;
 8000c42:	4b4e      	ldr	r3, [pc, #312]	@ (8000d7c <Run_Ctrl_Msg+0x1a8>)
 8000c44:	60fb      	str	r3, [r7, #12]
 8000c46:	e025      	b.n	8000c94 <Run_Ctrl_Msg+0xc0>
        case 4:  servo = &servo4; break;
 8000c48:	4b4d      	ldr	r3, [pc, #308]	@ (8000d80 <Run_Ctrl_Msg+0x1ac>)
 8000c4a:	60fb      	str	r3, [r7, #12]
 8000c4c:	e022      	b.n	8000c94 <Run_Ctrl_Msg+0xc0>
        case 5:  servo = &servo5; break;
 8000c4e:	4b4d      	ldr	r3, [pc, #308]	@ (8000d84 <Run_Ctrl_Msg+0x1b0>)
 8000c50:	60fb      	str	r3, [r7, #12]
 8000c52:	e01f      	b.n	8000c94 <Run_Ctrl_Msg+0xc0>
        case 6:  servo = &servo6; break;
 8000c54:	4b4c      	ldr	r3, [pc, #304]	@ (8000d88 <Run_Ctrl_Msg+0x1b4>)
 8000c56:	60fb      	str	r3, [r7, #12]
 8000c58:	e01c      	b.n	8000c94 <Run_Ctrl_Msg+0xc0>
		case 7:  servo = &servo7; break;
 8000c5a:	4b4c      	ldr	r3, [pc, #304]	@ (8000d8c <Run_Ctrl_Msg+0x1b8>)
 8000c5c:	60fb      	str	r3, [r7, #12]
 8000c5e:	e019      	b.n	8000c94 <Run_Ctrl_Msg+0xc0>
		case 8:  servo = &servo8; break;
 8000c60:	4b4b      	ldr	r3, [pc, #300]	@ (8000d90 <Run_Ctrl_Msg+0x1bc>)
 8000c62:	60fb      	str	r3, [r7, #12]
 8000c64:	e016      	b.n	8000c94 <Run_Ctrl_Msg+0xc0>
		case 9:  servo = &servo9; break;
 8000c66:	4b4b      	ldr	r3, [pc, #300]	@ (8000d94 <Run_Ctrl_Msg+0x1c0>)
 8000c68:	60fb      	str	r3, [r7, #12]
 8000c6a:	e013      	b.n	8000c94 <Run_Ctrl_Msg+0xc0>
		case 10:  servo = &servo10; break;
 8000c6c:	4b4a      	ldr	r3, [pc, #296]	@ (8000d98 <Run_Ctrl_Msg+0x1c4>)
 8000c6e:	60fb      	str	r3, [r7, #12]
 8000c70:	e010      	b.n	8000c94 <Run_Ctrl_Msg+0xc0>
		case 11:  servo = &servo11; break;
 8000c72:	4b4a      	ldr	r3, [pc, #296]	@ (8000d9c <Run_Ctrl_Msg+0x1c8>)
 8000c74:	60fb      	str	r3, [r7, #12]
 8000c76:	e00d      	b.n	8000c94 <Run_Ctrl_Msg+0xc0>
		case 12:  servo = &servo12; break;
 8000c78:	4b49      	ldr	r3, [pc, #292]	@ (8000da0 <Run_Ctrl_Msg+0x1cc>)
 8000c7a:	60fb      	str	r3, [r7, #12]
 8000c7c:	e00a      	b.n	8000c94 <Run_Ctrl_Msg+0xc0>
		case 13:  servo = &servo13; break;
 8000c7e:	4b49      	ldr	r3, [pc, #292]	@ (8000da4 <Run_Ctrl_Msg+0x1d0>)
 8000c80:	60fb      	str	r3, [r7, #12]
 8000c82:	e007      	b.n	8000c94 <Run_Ctrl_Msg+0xc0>
		case 14:  servo = &servo14; break;
 8000c84:	4b48      	ldr	r3, [pc, #288]	@ (8000da8 <Run_Ctrl_Msg+0x1d4>)
 8000c86:	60fb      	str	r3, [r7, #12]
 8000c88:	e004      	b.n	8000c94 <Run_Ctrl_Msg+0xc0>
		case 15:  servo = &servo15; break;
 8000c8a:	4b48      	ldr	r3, [pc, #288]	@ (8000dac <Run_Ctrl_Msg+0x1d8>)
 8000c8c:	60fb      	str	r3, [r7, #12]
 8000c8e:	e001      	b.n	8000c94 <Run_Ctrl_Msg+0xc0>

        default: return HAL_ERROR;
 8000c90:	2301      	movs	r3, #1
 8000c92:	e068      	b.n	8000d66 <Run_Ctrl_Msg+0x192>
    }

    HAL_StatusTypeDef status = HAL_OK;
 8000c94:	2300      	movs	r3, #0
 8000c96:	72fb      	strb	r3, [r7, #11]

    if (msg.home == 1) {
 8000c98:	793b      	ldrb	r3, [r7, #4]
 8000c9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c9e:	b2db      	uxtb	r3, r3
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d00d      	beq.n	8000cc0 <Run_Ctrl_Msg+0xec>
        status = PCA9685_SetServoAngle(servo, servo->home);
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	889b      	ldrh	r3, [r3, #4]
 8000ca8:	ee07 3a90 	vmov	s15, r3
 8000cac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000cb0:	eeb0 0a67 	vmov.f32	s0, s15
 8000cb4:	68f8      	ldr	r0, [r7, #12]
 8000cb6:	f000 f9d3 	bl	8001060 <PCA9685_SetServoAngle>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	72fb      	strb	r3, [r7, #11]
 8000cbe:	e04c      	b.n	8000d5a <Run_Ctrl_Msg+0x186>
    } else if (msg.reset_home == 1) {
 8000cc0:	793b      	ldrb	r3, [r7, #4]
 8000cc2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000cc6:	b2db      	uxtb	r3, r3
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d00f      	beq.n	8000cec <Run_Ctrl_Msg+0x118>
        servo->home = (float)msg.control_data;
 8000ccc:	88fb      	ldrh	r3, [r7, #6]
 8000cce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000cd2:	b29b      	uxth	r3, r3
 8000cd4:	ee07 3a90 	vmov	s15, r3
 8000cd8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000cdc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000ce0:	ee17 3a90 	vmov	r3, s15
 8000ce4:	b29a      	uxth	r2, r3
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	809a      	strh	r2, [r3, #4]
 8000cea:	e036      	b.n	8000d5a <Run_Ctrl_Msg+0x186>
    } else {
        switch (msg.control_mode) {
 8000cec:	797b      	ldrb	r3, [r7, #5]
 8000cee:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	2b03      	cmp	r3, #3
 8000cf6:	d82d      	bhi.n	8000d54 <Run_Ctrl_Msg+0x180>
 8000cf8:	a201      	add	r2, pc, #4	@ (adr r2, 8000d00 <Run_Ctrl_Msg+0x12c>)
 8000cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cfe:	bf00      	nop
 8000d00:	08000d11 	.word	0x08000d11
 8000d04:	08000d31 	.word	0x08000d31
 8000d08:	08000d45 	.word	0x08000d45
 8000d0c:	08000d59 	.word	0x08000d59
            case 0:
                status = PCA9685_SetServoAngle(servo, (float)msg.control_data);
 8000d10:	88fb      	ldrh	r3, [r7, #6]
 8000d12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d16:	b29b      	uxth	r3, r3
 8000d18:	ee07 3a90 	vmov	s15, r3
 8000d1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d20:	eeb0 0a67 	vmov.f32	s0, s15
 8000d24:	68f8      	ldr	r0, [r7, #12]
 8000d26:	f000 f99b 	bl	8001060 <PCA9685_SetServoAngle>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	72fb      	strb	r3, [r7, #11]
                break;
 8000d2e:	e014      	b.n	8000d5a <Run_Ctrl_Msg+0x186>
            case 1:
                velocity_control(servo, msg.control_data);
 8000d30:	88fb      	ldrh	r3, [r7, #6]
 8000d32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d36:	b29b      	uxth	r3, r3
 8000d38:	b2db      	uxtb	r3, r3
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	68f8      	ldr	r0, [r7, #12]
 8000d3e:	f000 fa4b 	bl	80011d8 <velocity_control>
                break;
 8000d42:	e00a      	b.n	8000d5a <Run_Ctrl_Msg+0x186>
            case 2:
                status = PCA9685_SetPWM(servo, 0, 0);
 8000d44:	2200      	movs	r2, #0
 8000d46:	2100      	movs	r1, #0
 8000d48:	68f8      	ldr	r0, [r7, #12]
 8000d4a:	f000 f95f 	bl	800100c <PCA9685_SetPWM>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	72fb      	strb	r3, [r7, #11]
                break;
 8000d52:	e002      	b.n	8000d5a <Run_Ctrl_Msg+0x186>
            case 3:
                break;
            default:
                return HAL_ERROR;
 8000d54:	2301      	movs	r3, #1
 8000d56:	e006      	b.n	8000d66 <Run_Ctrl_Msg+0x192>
                break;
 8000d58:	bf00      	nop
        }
    }

    if (status != HAL_OK) {
 8000d5a:	7afb      	ldrb	r3, [r7, #11]
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d001      	beq.n	8000d64 <Run_Ctrl_Msg+0x190>
        return HAL_ERROR;
 8000d60:	2301      	movs	r3, #1
 8000d62:	e000      	b.n	8000d66 <Run_Ctrl_Msg+0x192>
    }

    return HAL_OK;
 8000d64:	2300      	movs	r3, #0
}
 8000d66:	4618      	mov	r0, r3
 8000d68:	3710      	adds	r7, #16
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	20000394 	.word	0x20000394
 8000d74:	2000039c 	.word	0x2000039c
 8000d78:	200003a4 	.word	0x200003a4
 8000d7c:	200003ac 	.word	0x200003ac
 8000d80:	200003b4 	.word	0x200003b4
 8000d84:	200003bc 	.word	0x200003bc
 8000d88:	200003c4 	.word	0x200003c4
 8000d8c:	200003cc 	.word	0x200003cc
 8000d90:	200003d4 	.word	0x200003d4
 8000d94:	200003dc 	.word	0x200003dc
 8000d98:	200003e4 	.word	0x200003e4
 8000d9c:	200003ec 	.word	0x200003ec
 8000da0:	200003f4 	.word	0x200003f4
 8000da4:	200003fc 	.word	0x200003fc
 8000da8:	20000404 	.word	0x20000404
 8000dac:	2000040c 	.word	0x2000040c

08000db0 <PCA9685_Init>:
=======
 8000218:	b580      	push	{r7, lr}
 800021a:	b082      	sub	sp, #8
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]

  HAL_FDCAN_MspInit(&hfdcan1);
 8000220:	4832      	ldr	r0, [pc, #200]	@ (80002ec <cmr_fdcan_init1+0xd4>)
 8000222:	f000 fc47 	bl	8000ab4 <HAL_FDCAN_MspInit>

  hfdcan1.Instance = FDCAN1;
 8000226:	4b31      	ldr	r3, [pc, #196]	@ (80002ec <cmr_fdcan_init1+0xd4>)
 8000228:	4a31      	ldr	r2, [pc, #196]	@ (80002f0 <cmr_fdcan_init1+0xd8>)
 800022a:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800022c:	4b2f      	ldr	r3, [pc, #188]	@ (80002ec <cmr_fdcan_init1+0xd4>)
 800022e:	2200      	movs	r2, #0
 8000230:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 8000232:	4b2e      	ldr	r3, [pc, #184]	@ (80002ec <cmr_fdcan_init1+0xd4>)
 8000234:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000238:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800023a:	4b2c      	ldr	r3, [pc, #176]	@ (80002ec <cmr_fdcan_init1+0xd4>)
 800023c:	2200      	movs	r2, #0
 800023e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8000240:	4b2a      	ldr	r3, [pc, #168]	@ (80002ec <cmr_fdcan_init1+0xd4>)
 8000242:	2201      	movs	r2, #1
 8000244:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = ENABLE;
 8000246:	4b29      	ldr	r3, [pc, #164]	@ (80002ec <cmr_fdcan_init1+0xd4>)
 8000248:	2201      	movs	r2, #1
 800024a:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800024c:	4b27      	ldr	r3, [pc, #156]	@ (80002ec <cmr_fdcan_init1+0xd4>)
 800024e:	2200      	movs	r2, #0
 8000250:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 8000252:	4b26      	ldr	r3, [pc, #152]	@ (80002ec <cmr_fdcan_init1+0xd4>)
 8000254:	2201      	movs	r2, #1
 8000256:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 2;
 8000258:	4b24      	ldr	r3, [pc, #144]	@ (80002ec <cmr_fdcan_init1+0xd4>)
 800025a:	2202      	movs	r2, #2
 800025c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 37;
 800025e:	4b23      	ldr	r3, [pc, #140]	@ (80002ec <cmr_fdcan_init1+0xd4>)
 8000260:	2225      	movs	r2, #37	@ 0x25
 8000262:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000264:	4b21      	ldr	r3, [pc, #132]	@ (80002ec <cmr_fdcan_init1+0xd4>)
 8000266:	2202      	movs	r2, #2
 8000268:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800026a:	4b20      	ldr	r3, [pc, #128]	@ (80002ec <cmr_fdcan_init1+0xd4>)
 800026c:	2201      	movs	r2, #1
 800026e:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 3;
 8000270:	4b1e      	ldr	r3, [pc, #120]	@ (80002ec <cmr_fdcan_init1+0xd4>)
 8000272:	2203      	movs	r2, #3
 8000274:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 4;
 8000276:	4b1d      	ldr	r3, [pc, #116]	@ (80002ec <cmr_fdcan_init1+0xd4>)
 8000278:	2204      	movs	r2, #4
 800027a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 3;
 800027c:	4b1b      	ldr	r3, [pc, #108]	@ (80002ec <cmr_fdcan_init1+0xd4>)
 800027e:	2203      	movs	r2, #3
 8000280:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000282:	4b1a      	ldr	r3, [pc, #104]	@ (80002ec <cmr_fdcan_init1+0xd4>)
 8000284:	2200      	movs	r2, #0
 8000286:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000288:	4b18      	ldr	r3, [pc, #96]	@ (80002ec <cmr_fdcan_init1+0xd4>)
 800028a:	2200      	movs	r2, #0
 800028c:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800028e:	4b17      	ldr	r3, [pc, #92]	@ (80002ec <cmr_fdcan_init1+0xd4>)
 8000290:	2200      	movs	r2, #0
 8000292:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK){
 8000294:	4815      	ldr	r0, [pc, #84]	@ (80002ec <cmr_fdcan_init1+0xd4>)
 8000296:	f001 ff23 	bl	80020e0 <HAL_FDCAN_Init>
 800029a:	4603      	mov	r3, r0
 800029c:	2b00      	cmp	r3, #0
 800029e:	d002      	beq.n	80002a6 <cmr_fdcan_init1+0x8e>
	  return -1;
 80002a0:	f04f 33ff 	mov.w	r3, #4294967295
 80002a4:	e01e      	b.n	80002e4 <cmr_fdcan_init1+0xcc>
  }

  if (cmr_filter_init(&filter0, ID) != HAL_OK){
 80002a6:	6879      	ldr	r1, [r7, #4]
 80002a8:	4812      	ldr	r0, [pc, #72]	@ (80002f4 <cmr_fdcan_init1+0xdc>)
 80002aa:	f000 f825 	bl	80002f8 <cmr_filter_init>
 80002ae:	4603      	mov	r3, r0
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d002      	beq.n	80002ba <cmr_fdcan_init1+0xa2>
	  return -1;
 80002b4:	f04f 33ff 	mov.w	r3, #4294967295
 80002b8:	e014      	b.n	80002e4 <cmr_fdcan_init1+0xcc>
  }

  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK){
 80002ba:	480c      	ldr	r0, [pc, #48]	@ (80002ec <cmr_fdcan_init1+0xd4>)
 80002bc:	f002 f8c4 	bl	8002448 <HAL_FDCAN_Start>
 80002c0:	4603      	mov	r3, r0
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	d002      	beq.n	80002cc <cmr_fdcan_init1+0xb4>
	  return -1;
 80002c6:	f04f 33ff 	mov.w	r3, #4294967295
 80002ca:	e00b      	b.n	80002e4 <cmr_fdcan_init1+0xcc>
  }

  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK){
 80002cc:	2200      	movs	r2, #0
 80002ce:	2101      	movs	r1, #1
 80002d0:	4806      	ldr	r0, [pc, #24]	@ (80002ec <cmr_fdcan_init1+0xd4>)
 80002d2:	f002 f9e9 	bl	80026a8 <HAL_FDCAN_ActivateNotification>
 80002d6:	4603      	mov	r3, r0
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d002      	beq.n	80002e2 <cmr_fdcan_init1+0xca>
	  return -1;
 80002dc:	f04f 33ff 	mov.w	r3, #4294967295
 80002e0:	e000      	b.n	80002e4 <cmr_fdcan_init1+0xcc>
  }

  return 1;
 80002e2:	2301      	movs	r3, #1
}
 80002e4:	4618      	mov	r0, r3
 80002e6:	3708      	adds	r7, #8
 80002e8:	46bd      	mov	sp, r7
 80002ea:	bd80      	pop	{r7, pc}
 80002ec:	200000cc 	.word	0x200000cc
 80002f0:	40006400 	.word	0x40006400
 80002f4:	20000028 	.word	0x20000028

080002f8 <cmr_filter_init>:


HAL_StatusTypeDef cmr_filter_init(FDCAN_FilterTypeDef* filter, uint32_t fdcanid) {
 80002f8:	b580      	push	{r7, lr}
 80002fa:	b082      	sub	sp, #8
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	6078      	str	r0, [r7, #4]
 8000300:	6039      	str	r1, [r7, #0]
    // Configure the filter properties for FDCAN
	filter->IdType = FDCAN_STANDARD_ID;
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	2200      	movs	r2, #0
 8000306:	601a      	str	r2, [r3, #0]
	filter->FilterIndex = 0;
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	2200      	movs	r2, #0
 800030c:	605a      	str	r2, [r3, #4]
	filter->FilterType = FDCAN_FILTER_MASK;
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	2202      	movs	r2, #2
 8000312:	609a      	str	r2, [r3, #8]
	filter->FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	2201      	movs	r2, #1
 8000318:	60da      	str	r2, [r3, #12]
	filter->FilterID1 = fdcanid;
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	683a      	ldr	r2, [r7, #0]
 800031e:	611a      	str	r2, [r3, #16]
	filter->FilterID2 = 0x7FF;
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000326:	615a      	str	r2, [r3, #20]

    return HAL_FDCAN_ConfigFilter(&hfdcan1, filter);
 8000328:	6879      	ldr	r1, [r7, #4]
 800032a:	4804      	ldr	r0, [pc, #16]	@ (800033c <cmr_filter_init+0x44>)
 800032c:	f002 f832 	bl	8002394 <HAL_FDCAN_ConfigFilter>
 8000330:	4603      	mov	r3, r0
}
 8000332:	4618      	mov	r0, r3
 8000334:	3708      	adds	r7, #8
 8000336:	46bd      	mov	sp, r7
 8000338:	bd80      	pop	{r7, pc}
 800033a:	bf00      	nop
 800033c:	200000cc 	.word	0x200000cc

08000340 <HAL_FDCAN_RxFifo0Callback>:

	return 1;
}


void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs) {
 8000340:	b580      	push	{r7, lr}
 8000342:	b08c      	sub	sp, #48	@ 0x30
 8000344:	af00      	add	r7, sp, #0
 8000346:	6078      	str	r0, [r7, #4]
 8000348:	6039      	str	r1, [r7, #0]

	if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE)!= RESET) {
 800034a:	683b      	ldr	r3, [r7, #0]
 800034c:	f003 0301 	and.w	r3, r3, #1
 8000350:	2b00      	cmp	r3, #0
 8000352:	d014      	beq.n	800037e <HAL_FDCAN_RxFifo0Callback+0x3e>

		// Deactivate notifications while new message being handled
		HAL_FDCAN_DeactivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE);
 8000354:	2101      	movs	r1, #1
 8000356:	6878      	ldr	r0, [r7, #4]
 8000358:	f002 fa8c 	bl	8002874 <HAL_FDCAN_DeactivateNotification>

		// Place the new message's header into the RxHeader array and the data into the RxData array
		FDCAN_RxHeaderTypeDef RxHeader_t;
		HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader_t, RxData);
 800035c:	f107 0208 	add.w	r2, r7, #8
 8000360:	4b09      	ldr	r3, [pc, #36]	@ (8000388 <HAL_FDCAN_RxFifo0Callback+0x48>)
 8000362:	2140      	movs	r1, #64	@ 0x40
 8000364:	6878      	ldr	r0, [r7, #4]
 8000366:	f002 f897 	bl	8002498 <HAL_FDCAN_GetRxMessage>

		// Call the custom rxHandler with the CMR header and data
		rxHandler0(RxHeader_t.Identifier, RxData);
 800036a:	68bb      	ldr	r3, [r7, #8]
 800036c:	4906      	ldr	r1, [pc, #24]	@ (8000388 <HAL_FDCAN_RxFifo0Callback+0x48>)
 800036e:	4618      	mov	r0, r3
 8000370:	f000 f8f2 	bl	8000558 <rxHandler0>

		//activate notifications again
		HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 8000374:	2200      	movs	r2, #0
 8000376:	2101      	movs	r1, #1
 8000378:	6878      	ldr	r0, [r7, #4]
 800037a:	f002 f995 	bl	80026a8 <HAL_FDCAN_ActivateNotification>
	}
}
 800037e:	bf00      	nop
 8000380:	3730      	adds	r7, #48	@ 0x30
 8000382:	46bd      	mov	sp, r7
 8000384:	bd80      	pop	{r7, pc}
 8000386:	bf00      	nop
 8000388:	20000040 	.word	0x20000040

0800038c <PCA9685_Init>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

#include "PCA9685PW.h"

extern I2C_HandleTypeDef hi2c1;

uint8_t PCA9685_Init(PCA9685 *dev, I2C_HandleTypeDef *i2cHandle) {
<<<<<<< HEAD
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b084      	sub	sp, #16
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
 8000db8:	6039      	str	r1, [r7, #0]

	/* Set up struct params */
	dev->i2cHandle		=i2cHandle;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	683a      	ldr	r2, [r7, #0]
 8000dbe:	601a      	str	r2, [r3, #0]
	dev->frequency      =50;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	2232      	movs	r2, #50	@ 0x32
 8000dc4:	809a      	strh	r2, [r3, #4]
=======
 800038c:	b580      	push	{r7, lr}
 800038e:	b084      	sub	sp, #16
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]
 8000394:	6039      	str	r1, [r7, #0]

	/* Set up struct params */
	dev->i2cHandle		=i2cHandle;
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	683a      	ldr	r2, [r7, #0]
 800039a:	601a      	str	r2, [r3, #0]
	dev->frequency      =50;
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	2232      	movs	r2, #50	@ 0x32
 80003a0:	809a      	strh	r2, [r3, #4]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60


	/* Store number of transaction errors (to be returned at the end of function) */
	uint8_t errNum = 0;
<<<<<<< HEAD
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef status;

	PCA9685_SetPWMFrequency(dev->frequency); // 50 Hz for servo
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	889b      	ldrh	r3, [r3, #4]
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f000 f8e6 	bl	8000fa0 <PCA9685_SetPWMFrequency>
	PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_AI_BIT, 1);
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	2105      	movs	r1, #5
 8000dd8:	2000      	movs	r0, #0
 8000dda:	f000 f89b 	bl	8000f14 <PCA9685_SetBit>
}
 8000dde:	bf00      	nop
 8000de0:	4618      	mov	r0, r3
 8000de2:	3710      	adds	r7, #16
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}

08000de8 <Servo_Init>:


void Servo_Init(Servo *dev, uint8_t Channel, uint8_t deg, uint16_t home_flag, uint16_t home) {
 8000de8:	b480      	push	{r7}
 8000dea:	b083      	sub	sp, #12
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
 8000df0:	4608      	mov	r0, r1
 8000df2:	4611      	mov	r1, r2
 8000df4:	461a      	mov	r2, r3
 8000df6:	4603      	mov	r3, r0
 8000df8:	70fb      	strb	r3, [r7, #3]
 8000dfa:	460b      	mov	r3, r1
 8000dfc:	70bb      	strb	r3, [r7, #2]
 8000dfe:	4613      	mov	r3, r2
 8000e00:	803b      	strh	r3, [r7, #0]

	dev->Channel		=Channel;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	78fa      	ldrb	r2, [r7, #3]
 8000e06:	701a      	strb	r2, [r3, #0]
	dev->deg_range		=deg;
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	78ba      	ldrb	r2, [r7, #2]
 8000e0c:	705a      	strb	r2, [r3, #1]
	dev->home_flag		=home_flag;
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	883a      	ldrh	r2, [r7, #0]
 8000e12:	805a      	strh	r2, [r3, #2]
	if (home_flag == 1){
 8000e14:	883b      	ldrh	r3, [r7, #0]
 8000e16:	2b01      	cmp	r3, #1
 8000e18:	d102      	bne.n	8000e20 <Servo_Init+0x38>
		dev->home		=home;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	8a3a      	ldrh	r2, [r7, #16]
 8000e1e:	809a      	strh	r2, [r3, #4]
	}
}
 8000e20:	bf00      	nop
 8000e22:	370c      	adds	r7, #12
 8000e24:	46bd      	mov	sp, r7
 8000e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2a:	4770      	bx	lr

08000e2c <PCA9685_ReadRegister>:
=======
 80003a2:	2300      	movs	r3, #0
 80003a4:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef status;

	PCA9685_SetPWMFrequency(dev->frequency); // 50 Hz for servo
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	889b      	ldrh	r3, [r3, #4]
 80003aa:	4618      	mov	r0, r3
 80003ac:	f000 f89e 	bl	80004ec <PCA9685_SetPWMFrequency>
	PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_AI_BIT, 1);
 80003b0:	2201      	movs	r2, #1
 80003b2:	2105      	movs	r1, #5
 80003b4:	2000      	movs	r0, #0
 80003b6:	f000 f85f 	bl	8000478 <PCA9685_SetBit>
}
 80003ba:	bf00      	nop
 80003bc:	4618      	mov	r0, r3
 80003be:	3710      	adds	r7, #16
 80003c0:	46bd      	mov	sp, r7
 80003c2:	bd80      	pop	{r7, pc}

080003c4 <Servo_Init>:


void Servo_Init(Servo *dev, uint8_t Channel, uint8_t deg, uint16_t home_flag, uint16_t home) {
 80003c4:	b480      	push	{r7}
 80003c6:	b083      	sub	sp, #12
 80003c8:	af00      	add	r7, sp, #0
 80003ca:	6078      	str	r0, [r7, #4]
 80003cc:	4608      	mov	r0, r1
 80003ce:	4611      	mov	r1, r2
 80003d0:	461a      	mov	r2, r3
 80003d2:	4603      	mov	r3, r0
 80003d4:	70fb      	strb	r3, [r7, #3]
 80003d6:	460b      	mov	r3, r1
 80003d8:	70bb      	strb	r3, [r7, #2]
 80003da:	4613      	mov	r3, r2
 80003dc:	803b      	strh	r3, [r7, #0]

	dev->Channel		=Channel;
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	78fa      	ldrb	r2, [r7, #3]
 80003e2:	701a      	strb	r2, [r3, #0]
	dev->deg_range		=deg;
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	78ba      	ldrb	r2, [r7, #2]
 80003e8:	705a      	strb	r2, [r3, #1]
	dev->home_flag		=home_flag;
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	883a      	ldrh	r2, [r7, #0]
 80003ee:	805a      	strh	r2, [r3, #2]
	if (home_flag == 1){
 80003f0:	883b      	ldrh	r3, [r7, #0]
 80003f2:	2b01      	cmp	r3, #1
 80003f4:	d102      	bne.n	80003fc <Servo_Init+0x38>
		dev->home		=home;
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	8a3a      	ldrh	r2, [r7, #16]
 80003fa:	809a      	strh	r2, [r3, #4]
	}
}
 80003fc:	bf00      	nop
 80003fe:	370c      	adds	r7, #12
 8000400:	46bd      	mov	sp, r7
 8000402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000406:	4770      	bx	lr

08000408 <PCA9685_ReadRegister>:

>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60


/* LOW-LEVEL FUNCTIONS */

HAL_StatusTypeDef PCA9685_ReadRegister(uint8_t Register, uint8_t *data) {
<<<<<<< HEAD
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b086      	sub	sp, #24
 8000e30:	af04      	add	r7, sp, #16
 8000e32:	4603      	mov	r3, r0
 8000e34:	6039      	str	r1, [r7, #0]
 8000e36:	71fb      	strb	r3, [r7, #7]
	return HAL_I2C_Mem_Read(&hi2c1,PCA9685_I2C_ADDR, Register, I2C_MEMADD_SIZE_8BIT, data, 1, HAL_MAX_DELAY);
 8000e38:	79fb      	ldrb	r3, [r7, #7]
 8000e3a:	b29a      	uxth	r2, r3
 8000e3c:	f04f 33ff 	mov.w	r3, #4294967295
 8000e40:	9302      	str	r3, [sp, #8]
 8000e42:	2301      	movs	r3, #1
 8000e44:	9301      	str	r3, [sp, #4]
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	9300      	str	r3, [sp, #0]
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	21aa      	movs	r1, #170	@ 0xaa
 8000e4e:	4804      	ldr	r0, [pc, #16]	@ (8000e60 <PCA9685_ReadRegister+0x34>)
 8000e50:	f003 f9e8 	bl	8004224 <HAL_I2C_Mem_Read>
 8000e54:	4603      	mov	r3, r0
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	3708      	adds	r7, #8
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	200002d4 	.word	0x200002d4

08000e64 <PCA9685_ReadRegisters>:


HAL_StatusTypeDef PCA9685_ReadRegisters(uint8_t Register, uint8_t *data, uint8_t Length) {
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b086      	sub	sp, #24
 8000e68:	af04      	add	r7, sp, #16
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	6039      	str	r1, [r7, #0]
 8000e6e:	71fb      	strb	r3, [r7, #7]
 8000e70:	4613      	mov	r3, r2
 8000e72:	71bb      	strb	r3, [r7, #6]
	return HAL_I2C_Mem_Read(&hi2c1,PCA9685_I2C_ADDR, Register, I2C_MEMADD_SIZE_8BIT, data, Length, HAL_MAX_DELAY);
 8000e74:	79fb      	ldrb	r3, [r7, #7]
 8000e76:	b29a      	uxth	r2, r3
 8000e78:	79bb      	ldrb	r3, [r7, #6]
 8000e7a:	b29b      	uxth	r3, r3
 8000e7c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e80:	9102      	str	r1, [sp, #8]
 8000e82:	9301      	str	r3, [sp, #4]
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	9300      	str	r3, [sp, #0]
 8000e88:	2301      	movs	r3, #1
 8000e8a:	21aa      	movs	r1, #170	@ 0xaa
 8000e8c:	4803      	ldr	r0, [pc, #12]	@ (8000e9c <PCA9685_ReadRegisters+0x38>)
 8000e8e:	f003 f9c9 	bl	8004224 <HAL_I2C_Mem_Read>
 8000e92:	4603      	mov	r3, r0
}
 8000e94:	4618      	mov	r0, r3
 8000e96:	3708      	adds	r7, #8
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	200002d4 	.word	0x200002d4

08000ea0 <PCA9685_WriteRegister>:


HAL_StatusTypeDef PCA9685_WriteRegister(uint8_t Register, uint8_t *data) {
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b086      	sub	sp, #24
 8000ea4:	af04      	add	r7, sp, #16
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	6039      	str	r1, [r7, #0]
 8000eaa:	71fb      	strb	r3, [r7, #7]
	return HAL_I2C_Mem_Write(&hi2c1, PCA9685_I2C_ADDR, Register, I2C_MEMADD_SIZE_8BIT, data, 1, HAL_MAX_DELAY);
 8000eac:	79fb      	ldrb	r3, [r7, #7]
 8000eae:	b29a      	uxth	r2, r3
 8000eb0:	f04f 33ff 	mov.w	r3, #4294967295
 8000eb4:	9302      	str	r3, [sp, #8]
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	9301      	str	r3, [sp, #4]
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	9300      	str	r3, [sp, #0]
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	21aa      	movs	r1, #170	@ 0xaa
 8000ec2:	4804      	ldr	r0, [pc, #16]	@ (8000ed4 <PCA9685_WriteRegister+0x34>)
 8000ec4:	f003 f89a 	bl	8003ffc <HAL_I2C_Mem_Write>
 8000ec8:	4603      	mov	r3, r0
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	3708      	adds	r7, #8
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	200002d4 	.word	0x200002d4

08000ed8 <PCA9685_WriteRegisters>:


HAL_StatusTypeDef PCA9685_WriteRegisters(uint8_t Register, uint8_t *data, uint8_t Length) {
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b086      	sub	sp, #24
 8000edc:	af04      	add	r7, sp, #16
 8000ede:	4603      	mov	r3, r0
 8000ee0:	6039      	str	r1, [r7, #0]
 8000ee2:	71fb      	strb	r3, [r7, #7]
 8000ee4:	4613      	mov	r3, r2
 8000ee6:	71bb      	strb	r3, [r7, #6]
	return HAL_I2C_Mem_Write(&hi2c1, PCA9685_I2C_ADDR, Register, I2C_MEMADD_SIZE_8BIT, data, Length, HAL_MAX_DELAY);
 8000ee8:	79fb      	ldrb	r3, [r7, #7]
 8000eea:	b29a      	uxth	r2, r3
 8000eec:	79bb      	ldrb	r3, [r7, #6]
 8000eee:	b29b      	uxth	r3, r3
 8000ef0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ef4:	9102      	str	r1, [sp, #8]
 8000ef6:	9301      	str	r3, [sp, #4]
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	9300      	str	r3, [sp, #0]
 8000efc:	2301      	movs	r3, #1
 8000efe:	21aa      	movs	r1, #170	@ 0xaa
 8000f00:	4803      	ldr	r0, [pc, #12]	@ (8000f10 <PCA9685_WriteRegisters+0x38>)
 8000f02:	f003 f87b 	bl	8003ffc <HAL_I2C_Mem_Write>
 8000f06:	4603      	mov	r3, r0
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3708      	adds	r7, #8
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	200002d4 	.word	0x200002d4

08000f14 <PCA9685_SetBit>:


// Read all 8 bits and set only one bit to 0/1 (Value) and write all 8 bits back
HAL_StatusTypeDef PCA9685_SetBit(uint8_t Register, uint8_t Bit, uint8_t Value) {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	71fb      	strb	r3, [r7, #7]
 8000f1e:	460b      	mov	r3, r1
 8000f20:	71bb      	strb	r3, [r7, #6]
 8000f22:	4613      	mov	r3, r2
 8000f24:	717b      	strb	r3, [r7, #5]
  uint8_t readValue;
  if (PCA9685_ReadRegister(Register, &readValue) != HAL_OK) return HAL_ERROR;
 8000f26:	f107 020f 	add.w	r2, r7, #15
 8000f2a:	79fb      	ldrb	r3, [r7, #7]
 8000f2c:	4611      	mov	r1, r2
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f7ff ff7c 	bl	8000e2c <PCA9685_ReadRegister>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <PCA9685_SetBit+0x2a>
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	e02b      	b.n	8000f96 <PCA9685_SetBit+0x82>

  if (Value == 0) readValue &= ~(1 << Bit);
 8000f3e:	797b      	ldrb	r3, [r7, #5]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d10d      	bne.n	8000f60 <PCA9685_SetBit+0x4c>
 8000f44:	79bb      	ldrb	r3, [r7, #6]
 8000f46:	2201      	movs	r2, #1
 8000f48:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4c:	b25b      	sxtb	r3, r3
 8000f4e:	43db      	mvns	r3, r3
 8000f50:	b25a      	sxtb	r2, r3
 8000f52:	7bfb      	ldrb	r3, [r7, #15]
 8000f54:	b25b      	sxtb	r3, r3
 8000f56:	4013      	ands	r3, r2
 8000f58:	b25b      	sxtb	r3, r3
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	73fb      	strb	r3, [r7, #15]
 8000f5e:	e00a      	b.n	8000f76 <PCA9685_SetBit+0x62>
  else readValue |= (1 << Bit);
 8000f60:	79bb      	ldrb	r3, [r7, #6]
 8000f62:	2201      	movs	r2, #1
 8000f64:	fa02 f303 	lsl.w	r3, r2, r3
 8000f68:	b25a      	sxtb	r2, r3
 8000f6a:	7bfb      	ldrb	r3, [r7, #15]
 8000f6c:	b25b      	sxtb	r3, r3
 8000f6e:	4313      	orrs	r3, r2
 8000f70:	b25b      	sxtb	r3, r3
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	73fb      	strb	r3, [r7, #15]

  if (PCA9685_WriteRegister(Register, &readValue) != HAL_OK) return HAL_ERROR;
 8000f76:	f107 020f 	add.w	r2, r7, #15
 8000f7a:	79fb      	ldrb	r3, [r7, #7]
 8000f7c:	4611      	mov	r1, r2
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f7ff ff8e 	bl	8000ea0 <PCA9685_WriteRegister>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <PCA9685_SetBit+0x7a>
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	e003      	b.n	8000f96 <PCA9685_SetBit+0x82>
  HAL_Delay(1);
 8000f8e:	2001      	movs	r0, #1
 8000f90:	f000 fe3c 	bl	8001c0c <HAL_Delay>
  return HAL_OK;
 8000f94:	2300      	movs	r3, #0
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	3710      	adds	r7, #16
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
	...

08000fa0 <PCA9685_SetPWMFrequency>:



void PCA9685_SetPWMFrequency(uint16_t frequency) {
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b084      	sub	sp, #16
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	80fb      	strh	r3, [r7, #6]
  uint8_t prescale;
  if(frequency >= 1526) prescale = 0x03;
 8000faa:	88fb      	ldrh	r3, [r7, #6]
 8000fac:	f240 52f5 	movw	r2, #1525	@ 0x5f5
 8000fb0:	4293      	cmp	r3, r2
 8000fb2:	d902      	bls.n	8000fba <PCA9685_SetPWMFrequency+0x1a>
 8000fb4:	2303      	movs	r3, #3
 8000fb6:	73fb      	strb	r3, [r7, #15]
 8000fb8:	e00c      	b.n	8000fd4 <PCA9685_SetPWMFrequency+0x34>
  else if(frequency <= 24) prescale = 0xFF;      //  internal 25 MHz oscillator as in the datasheet page no 1/52
 8000fba:	88fb      	ldrh	r3, [r7, #6]
 8000fbc:	2b18      	cmp	r3, #24
 8000fbe:	d802      	bhi.n	8000fc6 <PCA9685_SetPWMFrequency+0x26>
 8000fc0:	23ff      	movs	r3, #255	@ 0xff
 8000fc2:	73fb      	strb	r3, [r7, #15]
 8000fc4:	e006      	b.n	8000fd4 <PCA9685_SetPWMFrequency+0x34>
  else prescale = 25000000 / (4096 * frequency); // prescale changes 3 to 255 for 1526Hz to 24Hz as in the datasheet page no 1/52
 8000fc6:	88fb      	ldrh	r3, [r7, #6]
 8000fc8:	031b      	lsls	r3, r3, #12
 8000fca:	4a0f      	ldr	r2, [pc, #60]	@ (8001008 <PCA9685_SetPWMFrequency+0x68>)
 8000fcc:	fb92 f3f3 	sdiv	r3, r2, r3
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	73fb      	strb	r3, [r7, #15]
  PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_SLEEP_BIT, 1);
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	2104      	movs	r1, #4
 8000fd8:	2000      	movs	r0, #0
 8000fda:	f7ff ff9b 	bl	8000f14 <PCA9685_SetBit>
  PCA9685_WriteRegister(PCA9685_PRE_SCALE, &prescale);
 8000fde:	f107 030f 	add.w	r3, r7, #15
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	20fe      	movs	r0, #254	@ 0xfe
 8000fe6:	f7ff ff5b 	bl	8000ea0 <PCA9685_WriteRegister>
  PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_SLEEP_BIT, 0);
 8000fea:	2200      	movs	r2, #0
 8000fec:	2104      	movs	r1, #4
 8000fee:	2000      	movs	r0, #0
 8000ff0:	f7ff ff90 	bl	8000f14 <PCA9685_SetBit>
  PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_RESTART_BIT, 1);
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	2107      	movs	r1, #7
 8000ff8:	2000      	movs	r0, #0
 8000ffa:	f7ff ff8b 	bl	8000f14 <PCA9685_SetBit>
}
 8000ffe:	bf00      	nop
 8001000:	3710      	adds	r7, #16
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	017d7840 	.word	0x017d7840

0800100c <PCA9685_SetPWM>:


HAL_StatusTypeDef PCA9685_SetPWM(Servo* dev, uint16_t OnTime, uint16_t OffTime) {
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	460b      	mov	r3, r1
 8001016:	807b      	strh	r3, [r7, #2]
 8001018:	4613      	mov	r3, r2
 800101a:	803b      	strh	r3, [r7, #0]
  uint8_t registerAddress = PCA9685_LED0_ON_L + (4 * dev->Channel);
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	009b      	lsls	r3, r3, #2
 8001022:	b2db      	uxtb	r3, r3
 8001024:	3306      	adds	r3, #6
 8001026:	73fb      	strb	r3, [r7, #15]
  uint8_t pwm[4] = {
 8001028:	887b      	ldrh	r3, [r7, #2]
 800102a:	b2db      	uxtb	r3, r3
 800102c:	723b      	strb	r3, [r7, #8]
 800102e:	887b      	ldrh	r3, [r7, #2]
 8001030:	0a1b      	lsrs	r3, r3, #8
 8001032:	b29b      	uxth	r3, r3
 8001034:	b2db      	uxtb	r3, r3
 8001036:	727b      	strb	r3, [r7, #9]
 8001038:	883b      	ldrh	r3, [r7, #0]
 800103a:	b2db      	uxtb	r3, r3
 800103c:	72bb      	strb	r3, [r7, #10]
 800103e:	883b      	ldrh	r3, [r7, #0]
 8001040:	0a1b      	lsrs	r3, r3, #8
 8001042:	b29b      	uxth	r3, r3
 8001044:	b2db      	uxtb	r3, r3
 8001046:	72fb      	strb	r3, [r7, #11]
    OnTime >> 8,
    OffTime & 0xFF,
    OffTime >> 8
  };

  return PCA9685_WriteRegisters(registerAddress, pwm, 4);
 8001048:	f107 0108 	add.w	r1, r7, #8
 800104c:	7bfb      	ldrb	r3, [r7, #15]
 800104e:	2204      	movs	r2, #4
 8001050:	4618      	mov	r0, r3
 8001052:	f7ff ff41 	bl	8000ed8 <PCA9685_WriteRegisters>
 8001056:	4603      	mov	r3, r0
}
 8001058:	4618      	mov	r0, r3
 800105a:	3710      	adds	r7, #16
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}

08001060 <PCA9685_SetServoAngle>:



HAL_StatusTypeDef PCA9685_SetServoAngle(Servo* dev, float Angle) {
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
 8001068:	ed87 0a00 	vstr	s0, [r7]
  float Value = (Angle * (511.9f - 102.4f) / dev->deg_range) + 102.4f;
 800106c:	edd7 7a00 	vldr	s15, [r7]
 8001070:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 80010e4 <PCA9685_SetServoAngle+0x84>
 8001074:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	785b      	ldrb	r3, [r3, #1]
 800107c:	ee07 3a90 	vmov	s15, r3
 8001080:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001084:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001088:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80010e8 <PCA9685_SetServoAngle+0x88>
 800108c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001090:	edc7 7a03 	vstr	s15, [r7, #12]

  // Clamp value to valid range (optional safety)
  if (Value < 102.4f) Value = 102.4f;
 8001094:	edd7 7a03 	vldr	s15, [r7, #12]
 8001098:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80010e8 <PCA9685_SetServoAngle+0x88>
 800109c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010a4:	d501      	bpl.n	80010aa <PCA9685_SetServoAngle+0x4a>
 80010a6:	4b11      	ldr	r3, [pc, #68]	@ (80010ec <PCA9685_SetServoAngle+0x8c>)
 80010a8:	60fb      	str	r3, [r7, #12]
  if (Value > 511.9f) Value = 511.9f;
 80010aa:	edd7 7a03 	vldr	s15, [r7, #12]
 80010ae:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80010f0 <PCA9685_SetServoAngle+0x90>
 80010b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ba:	dd01      	ble.n	80010c0 <PCA9685_SetServoAngle+0x60>
 80010bc:	4b0d      	ldr	r3, [pc, #52]	@ (80010f4 <PCA9685_SetServoAngle+0x94>)
 80010be:	60fb      	str	r3, [r7, #12]

  return PCA9685_SetPWM(dev, 0, (uint16_t)Value);
 80010c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80010c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010c8:	ee17 3a90 	vmov	r3, s15
 80010cc:	b29b      	uxth	r3, r3
 80010ce:	461a      	mov	r2, r3
 80010d0:	2100      	movs	r1, #0
 80010d2:	6878      	ldr	r0, [r7, #4]
 80010d4:	f7ff ff9a 	bl	800100c <PCA9685_SetPWM>
 80010d8:	4603      	mov	r3, r0
}
 80010da:	4618      	mov	r0, r3
 80010dc:	3710      	adds	r7, #16
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	43ccc000 	.word	0x43ccc000
 80010e8:	42cccccd 	.word	0x42cccccd
 80010ec:	42cccccd 	.word	0x42cccccd
 80010f0:	43fff333 	.word	0x43fff333
 80010f4:	43fff333 	.word	0x43fff333

080010f8 <PCA9685_GetServoAngle>:


float PCA9685_GetServoAngle(Servo* dev) {
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b086      	sub	sp, #24
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  uint8_t registerAddress;
  uint8_t pwm[4];
  uint16_t offTime;

  // Calculate the base register for this channel
  registerAddress = PCA9685_LED0_ON_L + (4 * dev->Channel);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	009b      	lsls	r3, r3, #2
 8001106:	b2db      	uxtb	r3, r3
 8001108:	3306      	adds	r3, #6
 800110a:	74fb      	strb	r3, [r7, #19]

  // Read 4 bytes: ON_L, ON_H, OFF_L, OFF_H
  if (PCA9685_ReadRegisters(registerAddress, pwm, 4) != HAL_OK) {
 800110c:	f107 010c 	add.w	r1, r7, #12
 8001110:	7cfb      	ldrb	r3, [r7, #19]
 8001112:	2204      	movs	r2, #4
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff fea5 	bl	8000e64 <PCA9685_ReadRegisters>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <PCA9685_GetServoAngle+0x2c>
    return -1;  // Indicate an error
 8001120:	4b2b      	ldr	r3, [pc, #172]	@ (80011d0 <PCA9685_GetServoAngle+0xd8>)
 8001122:	e047      	b.n	80011b4 <PCA9685_GetServoAngle+0xbc>
  }

  // Combine OFF_L and OFF_H to get the current PWM off-time
  offTime = (pwm[3] << 8) | pwm[2];
 8001124:	7bfb      	ldrb	r3, [r7, #15]
 8001126:	b21b      	sxth	r3, r3
 8001128:	021b      	lsls	r3, r3, #8
 800112a:	b21a      	sxth	r2, r3
 800112c:	7bbb      	ldrb	r3, [r7, #14]
 800112e:	b21b      	sxth	r3, r3
 8001130:	4313      	orrs	r3, r2
 8001132:	b21b      	sxth	r3, r3
 8001134:	823b      	strh	r3, [r7, #16]

  // Reverse the formula used in PCA9685_SetServoAngle
  float angle = ((float)(offTime - 102.4) * dev->deg_range) / (511.9 - 102.4);
 8001136:	8a3b      	ldrh	r3, [r7, #16]
 8001138:	4618      	mov	r0, r3
 800113a:	f7ff f9bf 	bl	80004bc <__aeabi_i2d>
 800113e:	a322      	add	r3, pc, #136	@ (adr r3, 80011c8 <PCA9685_GetServoAngle+0xd0>)
 8001140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001144:	f7ff f86c 	bl	8000220 <__aeabi_dsub>
 8001148:	4602      	mov	r2, r0
 800114a:	460b      	mov	r3, r1
 800114c:	4610      	mov	r0, r2
 800114e:	4619      	mov	r1, r3
 8001150:	f7ff fa1e 	bl	8000590 <__aeabi_d2f>
 8001154:	ee07 0a10 	vmov	s14, r0
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	785b      	ldrb	r3, [r3, #1]
 800115c:	ee07 3a90 	vmov	s15, r3
 8001160:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001164:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001168:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 80011d4 <PCA9685_GetServoAngle+0xdc>
 800116c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001170:	edc7 7a05 	vstr	s15, [r7, #20]

  // Clamp the angle to valid range
  if (angle < 0.0f) angle = 0.0f;
 8001174:	edd7 7a05 	vldr	s15, [r7, #20]
 8001178:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800117c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001180:	d502      	bpl.n	8001188 <PCA9685_GetServoAngle+0x90>
 8001182:	f04f 0300 	mov.w	r3, #0
 8001186:	617b      	str	r3, [r7, #20]
  if (angle > dev->deg_range) angle = (float)dev->deg_range;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	785b      	ldrb	r3, [r3, #1]
 800118c:	ee07 3a90 	vmov	s15, r3
 8001190:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001194:	ed97 7a05 	vldr	s14, [r7, #20]
 8001198:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800119c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011a0:	dd07      	ble.n	80011b2 <PCA9685_GetServoAngle+0xba>
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	785b      	ldrb	r3, [r3, #1]
 80011a6:	ee07 3a90 	vmov	s15, r3
 80011aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011ae:	edc7 7a05 	vstr	s15, [r7, #20]

  return angle;
 80011b2:	697b      	ldr	r3, [r7, #20]
}
 80011b4:	ee07 3a90 	vmov	s15, r3
 80011b8:	eeb0 0a67 	vmov.f32	s0, s15
 80011bc:	3718      	adds	r7, #24
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	f3af 8000 	nop.w
 80011c8:	9999999a 	.word	0x9999999a
 80011cc:	40599999 	.word	0x40599999
 80011d0:	bf800000 	.word	0xbf800000
 80011d4:	43ccc000 	.word	0x43ccc000

080011d8 <velocity_control>:


void velocity_control(Servo *servo, uint8_t control_data) {
 80011d8:	b580      	push	{r7, lr}
 80011da:	b088      	sub	sp, #32
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	460b      	mov	r3, r1
 80011e2:	70fb      	strb	r3, [r7, #3]
	int current_angle = PCA9685_GetServoAngle(servo); // Get the current angle of the servo
 80011e4:	6878      	ldr	r0, [r7, #4]
 80011e6:	f7ff ff87 	bl	80010f8 <PCA9685_GetServoAngle>
 80011ea:	eef0 7a40 	vmov.f32	s15, s0
 80011ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011f2:	ee17 3a90 	vmov	r3, s15
 80011f6:	61fb      	str	r3, [r7, #28]
	int target_angle = (control_data >> 2) & 0x3F; // Use bits 7:2 for target angle (6 bits)
 80011f8:	78fb      	ldrb	r3, [r7, #3]
 80011fa:	089b      	lsrs	r3, r3, #2
 80011fc:	b2db      	uxtb	r3, r3
 80011fe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001202:	61bb      	str	r3, [r7, #24]
	uint8_t speed_option = control_data & 0x03;    // Use bits 1:0 for speed option
 8001204:	78fb      	ldrb	r3, [r7, #3]
 8001206:	f003 0303 	and.w	r3, r3, #3
 800120a:	74fb      	strb	r3, [r7, #19]

	// Clamp target angle within servo's range
	if (target_angle < 0) {
 800120c:	69bb      	ldr	r3, [r7, #24]
 800120e:	2b00      	cmp	r3, #0
 8001210:	da02      	bge.n	8001218 <velocity_control+0x40>
		target_angle = 0;
 8001212:	2300      	movs	r3, #0
 8001214:	61bb      	str	r3, [r7, #24]
 8001216:	e008      	b.n	800122a <velocity_control+0x52>
	} else if (target_angle > servo->deg_range) {
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	785b      	ldrb	r3, [r3, #1]
 800121c:	461a      	mov	r2, r3
 800121e:	69bb      	ldr	r3, [r7, #24]
 8001220:	4293      	cmp	r3, r2
 8001222:	dd02      	ble.n	800122a <velocity_control+0x52>
		target_angle = servo->deg_range;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	785b      	ldrb	r3, [r3, #1]
 8001228:	61bb      	str	r3, [r7, #24]
	}

	int step = (target_angle > current_angle) ? 1 : -1; // Determine the direction of movement
 800122a:	69ba      	ldr	r2, [r7, #24]
 800122c:	69fb      	ldr	r3, [r7, #28]
 800122e:	429a      	cmp	r2, r3
 8001230:	dd01      	ble.n	8001236 <velocity_control+0x5e>
 8001232:	2301      	movs	r3, #1
 8001234:	e001      	b.n	800123a <velocity_control+0x62>
 8001236:	f04f 33ff 	mov.w	r3, #4294967295
 800123a:	60fb      	str	r3, [r7, #12]

	// Map speed options to delay values
	int speed_delay;
	switch (speed_option) {
 800123c:	7cfb      	ldrb	r3, [r7, #19]
 800123e:	2b03      	cmp	r3, #3
 8001240:	d816      	bhi.n	8001270 <velocity_control+0x98>
 8001242:	a201      	add	r2, pc, #4	@ (adr r2, 8001248 <velocity_control+0x70>)
 8001244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001248:	08001259 	.word	0x08001259
 800124c:	0800125f 	.word	0x0800125f
 8001250:	08001265 	.word	0x08001265
 8001254:	0800126b 	.word	0x0800126b
		case 0: speed_delay  = 10; break;
 8001258:	230a      	movs	r3, #10
 800125a:	617b      	str	r3, [r7, #20]
 800125c:	e00b      	b.n	8001276 <velocity_control+0x9e>
		case 1: speed_delay  = 20; break;
 800125e:	2314      	movs	r3, #20
 8001260:	617b      	str	r3, [r7, #20]
 8001262:	e008      	b.n	8001276 <velocity_control+0x9e>
		case 2: speed_delay  = 50; break;
 8001264:	2332      	movs	r3, #50	@ 0x32
 8001266:	617b      	str	r3, [r7, #20]
 8001268:	e005      	b.n	8001276 <velocity_control+0x9e>
		case 3: speed_delay  = 100; break;
 800126a:	2364      	movs	r3, #100	@ 0x64
 800126c:	617b      	str	r3, [r7, #20]
 800126e:	e002      	b.n	8001276 <velocity_control+0x9e>
		default: speed_delay = 50; break;
 8001270:	2332      	movs	r3, #50	@ 0x32
 8001272:	617b      	str	r3, [r7, #20]
 8001274:	bf00      	nop
	}

	while (current_angle != target_angle) {
 8001276:	e011      	b.n	800129c <velocity_control+0xc4>
		current_angle += step; // Increment or decrement the angle
 8001278:	69fa      	ldr	r2, [r7, #28]
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	4413      	add	r3, r2
 800127e:	61fb      	str	r3, [r7, #28]
		PCA9685_SetServoAngle(servo, current_angle); // Update the servo position
 8001280:	69fb      	ldr	r3, [r7, #28]
 8001282:	ee07 3a90 	vmov	s15, r3
 8001286:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800128a:	eeb0 0a67 	vmov.f32	s0, s15
 800128e:	6878      	ldr	r0, [r7, #4]
 8001290:	f7ff fee6 	bl	8001060 <PCA9685_SetServoAngle>
		HAL_Delay(speed_delay); // Delay to control the speed
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	4618      	mov	r0, r3
 8001298:	f000 fcb8 	bl	8001c0c <HAL_Delay>
	while (current_angle != target_angle) {
 800129c:	69fa      	ldr	r2, [r7, #28]
 800129e:	69bb      	ldr	r3, [r7, #24]
 80012a0:	429a      	cmp	r2, r3
 80012a2:	d1e9      	bne.n	8001278 <velocity_control+0xa0>
	}
}
 80012a4:	bf00      	nop
 80012a6:	bf00      	nop
 80012a8:	3720      	adds	r7, #32
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop

080012b0 <rxHandler0>:
int feedbackFlag = 0;
int diagnosticFlag = 0;
uint8_t rxData[32];


void rxHandler0(uint32_t ID, uint64_t* data) {
 80012b0:	b4b0      	push	{r4, r5, r7}
 80012b2:	b085      	sub	sp, #20
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	6039      	str	r1, [r7, #0]
    memcpy(rxData, data, 32);
 80012ba:	4a1b      	ldr	r2, [pc, #108]	@ (8001328 <rxHandler0+0x78>)
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	4614      	mov	r4, r2
 80012c0:	461d      	mov	r5, r3
 80012c2:	6828      	ldr	r0, [r5, #0]
 80012c4:	6869      	ldr	r1, [r5, #4]
 80012c6:	68aa      	ldr	r2, [r5, #8]
 80012c8:	68eb      	ldr	r3, [r5, #12]
 80012ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012cc:	6928      	ldr	r0, [r5, #16]
 80012ce:	6969      	ldr	r1, [r5, #20]
 80012d0:	69aa      	ldr	r2, [r5, #24]
 80012d2:	69eb      	ldr	r3, [r5, #28]
 80012d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}

    uint8_t msg_type = (rxData[0] >> 6) & 0x03;
 80012d6:	4b14      	ldr	r3, [pc, #80]	@ (8001328 <rxHandler0+0x78>)
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	099b      	lsrs	r3, r3, #6
 80012dc:	73fb      	strb	r3, [r7, #15]
    switch (msg_type) {
 80012de:	7bfb      	ldrb	r3, [r7, #15]
 80012e0:	2b03      	cmp	r3, #3
 80012e2:	d81b      	bhi.n	800131c <rxHandler0+0x6c>
 80012e4:	a201      	add	r2, pc, #4	@ (adr r2, 80012ec <rxHandler0+0x3c>)
 80012e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ea:	bf00      	nop
 80012ec:	080012fd 	.word	0x080012fd
 80012f0:	08001305 	.word	0x08001305
 80012f4:	0800130d 	.word	0x0800130d
 80012f8:	08001315 	.word	0x08001315
        case 0: configFlag = 1;     break;
 80012fc:	4b0b      	ldr	r3, [pc, #44]	@ (800132c <rxHandler0+0x7c>)
 80012fe:	2201      	movs	r2, #1
 8001300:	601a      	str	r2, [r3, #0]
 8001302:	e00b      	b.n	800131c <rxHandler0+0x6c>
        case 1: controlFlag = 1;    break;
 8001304:	4b0a      	ldr	r3, [pc, #40]	@ (8001330 <rxHandler0+0x80>)
 8001306:	2201      	movs	r2, #1
 8001308:	601a      	str	r2, [r3, #0]
 800130a:	e007      	b.n	800131c <rxHandler0+0x6c>
        case 2: feedbackFlag = 1;   break;
 800130c:	4b09      	ldr	r3, [pc, #36]	@ (8001334 <rxHandler0+0x84>)
 800130e:	2201      	movs	r2, #1
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	e003      	b.n	800131c <rxHandler0+0x6c>
        case 3: diagnosticFlag = 1; break;
 8001314:	4b08      	ldr	r3, [pc, #32]	@ (8001338 <rxHandler0+0x88>)
 8001316:	2201      	movs	r2, #1
 8001318:	601a      	str	r2, [r3, #0]
 800131a:	bf00      	nop
    }
}
 800131c:	bf00      	nop
 800131e:	3714      	adds	r7, #20
 8001320:	46bd      	mov	sp, r7
 8001322:	bcb0      	pop	{r4, r5, r7}
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop
 8001328:	20000424 	.word	0x20000424
 800132c:	20000414 	.word	0x20000414
 8001330:	20000418 	.word	0x20000418
 8001334:	2000041c 	.word	0x2000041c
 8001338:	20000420 	.word	0x20000420

0800133c <main>:
=======
 8000408:	b580      	push	{r7, lr}
 800040a:	b086      	sub	sp, #24
 800040c:	af04      	add	r7, sp, #16
 800040e:	4603      	mov	r3, r0
 8000410:	6039      	str	r1, [r7, #0]
 8000412:	71fb      	strb	r3, [r7, #7]
	return HAL_I2C_Mem_Read(&hi2c1,PCA9685_I2C_ADDR, Register, I2C_MEMADD_SIZE_8BIT, data, 1, HAL_MAX_DELAY);
 8000414:	79fb      	ldrb	r3, [r7, #7]
 8000416:	b29a      	uxth	r2, r3
 8000418:	f04f 33ff 	mov.w	r3, #4294967295
 800041c:	9302      	str	r3, [sp, #8]
 800041e:	2301      	movs	r3, #1
 8000420:	9301      	str	r3, [sp, #4]
 8000422:	683b      	ldr	r3, [r7, #0]
 8000424:	9300      	str	r3, [sp, #0]
 8000426:	2301      	movs	r3, #1
 8000428:	21aa      	movs	r1, #170	@ 0xaa
 800042a:	4804      	ldr	r0, [pc, #16]	@ (800043c <PCA9685_ReadRegister+0x34>)
 800042c:	f003 f830 	bl	8003490 <HAL_I2C_Mem_Read>
 8000430:	4603      	mov	r3, r0
}
 8000432:	4618      	mov	r0, r3
 8000434:	3708      	adds	r7, #8
 8000436:	46bd      	mov	sp, r7
 8000438:	bd80      	pop	{r7, pc}
 800043a:	bf00      	nop
 800043c:	20000130 	.word	0x20000130

08000440 <PCA9685_WriteRegister>:
HAL_StatusTypeDef PCA9685_ReadRegisters(uint8_t Register, uint8_t *data, uint8_t Length) {
	return HAL_I2C_Mem_Read(&hi2c1,PCA9685_I2C_ADDR, Register, I2C_MEMADD_SIZE_8BIT, data, Length, HAL_MAX_DELAY);
}


HAL_StatusTypeDef PCA9685_WriteRegister(uint8_t Register, uint8_t *data) {
 8000440:	b580      	push	{r7, lr}
 8000442:	b086      	sub	sp, #24
 8000444:	af04      	add	r7, sp, #16
 8000446:	4603      	mov	r3, r0
 8000448:	6039      	str	r1, [r7, #0]
 800044a:	71fb      	strb	r3, [r7, #7]
	return HAL_I2C_Mem_Write(&hi2c1, PCA9685_I2C_ADDR, Register, I2C_MEMADD_SIZE_8BIT, data, 1, HAL_MAX_DELAY);
 800044c:	79fb      	ldrb	r3, [r7, #7]
 800044e:	b29a      	uxth	r2, r3
 8000450:	f04f 33ff 	mov.w	r3, #4294967295
 8000454:	9302      	str	r3, [sp, #8]
 8000456:	2301      	movs	r3, #1
 8000458:	9301      	str	r3, [sp, #4]
 800045a:	683b      	ldr	r3, [r7, #0]
 800045c:	9300      	str	r3, [sp, #0]
 800045e:	2301      	movs	r3, #1
 8000460:	21aa      	movs	r1, #170	@ 0xaa
 8000462:	4804      	ldr	r0, [pc, #16]	@ (8000474 <PCA9685_WriteRegister+0x34>)
 8000464:	f002 ff00 	bl	8003268 <HAL_I2C_Mem_Write>
 8000468:	4603      	mov	r3, r0
}
 800046a:	4618      	mov	r0, r3
 800046c:	3708      	adds	r7, #8
 800046e:	46bd      	mov	sp, r7
 8000470:	bd80      	pop	{r7, pc}
 8000472:	bf00      	nop
 8000474:	20000130 	.word	0x20000130

08000478 <PCA9685_SetBit>:
	return HAL_I2C_Mem_Write(&hi2c1, PCA9685_I2C_ADDR, Register, I2C_MEMADD_SIZE_8BIT, data, Length, HAL_MAX_DELAY);
}


// Read all 8 bits and set only one bit to 0/1 (Value) and write all 8 bits back
void PCA9685_SetBit(uint8_t Register, uint8_t Bit, uint8_t Value) {
 8000478:	b580      	push	{r7, lr}
 800047a:	b084      	sub	sp, #16
 800047c:	af00      	add	r7, sp, #0
 800047e:	4603      	mov	r3, r0
 8000480:	71fb      	strb	r3, [r7, #7]
 8000482:	460b      	mov	r3, r1
 8000484:	71bb      	strb	r3, [r7, #6]
 8000486:	4613      	mov	r3, r2
 8000488:	717b      	strb	r3, [r7, #5]
  uint8_t readValue;
  PCA9685_ReadRegister(Register, &readValue);
 800048a:	f107 020f 	add.w	r2, r7, #15
 800048e:	79fb      	ldrb	r3, [r7, #7]
 8000490:	4611      	mov	r1, r2
 8000492:	4618      	mov	r0, r3
 8000494:	f7ff ffb8 	bl	8000408 <PCA9685_ReadRegister>
  if (Value == 0) readValue &= ~(1 << Bit);
 8000498:	797b      	ldrb	r3, [r7, #5]
 800049a:	2b00      	cmp	r3, #0
 800049c:	d10d      	bne.n	80004ba <PCA9685_SetBit+0x42>
 800049e:	79bb      	ldrb	r3, [r7, #6]
 80004a0:	2201      	movs	r2, #1
 80004a2:	fa02 f303 	lsl.w	r3, r2, r3
 80004a6:	b25b      	sxtb	r3, r3
 80004a8:	43db      	mvns	r3, r3
 80004aa:	b25a      	sxtb	r2, r3
 80004ac:	7bfb      	ldrb	r3, [r7, #15]
 80004ae:	b25b      	sxtb	r3, r3
 80004b0:	4013      	ands	r3, r2
 80004b2:	b25b      	sxtb	r3, r3
 80004b4:	b2db      	uxtb	r3, r3
 80004b6:	73fb      	strb	r3, [r7, #15]
 80004b8:	e00a      	b.n	80004d0 <PCA9685_SetBit+0x58>
  else readValue |= (1 << Bit);
 80004ba:	79bb      	ldrb	r3, [r7, #6]
 80004bc:	2201      	movs	r2, #1
 80004be:	fa02 f303 	lsl.w	r3, r2, r3
 80004c2:	b25a      	sxtb	r2, r3
 80004c4:	7bfb      	ldrb	r3, [r7, #15]
 80004c6:	b25b      	sxtb	r3, r3
 80004c8:	4313      	orrs	r3, r2
 80004ca:	b25b      	sxtb	r3, r3
 80004cc:	b2db      	uxtb	r3, r3
 80004ce:	73fb      	strb	r3, [r7, #15]
  PCA9685_WriteRegister(Register, &readValue);
 80004d0:	f107 020f 	add.w	r2, r7, #15
 80004d4:	79fb      	ldrb	r3, [r7, #7]
 80004d6:	4611      	mov	r1, r2
 80004d8:	4618      	mov	r0, r3
 80004da:	f7ff ffb1 	bl	8000440 <PCA9685_WriteRegister>
  HAL_Delay(1);
 80004de:	2001      	movs	r0, #1
 80004e0:	f000 fcb8 	bl	8000e54 <HAL_Delay>
}
 80004e4:	bf00      	nop
 80004e6:	3710      	adds	r7, #16
 80004e8:	46bd      	mov	sp, r7
 80004ea:	bd80      	pop	{r7, pc}

080004ec <PCA9685_SetPWMFrequency>:


void PCA9685_SetPWMFrequency(uint16_t frequency) {
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b084      	sub	sp, #16
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	4603      	mov	r3, r0
 80004f4:	80fb      	strh	r3, [r7, #6]
  uint8_t prescale;
  if(frequency >= 1526) prescale = 0x03;
 80004f6:	88fb      	ldrh	r3, [r7, #6]
 80004f8:	f240 52f5 	movw	r2, #1525	@ 0x5f5
 80004fc:	4293      	cmp	r3, r2
 80004fe:	d902      	bls.n	8000506 <PCA9685_SetPWMFrequency+0x1a>
 8000500:	2303      	movs	r3, #3
 8000502:	73fb      	strb	r3, [r7, #15]
 8000504:	e00c      	b.n	8000520 <PCA9685_SetPWMFrequency+0x34>
  else if(frequency <= 24) prescale = 0xFF;      //  internal 25 MHz oscillator as in the datasheet page no 1/52
 8000506:	88fb      	ldrh	r3, [r7, #6]
 8000508:	2b18      	cmp	r3, #24
 800050a:	d802      	bhi.n	8000512 <PCA9685_SetPWMFrequency+0x26>
 800050c:	23ff      	movs	r3, #255	@ 0xff
 800050e:	73fb      	strb	r3, [r7, #15]
 8000510:	e006      	b.n	8000520 <PCA9685_SetPWMFrequency+0x34>
  else prescale = 25000000 / (4096 * frequency); // prescale changes 3 to 255 for 1526Hz to 24Hz as in the datasheet page no 1/52
 8000512:	88fb      	ldrh	r3, [r7, #6]
 8000514:	031b      	lsls	r3, r3, #12
 8000516:	4a0f      	ldr	r2, [pc, #60]	@ (8000554 <PCA9685_SetPWMFrequency+0x68>)
 8000518:	fb92 f3f3 	sdiv	r3, r2, r3
 800051c:	b2db      	uxtb	r3, r3
 800051e:	73fb      	strb	r3, [r7, #15]
  PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_SLEEP_BIT, 1);
 8000520:	2201      	movs	r2, #1
 8000522:	2104      	movs	r1, #4
 8000524:	2000      	movs	r0, #0
 8000526:	f7ff ffa7 	bl	8000478 <PCA9685_SetBit>
  PCA9685_WriteRegister(PCA9685_PRE_SCALE, &prescale);
 800052a:	f107 030f 	add.w	r3, r7, #15
 800052e:	4619      	mov	r1, r3
 8000530:	20fe      	movs	r0, #254	@ 0xfe
 8000532:	f7ff ff85 	bl	8000440 <PCA9685_WriteRegister>
  PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_SLEEP_BIT, 0);
 8000536:	2200      	movs	r2, #0
 8000538:	2104      	movs	r1, #4
 800053a:	2000      	movs	r0, #0
 800053c:	f7ff ff9c 	bl	8000478 <PCA9685_SetBit>
  PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_RESTART_BIT, 1);
 8000540:	2201      	movs	r2, #1
 8000542:	2107      	movs	r1, #7
 8000544:	2000      	movs	r0, #0
 8000546:	f7ff ff97 	bl	8000478 <PCA9685_SetBit>
}
 800054a:	bf00      	nop
 800054c:	3710      	adds	r7, #16
 800054e:	46bd      	mov	sp, r7
 8000550:	bd80      	pop	{r7, pc}
 8000552:	bf00      	nop
 8000554:	017d7840 	.word	0x017d7840

08000558 <rxHandler0>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int rxFlag = 0;
int rxFlag2 = 0;

void rxHandler0(uint32_t ID, uint8_t* data) {
 8000558:	b580      	push	{r7, lr}
 800055a:	b084      	sub	sp, #16
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
 8000560:	6039      	str	r1, [r7, #0]
    if (memcmp(data, (uint8_t[]){0x1, 0x2, 0x3, 0x4}, (unsigned int)4) == 0) {
 8000562:	4b12      	ldr	r3, [pc, #72]	@ (80005ac <rxHandler0+0x54>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	60fb      	str	r3, [r7, #12]
 8000568:	f107 030c 	add.w	r3, r7, #12
 800056c:	2204      	movs	r2, #4
 800056e:	4619      	mov	r1, r3
 8000570:	6838      	ldr	r0, [r7, #0]
 8000572:	f004 fb9b 	bl	8004cac <memcmp>
 8000576:	4603      	mov	r3, r0
 8000578:	2b00      	cmp	r3, #0
 800057a:	d102      	bne.n	8000582 <rxHandler0+0x2a>
        rxFlag = 1;
 800057c:	4b0c      	ldr	r3, [pc, #48]	@ (80005b0 <rxHandler0+0x58>)
 800057e:	2201      	movs	r2, #1
 8000580:	601a      	str	r2, [r3, #0]
    }
    if (memcmp(data, (uint8_t[]){0x5, 0x6, 0x7, 0x8}, (unsigned int)4) == 0) {
 8000582:	4b0c      	ldr	r3, [pc, #48]	@ (80005b4 <rxHandler0+0x5c>)
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	60bb      	str	r3, [r7, #8]
 8000588:	f107 0308 	add.w	r3, r7, #8
 800058c:	2204      	movs	r2, #4
 800058e:	4619      	mov	r1, r3
 8000590:	6838      	ldr	r0, [r7, #0]
 8000592:	f004 fb8b 	bl	8004cac <memcmp>
 8000596:	4603      	mov	r3, r0
 8000598:	2b00      	cmp	r3, #0
 800059a:	d102      	bne.n	80005a2 <rxHandler0+0x4a>
        rxFlag2 = 1;
 800059c:	4b06      	ldr	r3, [pc, #24]	@ (80005b8 <rxHandler0+0x60>)
 800059e:	2201      	movs	r2, #1
 80005a0:	601a      	str	r2, [r3, #0]
    }
}
 80005a2:	bf00      	nop
 80005a4:	3710      	adds	r7, #16
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	bf00      	nop
 80005ac:	08004d3c 	.word	0x08004d3c
 80005b0:	200001bc 	.word	0x200001bc
 80005b4:	08004d40 	.word	0x08004d40
 80005b8:	200001c0 	.word	0x200001c0

080005bc <main>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
<<<<<<< HEAD
 800133c:	b580      	push	{r7, lr}
 800133e:	b08e      	sub	sp, #56	@ 0x38
 8001340:	af02      	add	r7, sp, #8
=======
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
	HAL_FDCAN_Start(&hfdcan1);
 80005c2:	4824      	ldr	r0, [pc, #144]	@ (8000654 <main+0x98>)
 80005c4:	f001 ff40 	bl	8002448 <HAL_FDCAN_Start>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
<<<<<<< HEAD
 8001342:	f000 fbf2 	bl	8001b2a <HAL_Init>
  /* USER CODE BEGIN Init */

=======
 80005c8:	f000 fbd3 	bl	8000d72 <HAL_Init>

  /* USER CODE BEGIN Init */

  cmr_fdcan_init1();
 80005cc:	f7ff fe24 	bl	8000218 <cmr_fdcan_init1>

  PCA9685_Init(&pca9685, &hi2c1);
 80005d0:	4921      	ldr	r1, [pc, #132]	@ (8000658 <main+0x9c>)
 80005d2:	4822      	ldr	r0, [pc, #136]	@ (800065c <main+0xa0>)
 80005d4:	f7ff feda 	bl	800038c <PCA9685_Init>
  Servo_Init(&servo0, 0, 180, 1, 0);
 80005d8:	2300      	movs	r3, #0
 80005da:	9300      	str	r3, [sp, #0]
 80005dc:	2301      	movs	r3, #1
 80005de:	22b4      	movs	r2, #180	@ 0xb4
 80005e0:	2100      	movs	r1, #0
 80005e2:	481f      	ldr	r0, [pc, #124]	@ (8000660 <main+0xa4>)
 80005e4:	f7ff feee 	bl	80003c4 <Servo_Init>
  Servo_Init(&servo1, 1, 180, 1, 0);
 80005e8:	2300      	movs	r3, #0
 80005ea:	9300      	str	r3, [sp, #0]
 80005ec:	2301      	movs	r3, #1
 80005ee:	22b4      	movs	r2, #180	@ 0xb4
 80005f0:	2101      	movs	r1, #1
 80005f2:	481c      	ldr	r0, [pc, #112]	@ (8000664 <main+0xa8>)
 80005f4:	f7ff fee6 	bl	80003c4 <Servo_Init>
  Servo_Init(&servo2, 2, 180, 1, 0);
 80005f8:	2300      	movs	r3, #0
 80005fa:	9300      	str	r3, [sp, #0]
 80005fc:	2301      	movs	r3, #1
 80005fe:	22b4      	movs	r2, #180	@ 0xb4
 8000600:	2102      	movs	r1, #2
 8000602:	4819      	ldr	r0, [pc, #100]	@ (8000668 <main+0xac>)
 8000604:	f7ff fede 	bl	80003c4 <Servo_Init>
  Servo_Init(&servo3, 3, 180, 1, 0);
 8000608:	2300      	movs	r3, #0
 800060a:	9300      	str	r3, [sp, #0]
 800060c:	2301      	movs	r3, #1
 800060e:	22b4      	movs	r2, #180	@ 0xb4
 8000610:	2103      	movs	r1, #3
 8000612:	4816      	ldr	r0, [pc, #88]	@ (800066c <main+0xb0>)
 8000614:	f7ff fed6 	bl	80003c4 <Servo_Init>
  Servo_Init(&servo4, 4, 180, 1, 0);
 8000618:	2300      	movs	r3, #0
 800061a:	9300      	str	r3, [sp, #0]
 800061c:	2301      	movs	r3, #1
 800061e:	22b4      	movs	r2, #180	@ 0xb4
 8000620:	2104      	movs	r1, #4
 8000622:	4813      	ldr	r0, [pc, #76]	@ (8000670 <main+0xb4>)
 8000624:	f7ff fece 	bl	80003c4 <Servo_Init>
  Servo_Init(&servo5, 5, 180, 1, 0);
 8000628:	2300      	movs	r3, #0
 800062a:	9300      	str	r3, [sp, #0]
 800062c:	2301      	movs	r3, #1
 800062e:	22b4      	movs	r2, #180	@ 0xb4
 8000630:	2105      	movs	r1, #5
 8000632:	4810      	ldr	r0, [pc, #64]	@ (8000674 <main+0xb8>)
 8000634:	f7ff fec6 	bl	80003c4 <Servo_Init>


>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
<<<<<<< HEAD
 8001346:	f000 f8f1 	bl	800152c <SystemClock_Config>
=======
 8000638:	f000 f81e 	bl	8000678 <SystemClock_Config>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
<<<<<<< HEAD
 800134a:	f000 f9f5 	bl	8001738 <MX_GPIO_Init>
  MX_I2C1_Init();
 800134e:	f000 f9b3 	bl	80016b8 <MX_I2C1_Init>
  MX_ADC1_Init();
 8001352:	f000 f939 	bl	80015c8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  cmr_fdcan_init1(fdcanid);
 8001356:	4b5f      	ldr	r3, [pc, #380]	@ (80014d4 <main+0x198>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4618      	mov	r0, r3
 800135c:	f7ff f968 	bl	8000630 <cmr_fdcan_init1>

  PCA9685_Init(&pca9685, &hi2c1);
 8001360:	495d      	ldr	r1, [pc, #372]	@ (80014d8 <main+0x19c>)
 8001362:	485e      	ldr	r0, [pc, #376]	@ (80014dc <main+0x1a0>)
 8001364:	f7ff fd24 	bl	8000db0 <PCA9685_Init>
  Servo_Init(&servo0,  0, 210, 1, 0);
 8001368:	2300      	movs	r3, #0
 800136a:	9300      	str	r3, [sp, #0]
 800136c:	2301      	movs	r3, #1
 800136e:	22d2      	movs	r2, #210	@ 0xd2
 8001370:	2100      	movs	r1, #0
 8001372:	485b      	ldr	r0, [pc, #364]	@ (80014e0 <main+0x1a4>)
 8001374:	f7ff fd38 	bl	8000de8 <Servo_Init>
  Servo_Init(&servo1,  1, 180, 1, 0);
 8001378:	2300      	movs	r3, #0
 800137a:	9300      	str	r3, [sp, #0]
 800137c:	2301      	movs	r3, #1
 800137e:	22b4      	movs	r2, #180	@ 0xb4
 8001380:	2101      	movs	r1, #1
 8001382:	4858      	ldr	r0, [pc, #352]	@ (80014e4 <main+0x1a8>)
 8001384:	f7ff fd30 	bl	8000de8 <Servo_Init>
  Servo_Init(&servo2,  2, 180, 1, 0);
 8001388:	2300      	movs	r3, #0
 800138a:	9300      	str	r3, [sp, #0]
 800138c:	2301      	movs	r3, #1
 800138e:	22b4      	movs	r2, #180	@ 0xb4
 8001390:	2102      	movs	r1, #2
 8001392:	4855      	ldr	r0, [pc, #340]	@ (80014e8 <main+0x1ac>)
 8001394:	f7ff fd28 	bl	8000de8 <Servo_Init>
  Servo_Init(&servo3,  3, 180, 1, 0);
 8001398:	2300      	movs	r3, #0
 800139a:	9300      	str	r3, [sp, #0]
 800139c:	2301      	movs	r3, #1
 800139e:	22b4      	movs	r2, #180	@ 0xb4
 80013a0:	2103      	movs	r1, #3
 80013a2:	4852      	ldr	r0, [pc, #328]	@ (80014ec <main+0x1b0>)
 80013a4:	f7ff fd20 	bl	8000de8 <Servo_Init>
  Servo_Init(&servo4,  4, 180, 1, 0);
 80013a8:	2300      	movs	r3, #0
 80013aa:	9300      	str	r3, [sp, #0]
 80013ac:	2301      	movs	r3, #1
 80013ae:	22b4      	movs	r2, #180	@ 0xb4
 80013b0:	2104      	movs	r1, #4
 80013b2:	484f      	ldr	r0, [pc, #316]	@ (80014f0 <main+0x1b4>)
 80013b4:	f7ff fd18 	bl	8000de8 <Servo_Init>
  Servo_Init(&servo5,  5, 180, 1, 0);
 80013b8:	2300      	movs	r3, #0
 80013ba:	9300      	str	r3, [sp, #0]
 80013bc:	2301      	movs	r3, #1
 80013be:	22b4      	movs	r2, #180	@ 0xb4
 80013c0:	2105      	movs	r1, #5
 80013c2:	484c      	ldr	r0, [pc, #304]	@ (80014f4 <main+0x1b8>)
 80013c4:	f7ff fd10 	bl	8000de8 <Servo_Init>
  Servo_Init(&servo6,  6, 180, 1, 0);
 80013c8:	2300      	movs	r3, #0
 80013ca:	9300      	str	r3, [sp, #0]
 80013cc:	2301      	movs	r3, #1
 80013ce:	22b4      	movs	r2, #180	@ 0xb4
 80013d0:	2106      	movs	r1, #6
 80013d2:	4849      	ldr	r0, [pc, #292]	@ (80014f8 <main+0x1bc>)
 80013d4:	f7ff fd08 	bl	8000de8 <Servo_Init>
  Servo_Init(&servo7,  7, 180, 1, 0);
 80013d8:	2300      	movs	r3, #0
 80013da:	9300      	str	r3, [sp, #0]
 80013dc:	2301      	movs	r3, #1
 80013de:	22b4      	movs	r2, #180	@ 0xb4
 80013e0:	2107      	movs	r1, #7
 80013e2:	4846      	ldr	r0, [pc, #280]	@ (80014fc <main+0x1c0>)
 80013e4:	f7ff fd00 	bl	8000de8 <Servo_Init>
  Servo_Init(&servo8,  8, 180, 1, 0);
 80013e8:	2300      	movs	r3, #0
 80013ea:	9300      	str	r3, [sp, #0]
 80013ec:	2301      	movs	r3, #1
 80013ee:	22b4      	movs	r2, #180	@ 0xb4
 80013f0:	2108      	movs	r1, #8
 80013f2:	4843      	ldr	r0, [pc, #268]	@ (8001500 <main+0x1c4>)
 80013f4:	f7ff fcf8 	bl	8000de8 <Servo_Init>
  Servo_Init(&servo9,  9, 180, 1, 0);
 80013f8:	2300      	movs	r3, #0
 80013fa:	9300      	str	r3, [sp, #0]
 80013fc:	2301      	movs	r3, #1
 80013fe:	22b4      	movs	r2, #180	@ 0xb4
 8001400:	2109      	movs	r1, #9
 8001402:	4840      	ldr	r0, [pc, #256]	@ (8001504 <main+0x1c8>)
 8001404:	f7ff fcf0 	bl	8000de8 <Servo_Init>
  Servo_Init(&servo10, 10, 180, 1, 0);
 8001408:	2300      	movs	r3, #0
 800140a:	9300      	str	r3, [sp, #0]
 800140c:	2301      	movs	r3, #1
 800140e:	22b4      	movs	r2, #180	@ 0xb4
 8001410:	210a      	movs	r1, #10
 8001412:	483d      	ldr	r0, [pc, #244]	@ (8001508 <main+0x1cc>)
 8001414:	f7ff fce8 	bl	8000de8 <Servo_Init>
  Servo_Init(&servo11, 11, 180, 1, 0);
 8001418:	2300      	movs	r3, #0
 800141a:	9300      	str	r3, [sp, #0]
 800141c:	2301      	movs	r3, #1
 800141e:	22b4      	movs	r2, #180	@ 0xb4
 8001420:	210b      	movs	r1, #11
 8001422:	483a      	ldr	r0, [pc, #232]	@ (800150c <main+0x1d0>)
 8001424:	f7ff fce0 	bl	8000de8 <Servo_Init>
  Servo_Init(&servo12, 12, 180, 1, 0);
 8001428:	2300      	movs	r3, #0
 800142a:	9300      	str	r3, [sp, #0]
 800142c:	2301      	movs	r3, #1
 800142e:	22b4      	movs	r2, #180	@ 0xb4
 8001430:	210c      	movs	r1, #12
 8001432:	4837      	ldr	r0, [pc, #220]	@ (8001510 <main+0x1d4>)
 8001434:	f7ff fcd8 	bl	8000de8 <Servo_Init>
  Servo_Init(&servo13, 13, 180, 1, 0);
 8001438:	2300      	movs	r3, #0
 800143a:	9300      	str	r3, [sp, #0]
 800143c:	2301      	movs	r3, #1
 800143e:	22b4      	movs	r2, #180	@ 0xb4
 8001440:	210d      	movs	r1, #13
 8001442:	4834      	ldr	r0, [pc, #208]	@ (8001514 <main+0x1d8>)
 8001444:	f7ff fcd0 	bl	8000de8 <Servo_Init>
  Servo_Init(&servo14, 14, 180, 1, 0);
 8001448:	2300      	movs	r3, #0
 800144a:	9300      	str	r3, [sp, #0]
 800144c:	2301      	movs	r3, #1
 800144e:	22b4      	movs	r2, #180	@ 0xb4
 8001450:	210e      	movs	r1, #14
 8001452:	4831      	ldr	r0, [pc, #196]	@ (8001518 <main+0x1dc>)
 8001454:	f7ff fcc8 	bl	8000de8 <Servo_Init>
  Servo_Init(&servo15, 15, 180, 1, 0);
 8001458:	2300      	movs	r3, #0
 800145a:	9300      	str	r3, [sp, #0]
 800145c:	2301      	movs	r3, #1
 800145e:	22b4      	movs	r2, #180	@ 0xb4
 8001460:	210f      	movs	r1, #15
 8001462:	482e      	ldr	r0, [pc, #184]	@ (800151c <main+0x1e0>)
 8001464:	f7ff fcc0 	bl	8000de8 <Servo_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
//	  HAL_GPIO_TogglePin(GPIOA, Debug_LED1_Pin);
//	  HAL_Delay(500);
	  if (configFlag) {
 8001468:	4b2d      	ldr	r3, [pc, #180]	@ (8001520 <main+0x1e4>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d009      	beq.n	8001484 <main+0x148>
	      configFlag = 0;
 8001470:	4b2b      	ldr	r3, [pc, #172]	@ (8001520 <main+0x1e4>)
 8001472:	2200      	movs	r2, #0
 8001474:	601a      	str	r2, [r3, #0]
	      ConfigMsg msg;
	      Config_Msg_Init(&msg, rxData);
 8001476:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800147a:	492a      	ldr	r1, [pc, #168]	@ (8001524 <main+0x1e8>)
 800147c:	4618      	mov	r0, r3
 800147e:	f7ff fa29 	bl	80008d4 <Config_Msg_Init>
 8001482:	e7f1      	b.n	8001468 <main+0x12c>
//	      HAL_GPIO_TogglePin(GPIOA, Debug_LED1_Pin);

	  } else if (controlFlag) {
 8001484:	4b28      	ldr	r3, [pc, #160]	@ (8001528 <main+0x1ec>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d0ed      	beq.n	8001468 <main+0x12c>
	      controlFlag = 0;
 800148c:	4b26      	ldr	r3, [pc, #152]	@ (8001528 <main+0x1ec>)
 800148e:	2200      	movs	r2, #0
 8001490:	601a      	str	r2, [r3, #0]
	      ControlMsg msg;
	      Control_Msg_Init(&msg, rxData);
 8001492:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001496:	4923      	ldr	r1, [pc, #140]	@ (8001524 <main+0x1e8>)
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff fb1f 	bl	8000adc <Control_Msg_Init>
	      Run_Ctrl_Msg(msg);
 800149e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80014a0:	f7ff fb98 	bl	8000bd4 <Run_Ctrl_Msg>

	      uint8_t ack[32] = {0xAC};  // 0xAC = Acknowledge Code (arbitrary)
 80014a4:	23ac      	movs	r3, #172	@ 0xac
 80014a6:	607b      	str	r3, [r7, #4]
 80014a8:	f107 0308 	add.w	r3, r7, #8
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	605a      	str	r2, [r3, #4]
 80014b2:	609a      	str	r2, [r3, #8]
 80014b4:	60da      	str	r2, [r3, #12]
 80014b6:	611a      	str	r2, [r3, #16]
 80014b8:	615a      	str	r2, [r3, #20]
 80014ba:	619a      	str	r2, [r3, #24]
	      transmit_message(0x101, ack, FDCAN_DATA_FRAME, 32, 0, 1);
 80014bc:	1d39      	adds	r1, r7, #4
 80014be:	2301      	movs	r3, #1
 80014c0:	9301      	str	r3, [sp, #4]
 80014c2:	2300      	movs	r3, #0
 80014c4:	9300      	str	r3, [sp, #0]
 80014c6:	2320      	movs	r3, #32
 80014c8:	2200      	movs	r2, #0
 80014ca:	f240 1001 	movw	r0, #257	@ 0x101
 80014ce:	f7ff f943 	bl	8000758 <transmit_message>
	  if (configFlag) {
 80014d2:	e7c9      	b.n	8001468 <main+0x12c>
 80014d4:	20000000 	.word	0x20000000
 80014d8:	200002d4 	.word	0x200002d4
 80014dc:	2000038c 	.word	0x2000038c
 80014e0:	20000394 	.word	0x20000394
 80014e4:	2000039c 	.word	0x2000039c
 80014e8:	200003a4 	.word	0x200003a4
 80014ec:	200003ac 	.word	0x200003ac
 80014f0:	200003b4 	.word	0x200003b4
 80014f4:	200003bc 	.word	0x200003bc
 80014f8:	200003c4 	.word	0x200003c4
 80014fc:	200003cc 	.word	0x200003cc
 8001500:	200003d4 	.word	0x200003d4
 8001504:	200003dc 	.word	0x200003dc
 8001508:	200003e4 	.word	0x200003e4
 800150c:	200003ec 	.word	0x200003ec
 8001510:	200003f4 	.word	0x200003f4
 8001514:	200003fc 	.word	0x200003fc
 8001518:	20000404 	.word	0x20000404
 800151c:	2000040c 	.word	0x2000040c
 8001520:	20000414 	.word	0x20000414
 8001524:	20000424 	.word	0x20000424
 8001528:	20000418 	.word	0x20000418

0800152c <SystemClock_Config>:
=======
 800063c:	f000 f922 	bl	8000884 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000640:	f000 f8e0 	bl	8000804 <MX_I2C1_Init>
  MX_ADC1_Init();
 8000644:	f000 f866 	bl	8000714 <MX_ADC1_Init>
  //MX_FDCAN1_Init();
  /* USER CODE BEGIN 2 */
  PCA9685_Init(&pca9685, &hi2c1);
 8000648:	4903      	ldr	r1, [pc, #12]	@ (8000658 <main+0x9c>)
 800064a:	4804      	ldr	r0, [pc, #16]	@ (800065c <main+0xa0>)
 800064c:	f7ff fe9e 	bl	800038c <PCA9685_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000650:	bf00      	nop
 8000652:	e7fd      	b.n	8000650 <main+0x94>
 8000654:	200000cc 	.word	0x200000cc
 8000658:	20000130 	.word	0x20000130
 800065c:	20000184 	.word	0x20000184
 8000660:	2000018c 	.word	0x2000018c
 8000664:	20000194 	.word	0x20000194
 8000668:	2000019c 	.word	0x2000019c
 800066c:	200001a4 	.word	0x200001a4
 8000670:	200001ac 	.word	0x200001ac
 8000674:	200001b4 	.word	0x200001b4

08000678 <SystemClock_Config>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
<<<<<<< HEAD
 800152c:	b580      	push	{r7, lr}
 800152e:	b094      	sub	sp, #80	@ 0x50
 8001530:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001532:	f107 0318 	add.w	r3, r7, #24
 8001536:	2238      	movs	r2, #56	@ 0x38
 8001538:	2100      	movs	r1, #0
 800153a:	4618      	mov	r0, r3
 800153c:	f004 fa80 	bl	8005a40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001540:	1d3b      	adds	r3, r7, #4
 8001542:	2200      	movs	r2, #0
 8001544:	601a      	str	r2, [r3, #0]
 8001546:	605a      	str	r2, [r3, #4]
 8001548:	609a      	str	r2, [r3, #8]
 800154a:	60da      	str	r2, [r3, #12]
 800154c:	611a      	str	r2, [r3, #16]
=======
 8000678:	b580      	push	{r7, lr}
 800067a:	b094      	sub	sp, #80	@ 0x50
 800067c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800067e:	f107 0318 	add.w	r3, r7, #24
 8000682:	2238      	movs	r2, #56	@ 0x38
 8000684:	2100      	movs	r1, #0
 8000686:	4618      	mov	r0, r3
 8000688:	f004 fb20 	bl	8004ccc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800068c:	1d3b      	adds	r3, r7, #4
 800068e:	2200      	movs	r2, #0
 8000690:	601a      	str	r2, [r3, #0]
 8000692:	605a      	str	r2, [r3, #4]
 8000694:	609a      	str	r2, [r3, #8]
 8000696:	60da      	str	r2, [r3, #12]
 8000698:	611a      	str	r2, [r3, #16]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
<<<<<<< HEAD
 800154e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001552:	f003 fadb 	bl	8004b0c <HAL_PWREx_ControlVoltageScaling>
=======
 800069a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800069e:	f003 fb6b 	bl	8003d78 <HAL_PWREx_ControlVoltageScaling>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
<<<<<<< HEAD
 8001556:	2302      	movs	r3, #2
 8001558:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800155a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800155e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001560:	2340      	movs	r3, #64	@ 0x40
 8001562:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001564:	2302      	movs	r3, #2
 8001566:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001568:	2302      	movs	r3, #2
 800156a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800156c:	2301      	movs	r3, #1
 800156e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001570:	230a      	movs	r3, #10
 8001572:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001574:	2302      	movs	r3, #2
 8001576:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001578:	2302      	movs	r3, #2
 800157a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800157c:	2302      	movs	r3, #2
 800157e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001580:	f107 0318 	add.w	r3, r7, #24
 8001584:	4618      	mov	r0, r3
 8001586:	f003 fb75 	bl	8004c74 <HAL_RCC_OscConfig>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8001590:	f000 f952 	bl	8001838 <Error_Handler>
=======
 80006a2:	2302      	movs	r3, #2
 80006a4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006a6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80006aa:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006ac:	2340      	movs	r3, #64	@ 0x40
 80006ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006b0:	2302      	movs	r3, #2
 80006b2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006b4:	2302      	movs	r3, #2
 80006b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80006b8:	2301      	movs	r3, #1
 80006ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 10;
 80006bc:	230a      	movs	r3, #10
 80006be:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006c0:	2302      	movs	r3, #2
 80006c2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006c4:	2302      	movs	r3, #2
 80006c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006c8:	2302      	movs	r3, #2
 80006ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006cc:	f107 0318 	add.w	r3, r7, #24
 80006d0:	4618      	mov	r0, r3
 80006d2:	f003 fc05 	bl	8003ee0 <HAL_RCC_OscConfig>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80006dc:	f000 f952 	bl	8000984 <Error_Handler>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
<<<<<<< HEAD
 8001594:	230f      	movs	r3, #15
 8001596:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001598:	2303      	movs	r3, #3
 800159a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800159c:	2300      	movs	r3, #0
 800159e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015a4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015a6:	2300      	movs	r3, #0
 80015a8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015aa:	1d3b      	adds	r3, r7, #4
 80015ac:	2102      	movs	r1, #2
 80015ae:	4618      	mov	r0, r3
 80015b0:	f003 fe72 	bl	8005298 <HAL_RCC_ClockConfig>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <SystemClock_Config+0x92>
  {
    Error_Handler();
 80015ba:	f000 f93d 	bl	8001838 <Error_Handler>
  }
}
 80015be:	bf00      	nop
 80015c0:	3750      	adds	r7, #80	@ 0x50
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
	...

080015c8 <MX_ADC1_Init>:
=======
 80006e0:	230f      	movs	r3, #15
 80006e2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006e4:	2303      	movs	r3, #3
 80006e6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e8:	2300      	movs	r3, #0
 80006ea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006f2:	2300      	movs	r3, #0
 80006f4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006f6:	1d3b      	adds	r3, r7, #4
 80006f8:	2102      	movs	r1, #2
 80006fa:	4618      	mov	r0, r3
 80006fc:	f003 ff02 	bl	8004504 <HAL_RCC_ClockConfig>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d001      	beq.n	800070a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000706:	f000 f93d 	bl	8000984 <Error_Handler>
  }
}
 800070a:	bf00      	nop
 800070c:	3750      	adds	r7, #80	@ 0x50
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
	...

08000714 <MX_ADC1_Init>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
<<<<<<< HEAD
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b08c      	sub	sp, #48	@ 0x30
 80015cc:	af00      	add	r7, sp, #0
=======
 8000714:	b580      	push	{r7, lr}
 8000716:	b08c      	sub	sp, #48	@ 0x30
 8000718:	af00      	add	r7, sp, #0
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
<<<<<<< HEAD
 80015ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015d2:	2200      	movs	r2, #0
 80015d4:	601a      	str	r2, [r3, #0]
 80015d6:	605a      	str	r2, [r3, #4]
 80015d8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80015da:	1d3b      	adds	r3, r7, #4
 80015dc:	2220      	movs	r2, #32
 80015de:	2100      	movs	r1, #0
 80015e0:	4618      	mov	r0, r3
 80015e2:	f004 fa2d 	bl	8005a40 <memset>
=======
 800071a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800071e:	2200      	movs	r2, #0
 8000720:	601a      	str	r2, [r3, #0]
 8000722:	605a      	str	r2, [r3, #4]
 8000724:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000726:	1d3b      	adds	r3, r7, #4
 8000728:	2220      	movs	r2, #32
 800072a:	2100      	movs	r1, #0
 800072c:	4618      	mov	r0, r3
 800072e:	f004 facd 	bl	8004ccc <memset>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
<<<<<<< HEAD
 80015e6:	4b32      	ldr	r3, [pc, #200]	@ (80016b0 <MX_ADC1_Init+0xe8>)
 80015e8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80015ec:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80015ee:	4b30      	ldr	r3, [pc, #192]	@ (80016b0 <MX_ADC1_Init+0xe8>)
 80015f0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80015f4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80015f6:	4b2e      	ldr	r3, [pc, #184]	@ (80016b0 <MX_ADC1_Init+0xe8>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015fc:	4b2c      	ldr	r3, [pc, #176]	@ (80016b0 <MX_ADC1_Init+0xe8>)
 80015fe:	2200      	movs	r2, #0
 8001600:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001602:	4b2b      	ldr	r3, [pc, #172]	@ (80016b0 <MX_ADC1_Init+0xe8>)
 8001604:	2200      	movs	r2, #0
 8001606:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001608:	4b29      	ldr	r3, [pc, #164]	@ (80016b0 <MX_ADC1_Init+0xe8>)
 800160a:	2200      	movs	r2, #0
 800160c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800160e:	4b28      	ldr	r3, [pc, #160]	@ (80016b0 <MX_ADC1_Init+0xe8>)
 8001610:	2204      	movs	r2, #4
 8001612:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001614:	4b26      	ldr	r3, [pc, #152]	@ (80016b0 <MX_ADC1_Init+0xe8>)
 8001616:	2200      	movs	r2, #0
 8001618:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800161a:	4b25      	ldr	r3, [pc, #148]	@ (80016b0 <MX_ADC1_Init+0xe8>)
 800161c:	2200      	movs	r2, #0
 800161e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001620:	4b23      	ldr	r3, [pc, #140]	@ (80016b0 <MX_ADC1_Init+0xe8>)
 8001622:	2201      	movs	r2, #1
 8001624:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001626:	4b22      	ldr	r3, [pc, #136]	@ (80016b0 <MX_ADC1_Init+0xe8>)
 8001628:	2200      	movs	r2, #0
 800162a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800162e:	4b20      	ldr	r3, [pc, #128]	@ (80016b0 <MX_ADC1_Init+0xe8>)
 8001630:	2200      	movs	r2, #0
 8001632:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001634:	4b1e      	ldr	r3, [pc, #120]	@ (80016b0 <MX_ADC1_Init+0xe8>)
 8001636:	2200      	movs	r2, #0
 8001638:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800163a:	4b1d      	ldr	r3, [pc, #116]	@ (80016b0 <MX_ADC1_Init+0xe8>)
 800163c:	2200      	movs	r2, #0
 800163e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001642:	4b1b      	ldr	r3, [pc, #108]	@ (80016b0 <MX_ADC1_Init+0xe8>)
 8001644:	2200      	movs	r2, #0
 8001646:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001648:	4b19      	ldr	r3, [pc, #100]	@ (80016b0 <MX_ADC1_Init+0xe8>)
 800164a:	2200      	movs	r2, #0
 800164c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001650:	4817      	ldr	r0, [pc, #92]	@ (80016b0 <MX_ADC1_Init+0xe8>)
 8001652:	f000 fcd3 	bl	8001ffc <HAL_ADC_Init>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 800165c:	f000 f8ec 	bl	8001838 <Error_Handler>
=======
 8000732:	4b32      	ldr	r3, [pc, #200]	@ (80007fc <MX_ADC1_Init+0xe8>)
 8000734:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000738:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800073a:	4b30      	ldr	r3, [pc, #192]	@ (80007fc <MX_ADC1_Init+0xe8>)
 800073c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000740:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000742:	4b2e      	ldr	r3, [pc, #184]	@ (80007fc <MX_ADC1_Init+0xe8>)
 8000744:	2200      	movs	r2, #0
 8000746:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000748:	4b2c      	ldr	r3, [pc, #176]	@ (80007fc <MX_ADC1_Init+0xe8>)
 800074a:	2200      	movs	r2, #0
 800074c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800074e:	4b2b      	ldr	r3, [pc, #172]	@ (80007fc <MX_ADC1_Init+0xe8>)
 8000750:	2200      	movs	r2, #0
 8000752:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000754:	4b29      	ldr	r3, [pc, #164]	@ (80007fc <MX_ADC1_Init+0xe8>)
 8000756:	2200      	movs	r2, #0
 8000758:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800075a:	4b28      	ldr	r3, [pc, #160]	@ (80007fc <MX_ADC1_Init+0xe8>)
 800075c:	2204      	movs	r2, #4
 800075e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000760:	4b26      	ldr	r3, [pc, #152]	@ (80007fc <MX_ADC1_Init+0xe8>)
 8000762:	2200      	movs	r2, #0
 8000764:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000766:	4b25      	ldr	r3, [pc, #148]	@ (80007fc <MX_ADC1_Init+0xe8>)
 8000768:	2200      	movs	r2, #0
 800076a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800076c:	4b23      	ldr	r3, [pc, #140]	@ (80007fc <MX_ADC1_Init+0xe8>)
 800076e:	2201      	movs	r2, #1
 8000770:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000772:	4b22      	ldr	r3, [pc, #136]	@ (80007fc <MX_ADC1_Init+0xe8>)
 8000774:	2200      	movs	r2, #0
 8000776:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800077a:	4b20      	ldr	r3, [pc, #128]	@ (80007fc <MX_ADC1_Init+0xe8>)
 800077c:	2200      	movs	r2, #0
 800077e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000780:	4b1e      	ldr	r3, [pc, #120]	@ (80007fc <MX_ADC1_Init+0xe8>)
 8000782:	2200      	movs	r2, #0
 8000784:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000786:	4b1d      	ldr	r3, [pc, #116]	@ (80007fc <MX_ADC1_Init+0xe8>)
 8000788:	2200      	movs	r2, #0
 800078a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800078e:	4b1b      	ldr	r3, [pc, #108]	@ (80007fc <MX_ADC1_Init+0xe8>)
 8000790:	2200      	movs	r2, #0
 8000792:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000794:	4b19      	ldr	r3, [pc, #100]	@ (80007fc <MX_ADC1_Init+0xe8>)
 8000796:	2200      	movs	r2, #0
 8000798:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800079c:	4817      	ldr	r0, [pc, #92]	@ (80007fc <MX_ADC1_Init+0xe8>)
 800079e:	f000 fd51 	bl	8001244 <HAL_ADC_Init>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d001      	beq.n	80007ac <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80007a8:	f000 f8ec 	bl	8000984 <Error_Handler>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
<<<<<<< HEAD
 8001660:	2300      	movs	r3, #0
 8001662:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001664:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001668:	4619      	mov	r1, r3
 800166a:	4811      	ldr	r0, [pc, #68]	@ (80016b0 <MX_ADC1_Init+0xe8>)
 800166c:	f001 fa60 	bl	8002b30 <HAL_ADCEx_MultiModeConfigChannel>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001676:	f000 f8df 	bl	8001838 <Error_Handler>
=======
 80007ac:	2300      	movs	r3, #0
 80007ae:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80007b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007b4:	4619      	mov	r1, r3
 80007b6:	4811      	ldr	r0, [pc, #68]	@ (80007fc <MX_ADC1_Init+0xe8>)
 80007b8:	f001 fade 	bl	8001d78 <HAL_ADCEx_MultiModeConfigChannel>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d001      	beq.n	80007c6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80007c2:	f000 f8df 	bl	8000984 <Error_Handler>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
<<<<<<< HEAD
 800167a:	4b0e      	ldr	r3, [pc, #56]	@ (80016b4 <MX_ADC1_Init+0xec>)
 800167c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800167e:	2306      	movs	r3, #6
 8001680:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001682:	2300      	movs	r3, #0
 8001684:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001686:	237f      	movs	r3, #127	@ 0x7f
 8001688:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800168a:	2304      	movs	r3, #4
 800168c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800168e:	2300      	movs	r3, #0
 8001690:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001692:	1d3b      	adds	r3, r7, #4
 8001694:	4619      	mov	r1, r3
 8001696:	4806      	ldr	r0, [pc, #24]	@ (80016b0 <MX_ADC1_Init+0xe8>)
 8001698:	f000 fe34 	bl	8002304 <HAL_ADC_ConfigChannel>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80016a2:	f000 f8c9 	bl	8001838 <Error_Handler>
=======
 80007c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000800 <MX_ADC1_Init+0xec>)
 80007c8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007ca:	2306      	movs	r3, #6
 80007cc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80007ce:	2300      	movs	r3, #0
 80007d0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007d2:	237f      	movs	r3, #127	@ 0x7f
 80007d4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007d6:	2304      	movs	r3, #4
 80007d8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80007da:	2300      	movs	r3, #0
 80007dc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007de:	1d3b      	adds	r3, r7, #4
 80007e0:	4619      	mov	r1, r3
 80007e2:	4806      	ldr	r0, [pc, #24]	@ (80007fc <MX_ADC1_Init+0xe8>)
 80007e4:	f000 feb2 	bl	800154c <HAL_ADC_ConfigChannel>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80007ee:	f000 f8c9 	bl	8000984 <Error_Handler>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
<<<<<<< HEAD
 80016a6:	bf00      	nop
 80016a8:	3730      	adds	r7, #48	@ 0x30
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	20000268 	.word	0x20000268
 80016b4:	08600004 	.word	0x08600004

080016b8 <MX_I2C1_Init>:
=======
 80007f2:	bf00      	nop
 80007f4:	3730      	adds	r7, #48	@ 0x30
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	20000060 	.word	0x20000060
 8000800:	08600004 	.word	0x08600004

08000804 <MX_I2C1_Init>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
<<<<<<< HEAD
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
=======
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
<<<<<<< HEAD
 80016bc:	4b1b      	ldr	r3, [pc, #108]	@ (800172c <MX_I2C1_Init+0x74>)
 80016be:	4a1c      	ldr	r2, [pc, #112]	@ (8001730 <MX_I2C1_Init+0x78>)
 80016c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00D09BE3;
 80016c2:	4b1a      	ldr	r3, [pc, #104]	@ (800172c <MX_I2C1_Init+0x74>)
 80016c4:	4a1b      	ldr	r2, [pc, #108]	@ (8001734 <MX_I2C1_Init+0x7c>)
 80016c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80016c8:	4b18      	ldr	r3, [pc, #96]	@ (800172c <MX_I2C1_Init+0x74>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016ce:	4b17      	ldr	r3, [pc, #92]	@ (800172c <MX_I2C1_Init+0x74>)
 80016d0:	2201      	movs	r2, #1
 80016d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016d4:	4b15      	ldr	r3, [pc, #84]	@ (800172c <MX_I2C1_Init+0x74>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80016da:	4b14      	ldr	r3, [pc, #80]	@ (800172c <MX_I2C1_Init+0x74>)
 80016dc:	2200      	movs	r2, #0
 80016de:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80016e0:	4b12      	ldr	r3, [pc, #72]	@ (800172c <MX_I2C1_Init+0x74>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016e6:	4b11      	ldr	r3, [pc, #68]	@ (800172c <MX_I2C1_Init+0x74>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016ec:	4b0f      	ldr	r3, [pc, #60]	@ (800172c <MX_I2C1_Init+0x74>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016f2:	480e      	ldr	r0, [pc, #56]	@ (800172c <MX_I2C1_Init+0x74>)
 80016f4:	f002 fbe6 	bl	8003ec4 <HAL_I2C_Init>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80016fe:	f000 f89b 	bl	8001838 <Error_Handler>
=======
 8000808:	4b1b      	ldr	r3, [pc, #108]	@ (8000878 <MX_I2C1_Init+0x74>)
 800080a:	4a1c      	ldr	r2, [pc, #112]	@ (800087c <MX_I2C1_Init+0x78>)
 800080c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00D09BE3;
 800080e:	4b1a      	ldr	r3, [pc, #104]	@ (8000878 <MX_I2C1_Init+0x74>)
 8000810:	4a1b      	ldr	r2, [pc, #108]	@ (8000880 <MX_I2C1_Init+0x7c>)
 8000812:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000814:	4b18      	ldr	r3, [pc, #96]	@ (8000878 <MX_I2C1_Init+0x74>)
 8000816:	2200      	movs	r2, #0
 8000818:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800081a:	4b17      	ldr	r3, [pc, #92]	@ (8000878 <MX_I2C1_Init+0x74>)
 800081c:	2201      	movs	r2, #1
 800081e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000820:	4b15      	ldr	r3, [pc, #84]	@ (8000878 <MX_I2C1_Init+0x74>)
 8000822:	2200      	movs	r2, #0
 8000824:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000826:	4b14      	ldr	r3, [pc, #80]	@ (8000878 <MX_I2C1_Init+0x74>)
 8000828:	2200      	movs	r2, #0
 800082a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800082c:	4b12      	ldr	r3, [pc, #72]	@ (8000878 <MX_I2C1_Init+0x74>)
 800082e:	2200      	movs	r2, #0
 8000830:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000832:	4b11      	ldr	r3, [pc, #68]	@ (8000878 <MX_I2C1_Init+0x74>)
 8000834:	2200      	movs	r2, #0
 8000836:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000838:	4b0f      	ldr	r3, [pc, #60]	@ (8000878 <MX_I2C1_Init+0x74>)
 800083a:	2200      	movs	r2, #0
 800083c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800083e:	480e      	ldr	r0, [pc, #56]	@ (8000878 <MX_I2C1_Init+0x74>)
 8000840:	f002 fc76 	bl	8003130 <HAL_I2C_Init>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800084a:	f000 f89b 	bl	8000984 <Error_Handler>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
<<<<<<< HEAD
 8001702:	2100      	movs	r1, #0
 8001704:	4809      	ldr	r0, [pc, #36]	@ (800172c <MX_I2C1_Init+0x74>)
 8001706:	f003 f969 	bl	80049dc <HAL_I2CEx_ConfigAnalogFilter>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d001      	beq.n	8001714 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001710:	f000 f892 	bl	8001838 <Error_Handler>
=======
 800084e:	2100      	movs	r1, #0
 8000850:	4809      	ldr	r0, [pc, #36]	@ (8000878 <MX_I2C1_Init+0x74>)
 8000852:	f003 f9f9 	bl	8003c48 <HAL_I2CEx_ConfigAnalogFilter>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800085c:	f000 f892 	bl	8000984 <Error_Handler>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
<<<<<<< HEAD
 8001714:	2100      	movs	r1, #0
 8001716:	4805      	ldr	r0, [pc, #20]	@ (800172c <MX_I2C1_Init+0x74>)
 8001718:	f003 f9ab 	bl	8004a72 <HAL_I2CEx_ConfigDigitalFilter>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001722:	f000 f889 	bl	8001838 <Error_Handler>
=======
 8000860:	2100      	movs	r1, #0
 8000862:	4805      	ldr	r0, [pc, #20]	@ (8000878 <MX_I2C1_Init+0x74>)
 8000864:	f003 fa3b 	bl	8003cde <HAL_I2CEx_ConfigDigitalFilter>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800086e:	f000 f889 	bl	8000984 <Error_Handler>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
<<<<<<< HEAD
 8001726:	bf00      	nop
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	200002d4 	.word	0x200002d4
 8001730:	40005400 	.word	0x40005400
 8001734:	00d09be3 	.word	0x00d09be3

08001738 <MX_GPIO_Init>:
=======
 8000872:	bf00      	nop
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	20000130 	.word	0x20000130
 800087c:	40005400 	.word	0x40005400
 8000880:	00d09be3 	.word	0x00d09be3

08000884 <MX_GPIO_Init>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
<<<<<<< HEAD
 8001738:	b580      	push	{r7, lr}
 800173a:	b088      	sub	sp, #32
 800173c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800173e:	f107 030c 	add.w	r3, r7, #12
 8001742:	2200      	movs	r2, #0
 8001744:	601a      	str	r2, [r3, #0]
 8001746:	605a      	str	r2, [r3, #4]
 8001748:	609a      	str	r2, [r3, #8]
 800174a:	60da      	str	r2, [r3, #12]
 800174c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800174e:	4b37      	ldr	r3, [pc, #220]	@ (800182c <MX_GPIO_Init+0xf4>)
 8001750:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001752:	4a36      	ldr	r2, [pc, #216]	@ (800182c <MX_GPIO_Init+0xf4>)
 8001754:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001758:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800175a:	4b34      	ldr	r3, [pc, #208]	@ (800182c <MX_GPIO_Init+0xf4>)
 800175c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800175e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001762:	60bb      	str	r3, [r7, #8]
 8001764:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001766:	4b31      	ldr	r3, [pc, #196]	@ (800182c <MX_GPIO_Init+0xf4>)
 8001768:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800176a:	4a30      	ldr	r2, [pc, #192]	@ (800182c <MX_GPIO_Init+0xf4>)
 800176c:	f043 0301 	orr.w	r3, r3, #1
 8001770:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001772:	4b2e      	ldr	r3, [pc, #184]	@ (800182c <MX_GPIO_Init+0xf4>)
 8001774:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001776:	f003 0301 	and.w	r3, r3, #1
 800177a:	607b      	str	r3, [r7, #4]
 800177c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800177e:	4b2b      	ldr	r3, [pc, #172]	@ (800182c <MX_GPIO_Init+0xf4>)
 8001780:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001782:	4a2a      	ldr	r2, [pc, #168]	@ (800182c <MX_GPIO_Init+0xf4>)
 8001784:	f043 0302 	orr.w	r3, r3, #2
 8001788:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800178a:	4b28      	ldr	r3, [pc, #160]	@ (800182c <MX_GPIO_Init+0xf4>)
 800178c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800178e:	f003 0302 	and.w	r3, r3, #2
 8001792:	603b      	str	r3, [r7, #0]
 8001794:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Debug_LED1_Pin|OE_Pin, GPIO_PIN_RESET);
 8001796:	2200      	movs	r2, #0
 8001798:	f44f 7184 	mov.w	r1, #264	@ 0x108
 800179c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017a0:	f002 fb78 	bl	8003e94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 80017a4:	2200      	movs	r2, #0
 80017a6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80017aa:	4821      	ldr	r0, [pc, #132]	@ (8001830 <MX_GPIO_Init+0xf8>)
 80017ac:	f002 fb72 	bl	8003e94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : NRST_Pin */
  GPIO_InitStruct.Pin = NRST_Pin;
 80017b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017b6:	2300      	movs	r3, #0
 80017b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ba:	2300      	movs	r3, #0
 80017bc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(NRST_GPIO_Port, &GPIO_InitStruct);
 80017be:	f107 030c 	add.w	r3, r7, #12
 80017c2:	4619      	mov	r1, r3
 80017c4:	481b      	ldr	r0, [pc, #108]	@ (8001834 <MX_GPIO_Init+0xfc>)
 80017c6:	f002 f9e3 	bl	8003b90 <HAL_GPIO_Init>

  /*Configure GPIO pins : Debug_LED1_Pin OE_Pin */
  GPIO_InitStruct.Pin = Debug_LED1_Pin|OE_Pin;
 80017ca:	f44f 7384 	mov.w	r3, #264	@ 0x108
 80017ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017d0:	2301      	movs	r3, #1
 80017d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d4:	2300      	movs	r3, #0
 80017d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d8:	2300      	movs	r3, #0
 80017da:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017dc:	f107 030c 	add.w	r3, r7, #12
 80017e0:	4619      	mov	r1, r3
 80017e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017e6:	f002 f9d3 	bl	8003b90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80017ea:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80017ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017f0:	2301      	movs	r3, #1
 80017f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f4:	2300      	movs	r3, #0
 80017f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f8:	2300      	movs	r3, #0
 80017fa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017fc:	f107 030c 	add.w	r3, r7, #12
 8001800:	4619      	mov	r1, r3
 8001802:	480b      	ldr	r0, [pc, #44]	@ (8001830 <MX_GPIO_Init+0xf8>)
 8001804:	f002 f9c4 	bl	8003b90 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT0_Pin */
  GPIO_InitStruct.Pin = BOOT0_Pin;
 8001808:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800180c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800180e:	2300      	movs	r3, #0
 8001810:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001812:	2300      	movs	r3, #0
 8001814:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BOOT0_GPIO_Port, &GPIO_InitStruct);
 8001816:	f107 030c 	add.w	r3, r7, #12
 800181a:	4619      	mov	r1, r3
 800181c:	4804      	ldr	r0, [pc, #16]	@ (8001830 <MX_GPIO_Init+0xf8>)
 800181e:	f002 f9b7 	bl	8003b90 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001822:	bf00      	nop
 8001824:	3720      	adds	r7, #32
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	40021000 	.word	0x40021000
 8001830:	48000400 	.word	0x48000400
 8001834:	48001800 	.word	0x48001800

08001838 <Error_Handler>:
=======
 8000884:	b580      	push	{r7, lr}
 8000886:	b088      	sub	sp, #32
 8000888:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800088a:	f107 030c 	add.w	r3, r7, #12
 800088e:	2200      	movs	r2, #0
 8000890:	601a      	str	r2, [r3, #0]
 8000892:	605a      	str	r2, [r3, #4]
 8000894:	609a      	str	r2, [r3, #8]
 8000896:	60da      	str	r2, [r3, #12]
 8000898:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800089a:	4b37      	ldr	r3, [pc, #220]	@ (8000978 <MX_GPIO_Init+0xf4>)
 800089c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800089e:	4a36      	ldr	r2, [pc, #216]	@ (8000978 <MX_GPIO_Init+0xf4>)
 80008a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80008a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008a6:	4b34      	ldr	r3, [pc, #208]	@ (8000978 <MX_GPIO_Init+0xf4>)
 80008a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80008ae:	60bb      	str	r3, [r7, #8]
 80008b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008b2:	4b31      	ldr	r3, [pc, #196]	@ (8000978 <MX_GPIO_Init+0xf4>)
 80008b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008b6:	4a30      	ldr	r2, [pc, #192]	@ (8000978 <MX_GPIO_Init+0xf4>)
 80008b8:	f043 0301 	orr.w	r3, r3, #1
 80008bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008be:	4b2e      	ldr	r3, [pc, #184]	@ (8000978 <MX_GPIO_Init+0xf4>)
 80008c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008c2:	f003 0301 	and.w	r3, r3, #1
 80008c6:	607b      	str	r3, [r7, #4]
 80008c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ca:	4b2b      	ldr	r3, [pc, #172]	@ (8000978 <MX_GPIO_Init+0xf4>)
 80008cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ce:	4a2a      	ldr	r2, [pc, #168]	@ (8000978 <MX_GPIO_Init+0xf4>)
 80008d0:	f043 0302 	orr.w	r3, r3, #2
 80008d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008d6:	4b28      	ldr	r3, [pc, #160]	@ (8000978 <MX_GPIO_Init+0xf4>)
 80008d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008da:	f003 0302 	and.w	r3, r3, #2
 80008de:	603b      	str	r3, [r7, #0]
 80008e0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Debug_LED1_Pin|OE_Pin, GPIO_PIN_RESET);
 80008e2:	2200      	movs	r2, #0
 80008e4:	f44f 7184 	mov.w	r1, #264	@ 0x108
 80008e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008ec:	f002 fc08 	bl	8003100 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Debug_LED2_GPIO_Port, Debug_LED2_Pin, GPIO_PIN_RESET);
 80008f0:	2200      	movs	r2, #0
 80008f2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80008f6:	4821      	ldr	r0, [pc, #132]	@ (800097c <MX_GPIO_Init+0xf8>)
 80008f8:	f002 fc02 	bl	8003100 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : NRST_Pin */
  GPIO_InitStruct.Pin = NRST_Pin;
 80008fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000900:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000902:	2300      	movs	r3, #0
 8000904:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000906:	2300      	movs	r3, #0
 8000908:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(NRST_GPIO_Port, &GPIO_InitStruct);
 800090a:	f107 030c 	add.w	r3, r7, #12
 800090e:	4619      	mov	r1, r3
 8000910:	481b      	ldr	r0, [pc, #108]	@ (8000980 <MX_GPIO_Init+0xfc>)
 8000912:	f002 fa73 	bl	8002dfc <HAL_GPIO_Init>

  /*Configure GPIO pins : Debug_LED1_Pin OE_Pin */
  GPIO_InitStruct.Pin = Debug_LED1_Pin|OE_Pin;
 8000916:	f44f 7384 	mov.w	r3, #264	@ 0x108
 800091a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800091c:	2301      	movs	r3, #1
 800091e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000920:	2300      	movs	r3, #0
 8000922:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000924:	2300      	movs	r3, #0
 8000926:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000928:	f107 030c 	add.w	r3, r7, #12
 800092c:	4619      	mov	r1, r3
 800092e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000932:	f002 fa63 	bl	8002dfc <HAL_GPIO_Init>

  /*Configure GPIO pin : Debug_LED2_Pin */
  GPIO_InitStruct.Pin = Debug_LED2_Pin;
 8000936:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800093a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800093c:	2301      	movs	r3, #1
 800093e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000940:	2300      	movs	r3, #0
 8000942:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000944:	2300      	movs	r3, #0
 8000946:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Debug_LED2_GPIO_Port, &GPIO_InitStruct);
 8000948:	f107 030c 	add.w	r3, r7, #12
 800094c:	4619      	mov	r1, r3
 800094e:	480b      	ldr	r0, [pc, #44]	@ (800097c <MX_GPIO_Init+0xf8>)
 8000950:	f002 fa54 	bl	8002dfc <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT0_Pin */
  GPIO_InitStruct.Pin = BOOT0_Pin;
 8000954:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000958:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800095a:	2300      	movs	r3, #0
 800095c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095e:	2300      	movs	r3, #0
 8000960:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BOOT0_GPIO_Port, &GPIO_InitStruct);
 8000962:	f107 030c 	add.w	r3, r7, #12
 8000966:	4619      	mov	r1, r3
 8000968:	4804      	ldr	r0, [pc, #16]	@ (800097c <MX_GPIO_Init+0xf8>)
 800096a:	f002 fa47 	bl	8002dfc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800096e:	bf00      	nop
 8000970:	3720      	adds	r7, #32
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	40021000 	.word	0x40021000
 800097c:	48000400 	.word	0x48000400
 8000980:	48001800 	.word	0x48001800

08000984 <Error_Handler>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
<<<<<<< HEAD
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
=======
 8000984:	b480      	push	{r7}
 8000986:	af00      	add	r7, sp, #0
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
<<<<<<< HEAD
 800183c:	b672      	cpsid	i
}
 800183e:	bf00      	nop
=======
 8000988:	b672      	cpsid	i
}
 800098a:	bf00      	nop
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
<<<<<<< HEAD
 8001840:	bf00      	nop
 8001842:	e7fd      	b.n	8001840 <Error_Handler+0x8>

08001844 <HAL_MspInit>:
=======
 800098c:	bf00      	nop
 800098e:	e7fd      	b.n	800098c <Error_Handler+0x8>

08000990 <HAL_MspInit>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
<<<<<<< HEAD
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
=======
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
<<<<<<< HEAD
 800184a:	4b0f      	ldr	r3, [pc, #60]	@ (8001888 <HAL_MspInit+0x44>)
 800184c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800184e:	4a0e      	ldr	r2, [pc, #56]	@ (8001888 <HAL_MspInit+0x44>)
 8001850:	f043 0301 	orr.w	r3, r3, #1
 8001854:	6613      	str	r3, [r2, #96]	@ 0x60
 8001856:	4b0c      	ldr	r3, [pc, #48]	@ (8001888 <HAL_MspInit+0x44>)
 8001858:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800185a:	f003 0301 	and.w	r3, r3, #1
 800185e:	607b      	str	r3, [r7, #4]
 8001860:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001862:	4b09      	ldr	r3, [pc, #36]	@ (8001888 <HAL_MspInit+0x44>)
 8001864:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001866:	4a08      	ldr	r2, [pc, #32]	@ (8001888 <HAL_MspInit+0x44>)
 8001868:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800186c:	6593      	str	r3, [r2, #88]	@ 0x58
 800186e:	4b06      	ldr	r3, [pc, #24]	@ (8001888 <HAL_MspInit+0x44>)
 8001870:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001872:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001876:	603b      	str	r3, [r7, #0]
 8001878:	683b      	ldr	r3, [r7, #0]
=======
 8000996:	4b0f      	ldr	r3, [pc, #60]	@ (80009d4 <HAL_MspInit+0x44>)
 8000998:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800099a:	4a0e      	ldr	r2, [pc, #56]	@ (80009d4 <HAL_MspInit+0x44>)
 800099c:	f043 0301 	orr.w	r3, r3, #1
 80009a0:	6613      	str	r3, [r2, #96]	@ 0x60
 80009a2:	4b0c      	ldr	r3, [pc, #48]	@ (80009d4 <HAL_MspInit+0x44>)
 80009a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009a6:	f003 0301 	and.w	r3, r3, #1
 80009aa:	607b      	str	r3, [r7, #4]
 80009ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009ae:	4b09      	ldr	r3, [pc, #36]	@ (80009d4 <HAL_MspInit+0x44>)
 80009b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009b2:	4a08      	ldr	r2, [pc, #32]	@ (80009d4 <HAL_MspInit+0x44>)
 80009b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80009ba:	4b06      	ldr	r3, [pc, #24]	@ (80009d4 <HAL_MspInit+0x44>)
 80009bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009c2:	603b      	str	r3, [r7, #0]
 80009c4:	683b      	ldr	r3, [r7, #0]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
<<<<<<< HEAD
 800187a:	f003 f9eb 	bl	8004c54 <HAL_PWREx_DisableUCPDDeadBattery>
=======
 80009c6:	f003 fa7b 	bl	8003ec0 <HAL_PWREx_DisableUCPDDeadBattery>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
<<<<<<< HEAD
 800187e:	bf00      	nop
 8001880:	3708      	adds	r7, #8
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	40021000 	.word	0x40021000

0800188c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b09c      	sub	sp, #112	@ 0x70
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001894:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001898:	2200      	movs	r2, #0
 800189a:	601a      	str	r2, [r3, #0]
 800189c:	605a      	str	r2, [r3, #4]
 800189e:	609a      	str	r2, [r3, #8]
 80018a0:	60da      	str	r2, [r3, #12]
 80018a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018a4:	f107 0318 	add.w	r3, r7, #24
 80018a8:	2244      	movs	r2, #68	@ 0x44
 80018aa:	2100      	movs	r1, #0
 80018ac:	4618      	mov	r0, r3
 80018ae:	f004 f8c7 	bl	8005a40 <memset>
  if(hadc->Instance==ADC1)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80018ba:	d14c      	bne.n	8001956 <HAL_ADC_MspInit+0xca>

    /* USER CODE END ADC1_MspInit 0 */
=======
 80009ca:	bf00      	nop
 80009cc:	3708      	adds	r7, #8
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	40021000 	.word	0x40021000

080009d8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b09c      	sub	sp, #112	@ 0x70
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80009e4:	2200      	movs	r2, #0
 80009e6:	601a      	str	r2, [r3, #0]
 80009e8:	605a      	str	r2, [r3, #4]
 80009ea:	609a      	str	r2, [r3, #8]
 80009ec:	60da      	str	r2, [r3, #12]
 80009ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009f0:	f107 0318 	add.w	r3, r7, #24
 80009f4:	2244      	movs	r2, #68	@ 0x44
 80009f6:	2100      	movs	r1, #0
 80009f8:	4618      	mov	r0, r3
 80009fa:	f004 f967 	bl	8004ccc <memset>
  if(hadc->Instance==ADC1)
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000a06:	d14c      	bne.n	8000aa2 <HAL_ADC_MspInit+0xca>

  /* USER CODE END ADC1_MspInit 0 */
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
<<<<<<< HEAD
 80018bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80018c0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80018c2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80018c6:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018c8:	f107 0318 	add.w	r3, r7, #24
 80018cc:	4618      	mov	r0, r3
 80018ce:	f003 fec7 	bl	8005660 <HAL_RCCEx_PeriphCLKConfig>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d001      	beq.n	80018dc <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80018d8:	f7ff ffae 	bl	8001838 <Error_Handler>
=======
 8000a08:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000a0c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000a0e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000a12:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a14:	f107 0318 	add.w	r3, r7, #24
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f003 ff57 	bl	80048cc <HAL_RCCEx_PeriphCLKConfig>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000a24:	f7ff ffae 	bl	8000984 <Error_Handler>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
<<<<<<< HEAD
 80018dc:	4b20      	ldr	r3, [pc, #128]	@ (8001960 <HAL_ADC_MspInit+0xd4>)
 80018de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018e0:	4a1f      	ldr	r2, [pc, #124]	@ (8001960 <HAL_ADC_MspInit+0xd4>)
 80018e2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80018e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018e8:	4b1d      	ldr	r3, [pc, #116]	@ (8001960 <HAL_ADC_MspInit+0xd4>)
 80018ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80018f0:	617b      	str	r3, [r7, #20]
 80018f2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001960 <HAL_ADC_MspInit+0xd4>)
 80018f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018f8:	4a19      	ldr	r2, [pc, #100]	@ (8001960 <HAL_ADC_MspInit+0xd4>)
 80018fa:	f043 0301 	orr.w	r3, r3, #1
 80018fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001900:	4b17      	ldr	r3, [pc, #92]	@ (8001960 <HAL_ADC_MspInit+0xd4>)
 8001902:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001904:	f003 0301 	and.w	r3, r3, #1
 8001908:	613b      	str	r3, [r7, #16]
 800190a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800190c:	4b14      	ldr	r3, [pc, #80]	@ (8001960 <HAL_ADC_MspInit+0xd4>)
 800190e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001910:	4a13      	ldr	r2, [pc, #76]	@ (8001960 <HAL_ADC_MspInit+0xd4>)
 8001912:	f043 0302 	orr.w	r3, r3, #2
 8001916:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001918:	4b11      	ldr	r3, [pc, #68]	@ (8001960 <HAL_ADC_MspInit+0xd4>)
 800191a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800191c:	f003 0302 	and.w	r3, r3, #2
 8001920:	60fb      	str	r3, [r7, #12]
 8001922:	68fb      	ldr	r3, [r7, #12]
=======
 8000a28:	4b20      	ldr	r3, [pc, #128]	@ (8000aac <HAL_ADC_MspInit+0xd4>)
 8000a2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a2c:	4a1f      	ldr	r2, [pc, #124]	@ (8000aac <HAL_ADC_MspInit+0xd4>)
 8000a2e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000a32:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a34:	4b1d      	ldr	r3, [pc, #116]	@ (8000aac <HAL_ADC_MspInit+0xd4>)
 8000a36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a38:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000a3c:	617b      	str	r3, [r7, #20]
 8000a3e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a40:	4b1a      	ldr	r3, [pc, #104]	@ (8000aac <HAL_ADC_MspInit+0xd4>)
 8000a42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a44:	4a19      	ldr	r2, [pc, #100]	@ (8000aac <HAL_ADC_MspInit+0xd4>)
 8000a46:	f043 0301 	orr.w	r3, r3, #1
 8000a4a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a4c:	4b17      	ldr	r3, [pc, #92]	@ (8000aac <HAL_ADC_MspInit+0xd4>)
 8000a4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a50:	f003 0301 	and.w	r3, r3, #1
 8000a54:	613b      	str	r3, [r7, #16]
 8000a56:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a58:	4b14      	ldr	r3, [pc, #80]	@ (8000aac <HAL_ADC_MspInit+0xd4>)
 8000a5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a5c:	4a13      	ldr	r2, [pc, #76]	@ (8000aac <HAL_ADC_MspInit+0xd4>)
 8000a5e:	f043 0302 	orr.w	r3, r3, #2
 8000a62:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a64:	4b11      	ldr	r3, [pc, #68]	@ (8000aac <HAL_ADC_MspInit+0xd4>)
 8000a66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a68:	f003 0302 	and.w	r3, r3, #2
 8000a6c:	60fb      	str	r3, [r7, #12]
 8000a6e:	68fb      	ldr	r3, [r7, #12]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN2
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = CSA_Pin;
<<<<<<< HEAD
 8001924:	2302      	movs	r3, #2
 8001926:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001928:	2303      	movs	r3, #3
 800192a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192c:	2300      	movs	r3, #0
 800192e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(CSA_GPIO_Port, &GPIO_InitStruct);
 8001930:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001934:	4619      	mov	r1, r3
 8001936:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800193a:	f002 f929 	bl	8003b90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TEMP_Pin;
 800193e:	2302      	movs	r3, #2
 8001940:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001942:	2303      	movs	r3, #3
 8001944:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001946:	2300      	movs	r3, #0
 8001948:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(TEMP_GPIO_Port, &GPIO_InitStruct);
 800194a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800194e:	4619      	mov	r1, r3
 8001950:	4804      	ldr	r0, [pc, #16]	@ (8001964 <HAL_ADC_MspInit+0xd8>)
 8001952:	f002 f91d 	bl	8003b90 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */
=======
 8000a70:	2302      	movs	r3, #2
 8000a72:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a74:	2303      	movs	r3, #3
 8000a76:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(CSA_GPIO_Port, &GPIO_InitStruct);
 8000a7c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000a80:	4619      	mov	r1, r3
 8000a82:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a86:	f002 f9b9 	bl	8002dfc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TEMP_Pin;
 8000a8a:	2302      	movs	r3, #2
 8000a8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a8e:	2303      	movs	r3, #3
 8000a90:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a92:	2300      	movs	r3, #0
 8000a94:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(TEMP_GPIO_Port, &GPIO_InitStruct);
 8000a96:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	4804      	ldr	r0, [pc, #16]	@ (8000ab0 <HAL_ADC_MspInit+0xd8>)
 8000a9e:	f002 f9ad 	bl	8002dfc <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

  }

}
<<<<<<< HEAD
 8001956:	bf00      	nop
 8001958:	3770      	adds	r7, #112	@ 0x70
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	40021000 	.word	0x40021000
 8001964:	48000400 	.word	0x48000400

08001968 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b09c      	sub	sp, #112	@ 0x70
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001970:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	605a      	str	r2, [r3, #4]
 800197a:	609a      	str	r2, [r3, #8]
 800197c:	60da      	str	r2, [r3, #12]
 800197e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001980:	f107 0318 	add.w	r3, r7, #24
 8001984:	2244      	movs	r2, #68	@ 0x44
 8001986:	2100      	movs	r1, #0
 8001988:	4618      	mov	r0, r3
 800198a:	f004 f859 	bl	8005a40 <memset>
  if(hi2c->Instance==I2C1)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a2d      	ldr	r2, [pc, #180]	@ (8001a48 <HAL_I2C_MspInit+0xe0>)
 8001994:	4293      	cmp	r3, r2
 8001996:	d153      	bne.n	8001a40 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */
=======
 8000aa2:	bf00      	nop
 8000aa4:	3770      	adds	r7, #112	@ 0x70
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	40021000 	.word	0x40021000
 8000ab0:	48000400 	.word	0x48000400

08000ab4 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b09a      	sub	sp, #104	@ 0x68
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000abc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	601a      	str	r2, [r3, #0]
 8000ac4:	605a      	str	r2, [r3, #4]
 8000ac6:	609a      	str	r2, [r3, #8]
 8000ac8:	60da      	str	r2, [r3, #12]
 8000aca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000acc:	f107 0310 	add.w	r3, r7, #16
 8000ad0:	2244      	movs	r2, #68	@ 0x44
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f004 f8f9 	bl	8004ccc <memset>
  if(hfdcan->Instance==FDCAN1)
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	4a28      	ldr	r2, [pc, #160]	@ (8000b80 <HAL_FDCAN_MspInit+0xcc>)
 8000ae0:	4293      	cmp	r3, r2
 8000ae2:	d149      	bne.n	8000b78 <HAL_FDCAN_MspInit+0xc4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000ae4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ae8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8000aea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000aee:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000af0:	f107 0310 	add.w	r3, r7, #16
 8000af4:	4618      	mov	r0, r3
 8000af6:	f003 fee9 	bl	80048cc <HAL_RCCEx_PeriphCLKConfig>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d001      	beq.n	8000b04 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8000b00:	f7ff ff40 	bl	8000984 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000b04:	4b1f      	ldr	r3, [pc, #124]	@ (8000b84 <HAL_FDCAN_MspInit+0xd0>)
 8000b06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b08:	4a1e      	ldr	r2, [pc, #120]	@ (8000b84 <HAL_FDCAN_MspInit+0xd0>)
 8000b0a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000b0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b10:	4b1c      	ldr	r3, [pc, #112]	@ (8000b84 <HAL_FDCAN_MspInit+0xd0>)
 8000b12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000b18:	60fb      	str	r3, [r7, #12]
 8000b1a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b1c:	4b19      	ldr	r3, [pc, #100]	@ (8000b84 <HAL_FDCAN_MspInit+0xd0>)
 8000b1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b20:	4a18      	ldr	r2, [pc, #96]	@ (8000b84 <HAL_FDCAN_MspInit+0xd0>)
 8000b22:	f043 0301 	orr.w	r3, r3, #1
 8000b26:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b28:	4b16      	ldr	r3, [pc, #88]	@ (8000b84 <HAL_FDCAN_MspInit+0xd0>)
 8000b2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b2c:	f003 0301 	and.w	r3, r3, #1
 8000b30:	60bb      	str	r3, [r7, #8]
 8000b32:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000b34:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000b38:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b3a:	2302      	movs	r3, #2
 8000b3c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b42:	2303      	movs	r3, #3
 8000b44:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000b46:	2309      	movs	r3, #9
 8000b48:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b4a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000b4e:	4619      	mov	r1, r3
 8000b50:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b54:	f002 f952 	bl	8002dfc <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8000b58:	2200      	movs	r2, #0
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	2015      	movs	r0, #21
 8000b5e:	f001 fa8a 	bl	8002076 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000b62:	2015      	movs	r0, #21
 8000b64:	f001 faa1 	bl	80020aa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 8000b68:	2200      	movs	r2, #0
 8000b6a:	2100      	movs	r1, #0
 8000b6c:	2016      	movs	r0, #22
 8000b6e:	f001 fa82 	bl	8002076 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8000b72:	2016      	movs	r0, #22
 8000b74:	f001 fa99 	bl	80020aa <HAL_NVIC_EnableIRQ>

  /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8000b78:	bf00      	nop
 8000b7a:	3768      	adds	r7, #104	@ 0x68
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	40006400 	.word	0x40006400
 8000b84:	40021000 	.word	0x40021000

08000b88 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b09c      	sub	sp, #112	@ 0x70
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b90:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000b94:	2200      	movs	r2, #0
 8000b96:	601a      	str	r2, [r3, #0]
 8000b98:	605a      	str	r2, [r3, #4]
 8000b9a:	609a      	str	r2, [r3, #8]
 8000b9c:	60da      	str	r2, [r3, #12]
 8000b9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ba0:	f107 0318 	add.w	r3, r7, #24
 8000ba4:	2244      	movs	r2, #68	@ 0x44
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f004 f88f 	bl	8004ccc <memset>
  if(hi2c->Instance==I2C1)
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4a2d      	ldr	r2, [pc, #180]	@ (8000c68 <HAL_I2C_MspInit+0xe0>)
 8000bb4:	4293      	cmp	r3, r2
 8000bb6:	d153      	bne.n	8000c60 <HAL_I2C_MspInit+0xd8>

  /* USER CODE END I2C1_MspInit 0 */
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
<<<<<<< HEAD
 8001998:	2340      	movs	r3, #64	@ 0x40
 800199a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800199c:	2300      	movs	r3, #0
 800199e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019a0:	f107 0318 	add.w	r3, r7, #24
 80019a4:	4618      	mov	r0, r3
 80019a6:	f003 fe5b 	bl	8005660 <HAL_RCCEx_PeriphCLKConfig>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d001      	beq.n	80019b4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80019b0:	f7ff ff42 	bl	8001838 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019b4:	4b25      	ldr	r3, [pc, #148]	@ (8001a4c <HAL_I2C_MspInit+0xe4>)
 80019b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019b8:	4a24      	ldr	r2, [pc, #144]	@ (8001a4c <HAL_I2C_MspInit+0xe4>)
 80019ba:	f043 0301 	orr.w	r3, r3, #1
 80019be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019c0:	4b22      	ldr	r3, [pc, #136]	@ (8001a4c <HAL_I2C_MspInit+0xe4>)
 80019c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019c4:	f003 0301 	and.w	r3, r3, #1
 80019c8:	617b      	str	r3, [r7, #20]
 80019ca:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019cc:	4b1f      	ldr	r3, [pc, #124]	@ (8001a4c <HAL_I2C_MspInit+0xe4>)
 80019ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019d0:	4a1e      	ldr	r2, [pc, #120]	@ (8001a4c <HAL_I2C_MspInit+0xe4>)
 80019d2:	f043 0302 	orr.w	r3, r3, #2
 80019d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019d8:	4b1c      	ldr	r3, [pc, #112]	@ (8001a4c <HAL_I2C_MspInit+0xe4>)
 80019da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019dc:	f003 0302 	and.w	r3, r3, #2
 80019e0:	613b      	str	r3, [r7, #16]
 80019e2:	693b      	ldr	r3, [r7, #16]
=======
 8000bb8:	2340      	movs	r3, #64	@ 0x40
 8000bba:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bc0:	f107 0318 	add.w	r3, r7, #24
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f003 fe81 	bl	80048cc <HAL_RCCEx_PeriphCLKConfig>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000bd0:	f7ff fed8 	bl	8000984 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd4:	4b25      	ldr	r3, [pc, #148]	@ (8000c6c <HAL_I2C_MspInit+0xe4>)
 8000bd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bd8:	4a24      	ldr	r2, [pc, #144]	@ (8000c6c <HAL_I2C_MspInit+0xe4>)
 8000bda:	f043 0301 	orr.w	r3, r3, #1
 8000bde:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000be0:	4b22      	ldr	r3, [pc, #136]	@ (8000c6c <HAL_I2C_MspInit+0xe4>)
 8000be2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000be4:	f003 0301 	and.w	r3, r3, #1
 8000be8:	617b      	str	r3, [r7, #20]
 8000bea:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bec:	4b1f      	ldr	r3, [pc, #124]	@ (8000c6c <HAL_I2C_MspInit+0xe4>)
 8000bee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bf0:	4a1e      	ldr	r2, [pc, #120]	@ (8000c6c <HAL_I2C_MspInit+0xe4>)
 8000bf2:	f043 0302 	orr.w	r3, r3, #2
 8000bf6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bf8:	4b1c      	ldr	r3, [pc, #112]	@ (8000c6c <HAL_I2C_MspInit+0xe4>)
 8000bfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bfc:	f003 0302 	and.w	r3, r3, #2
 8000c00:	613b      	str	r3, [r7, #16]
 8000c02:	693b      	ldr	r3, [r7, #16]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = PWM_SCL_Pin;
<<<<<<< HEAD
 80019e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80019e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019ea:	2312      	movs	r3, #18
 80019ec:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ee:	2300      	movs	r3, #0
 80019f0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f2:	2300      	movs	r3, #0
 80019f4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80019f6:	2304      	movs	r3, #4
 80019f8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(PWM_SCL_GPIO_Port, &GPIO_InitStruct);
 80019fa:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80019fe:	4619      	mov	r1, r3
 8001a00:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a04:	f002 f8c4 	bl	8003b90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM_SDA_Pin;
 8001a08:	2380      	movs	r3, #128	@ 0x80
 8001a0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a0c:	2312      	movs	r3, #18
 8001a0e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a10:	2300      	movs	r3, #0
 8001a12:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a14:	2300      	movs	r3, #0
 8001a16:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a18:	2304      	movs	r3, #4
 8001a1a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(PWM_SDA_GPIO_Port, &GPIO_InitStruct);
 8001a1c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001a20:	4619      	mov	r1, r3
 8001a22:	480b      	ldr	r0, [pc, #44]	@ (8001a50 <HAL_I2C_MspInit+0xe8>)
 8001a24:	f002 f8b4 	bl	8003b90 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a28:	4b08      	ldr	r3, [pc, #32]	@ (8001a4c <HAL_I2C_MspInit+0xe4>)
 8001a2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a2c:	4a07      	ldr	r2, [pc, #28]	@ (8001a4c <HAL_I2C_MspInit+0xe4>)
 8001a2e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a32:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a34:	4b05      	ldr	r3, [pc, #20]	@ (8001a4c <HAL_I2C_MspInit+0xe4>)
 8001a36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a3c:	60fb      	str	r3, [r7, #12]
 8001a3e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */
=======
 8000c04:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000c08:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c0a:	2312      	movs	r3, #18
 8000c0c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c12:	2300      	movs	r3, #0
 8000c14:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c16:	2304      	movs	r3, #4
 8000c18:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(PWM_SCL_GPIO_Port, &GPIO_InitStruct);
 8000c1a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000c1e:	4619      	mov	r1, r3
 8000c20:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c24:	f002 f8ea 	bl	8002dfc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM_SDA_Pin;
 8000c28:	2380      	movs	r3, #128	@ 0x80
 8000c2a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c2c:	2312      	movs	r3, #18
 8000c2e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c30:	2300      	movs	r3, #0
 8000c32:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c34:	2300      	movs	r3, #0
 8000c36:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c38:	2304      	movs	r3, #4
 8000c3a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(PWM_SDA_GPIO_Port, &GPIO_InitStruct);
 8000c3c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000c40:	4619      	mov	r1, r3
 8000c42:	480b      	ldr	r0, [pc, #44]	@ (8000c70 <HAL_I2C_MspInit+0xe8>)
 8000c44:	f002 f8da 	bl	8002dfc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c48:	4b08      	ldr	r3, [pc, #32]	@ (8000c6c <HAL_I2C_MspInit+0xe4>)
 8000c4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c4c:	4a07      	ldr	r2, [pc, #28]	@ (8000c6c <HAL_I2C_MspInit+0xe4>)
 8000c4e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c52:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c54:	4b05      	ldr	r3, [pc, #20]	@ (8000c6c <HAL_I2C_MspInit+0xe4>)
 8000c56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c5c:	60fb      	str	r3, [r7, #12]
 8000c5e:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

  }

}
<<<<<<< HEAD
 8001a40:	bf00      	nop
 8001a42:	3770      	adds	r7, #112	@ 0x70
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	40005400 	.word	0x40005400
 8001a4c:	40021000 	.word	0x40021000
 8001a50:	48000400 	.word	0x48000400

08001a54 <NMI_Handler>:
=======
 8000c60:	bf00      	nop
 8000c62:	3770      	adds	r7, #112	@ 0x70
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	40005400 	.word	0x40005400
 8000c6c:	40021000 	.word	0x40021000
 8000c70:	48000400 	.word	0x48000400

08000c74 <NMI_Handler>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
<<<<<<< HEAD
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
=======
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
<<<<<<< HEAD
 8001a58:	bf00      	nop
 8001a5a:	e7fd      	b.n	8001a58 <NMI_Handler+0x4>

08001a5c <HardFault_Handler>:
=======
 8000c78:	bf00      	nop
 8000c7a:	e7fd      	b.n	8000c78 <NMI_Handler+0x4>

08000c7c <HardFault_Handler>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
<<<<<<< HEAD
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
=======
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
<<<<<<< HEAD
 8001a60:	bf00      	nop
 8001a62:	e7fd      	b.n	8001a60 <HardFault_Handler+0x4>

08001a64 <MemManage_Handler>:
=======
 8000c80:	bf00      	nop
 8000c82:	e7fd      	b.n	8000c80 <HardFault_Handler+0x4>

08000c84 <MemManage_Handler>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
<<<<<<< HEAD
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
=======
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
<<<<<<< HEAD
 8001a68:	bf00      	nop
 8001a6a:	e7fd      	b.n	8001a68 <MemManage_Handler+0x4>

08001a6c <BusFault_Handler>:
=======
 8000c88:	bf00      	nop
 8000c8a:	e7fd      	b.n	8000c88 <MemManage_Handler+0x4>

08000c8c <BusFault_Handler>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
<<<<<<< HEAD
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
=======
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
<<<<<<< HEAD
 8001a70:	bf00      	nop
 8001a72:	e7fd      	b.n	8001a70 <BusFault_Handler+0x4>

08001a74 <UsageFault_Handler>:
=======
 8000c90:	bf00      	nop
 8000c92:	e7fd      	b.n	8000c90 <BusFault_Handler+0x4>

08000c94 <UsageFault_Handler>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
<<<<<<< HEAD
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
=======
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
<<<<<<< HEAD
 8001a78:	bf00      	nop
 8001a7a:	e7fd      	b.n	8001a78 <UsageFault_Handler+0x4>

08001a7c <SVC_Handler>:
=======
 8000c98:	bf00      	nop
 8000c9a:	e7fd      	b.n	8000c98 <UsageFault_Handler+0x4>

08000c9c <SVC_Handler>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
<<<<<<< HEAD
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
=======
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
<<<<<<< HEAD
 8001a80:	bf00      	nop
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr

08001a8a <DebugMon_Handler>:
=======
 8000ca0:	bf00      	nop
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca8:	4770      	bx	lr

08000caa <DebugMon_Handler>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
<<<<<<< HEAD
 8001a8a:	b480      	push	{r7}
 8001a8c:	af00      	add	r7, sp, #0
=======
 8000caa:	b480      	push	{r7}
 8000cac:	af00      	add	r7, sp, #0
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
<<<<<<< HEAD
 8001a8e:	bf00      	nop
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <PendSV_Handler>:
=======
 8000cae:	bf00      	nop
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb6:	4770      	bx	lr

08000cb8 <PendSV_Handler>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
<<<<<<< HEAD
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
=======
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
<<<<<<< HEAD
 8001a9c:	bf00      	nop
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr

08001aa6 <SysTick_Handler>:
=======
 8000cbc:	bf00      	nop
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc4:	4770      	bx	lr

08000cc6 <SysTick_Handler>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
<<<<<<< HEAD
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	af00      	add	r7, sp, #0
=======
 8000cc6:	b580      	push	{r7, lr}
 8000cc8:	af00      	add	r7, sp, #0
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
<<<<<<< HEAD
 8001aaa:	f000 f891 	bl	8001bd0 <HAL_IncTick>
=======
 8000cca:	f000 f8a5 	bl	8000e18 <HAL_IncTick>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
<<<<<<< HEAD
 8001aae:	bf00      	nop
 8001ab0:	bd80      	pop	{r7, pc}
	...

08001ab4 <SystemInit>:
=======
 8000cce:	bf00      	nop
 8000cd0:	bd80      	pop	{r7, pc}
	...

08000cd4 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000cd8:	4802      	ldr	r0, [pc, #8]	@ (8000ce4 <FDCAN1_IT0_IRQHandler+0x10>)
 8000cda:	f001 feab 	bl	8002a34 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8000cde:	bf00      	nop
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	200000cc 	.word	0x200000cc

08000ce8 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000cec:	4802      	ldr	r0, [pc, #8]	@ (8000cf8 <FDCAN1_IT1_IRQHandler+0x10>)
 8000cee:	f001 fea1 	bl	8002a34 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8000cf2:	bf00      	nop
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	200000cc 	.word	0x200000cc

08000cfc <SystemInit>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
<<<<<<< HEAD
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001ab8:	4b06      	ldr	r3, [pc, #24]	@ (8001ad4 <SystemInit+0x20>)
 8001aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001abe:	4a05      	ldr	r2, [pc, #20]	@ (8001ad4 <SystemInit+0x20>)
 8001ac0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ac4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
=======
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000d00:	4b06      	ldr	r3, [pc, #24]	@ (8000d1c <SystemInit+0x20>)
 8000d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d06:	4a05      	ldr	r2, [pc, #20]	@ (8000d1c <SystemInit+0x20>)
 8000d08:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d0c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
<<<<<<< HEAD
 8001ac8:	bf00      	nop
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	e000ed00 	.word	0xe000ed00

08001ad8 <Reset_Handler>:
=======
 8000d10:	bf00      	nop
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	e000ed00 	.word	0xe000ed00

08000d20 <Reset_Handler>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
<<<<<<< HEAD
 8001ad8:	480d      	ldr	r0, [pc, #52]	@ (8001b10 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001ada:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001adc:	f7ff ffea 	bl	8001ab4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ae0:	480c      	ldr	r0, [pc, #48]	@ (8001b14 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ae2:	490d      	ldr	r1, [pc, #52]	@ (8001b18 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ae4:	4a0d      	ldr	r2, [pc, #52]	@ (8001b1c <LoopForever+0xe>)
  movs r3, #0
 8001ae6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001ae8:	e002      	b.n	8001af0 <LoopCopyDataInit>

08001aea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001aea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001aec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001aee:	3304      	adds	r3, #4

08001af0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001af0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001af2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001af4:	d3f9      	bcc.n	8001aea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001af6:	4a0a      	ldr	r2, [pc, #40]	@ (8001b20 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001af8:	4c0a      	ldr	r4, [pc, #40]	@ (8001b24 <LoopForever+0x16>)
  movs r3, #0
 8001afa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001afc:	e001      	b.n	8001b02 <LoopFillZerobss>

08001afe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001afe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b00:	3204      	adds	r2, #4

08001b02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b04:	d3fb      	bcc.n	8001afe <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001b06:	f003 ffa3 	bl	8005a50 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001b0a:	f7ff fc17 	bl	800133c <main>

08001b0e <LoopForever>:

LoopForever:
    b LoopForever
 8001b0e:	e7fe      	b.n	8001b0e <LoopForever>
  ldr   r0, =_estack
 8001b10:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001b14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b18:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001b1c:	08005ad8 	.word	0x08005ad8
  ldr r2, =_sbss
 8001b20:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001b24:	20000448 	.word	0x20000448

08001b28 <ADC1_2_IRQHandler>:
=======
 8000d20:	480d      	ldr	r0, [pc, #52]	@ (8000d58 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d22:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d24:	f7ff ffea 	bl	8000cfc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d28:	480c      	ldr	r0, [pc, #48]	@ (8000d5c <LoopForever+0x6>)
  ldr r1, =_edata
 8000d2a:	490d      	ldr	r1, [pc, #52]	@ (8000d60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d2c:	4a0d      	ldr	r2, [pc, #52]	@ (8000d64 <LoopForever+0xe>)
  movs r3, #0
 8000d2e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000d30:	e002      	b.n	8000d38 <LoopCopyDataInit>

08000d32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d36:	3304      	adds	r3, #4

08000d38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d3c:	d3f9      	bcc.n	8000d32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d3e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d40:	4c0a      	ldr	r4, [pc, #40]	@ (8000d6c <LoopForever+0x16>)
  movs r3, #0
 8000d42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d44:	e001      	b.n	8000d4a <LoopFillZerobss>

08000d46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d48:	3204      	adds	r2, #4

08000d4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d4c:	d3fb      	bcc.n	8000d46 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000d4e:	f003 ffc5 	bl	8004cdc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d52:	f7ff fc33 	bl	80005bc <main>

08000d56 <LoopForever>:

LoopForever:
    b LoopForever
 8000d56:	e7fe      	b.n	8000d56 <LoopForever>
  ldr   r0, =_estack
 8000d58:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000d5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d60:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000d64:	08004d6c 	.word	0x08004d6c
  ldr r2, =_sbss
 8000d68:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000d6c:	200001c8 	.word	0x200001c8

08000d70 <ADC1_2_IRQHandler>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
<<<<<<< HEAD
 8001b28:	e7fe      	b.n	8001b28 <ADC1_2_IRQHandler>

08001b2a <HAL_Init>:
=======
 8000d70:	e7fe      	b.n	8000d70 <ADC1_2_IRQHandler>

08000d72 <HAL_Init>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
<<<<<<< HEAD
 8001b2a:	b580      	push	{r7, lr}
 8001b2c:	b082      	sub	sp, #8
 8001b2e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b30:	2300      	movs	r3, #0
 8001b32:	71fb      	strb	r3, [r7, #7]
=======
 8000d72:	b580      	push	{r7, lr}
 8000d74:	b082      	sub	sp, #8
 8000d76:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	71fb      	strb	r3, [r7, #7]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
<<<<<<< HEAD
 8001b34:	2003      	movs	r0, #3
 8001b36:	f001 f96f 	bl	8002e18 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b3a:	200f      	movs	r0, #15
 8001b3c:	f000 f80e 	bl	8001b5c <HAL_InitTick>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d002      	beq.n	8001b4c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	71fb      	strb	r3, [r7, #7]
 8001b4a:	e001      	b.n	8001b50 <HAL_Init+0x26>
=======
 8000d7c:	2003      	movs	r0, #3
 8000d7e:	f001 f96f 	bl	8002060 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d82:	200f      	movs	r0, #15
 8000d84:	f000 f80e 	bl	8000da4 <HAL_InitTick>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d002      	beq.n	8000d94 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000d8e:	2301      	movs	r3, #1
 8000d90:	71fb      	strb	r3, [r7, #7]
 8000d92:	e001      	b.n	8000d98 <HAL_Init+0x26>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
<<<<<<< HEAD
 8001b4c:	f7ff fe7a 	bl	8001844 <HAL_MspInit>
=======
 8000d94:	f7ff fdfc 	bl	8000990 <HAL_MspInit>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /* Return function status */
  return status;
<<<<<<< HEAD
 8001b50:	79fb      	ldrb	r3, [r7, #7]

}
 8001b52:	4618      	mov	r0, r3
 8001b54:	3708      	adds	r7, #8
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
	...

08001b5c <HAL_InitTick>:
=======
 8000d98:	79fb      	ldrb	r3, [r7, #7]

}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	3708      	adds	r7, #8
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
	...

08000da4 <HAL_InitTick>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
<<<<<<< HEAD
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b084      	sub	sp, #16
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001b64:	2300      	movs	r3, #0
 8001b66:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001b68:	4b16      	ldr	r3, [pc, #88]	@ (8001bc4 <HAL_InitTick+0x68>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d022      	beq.n	8001bb6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001b70:	4b15      	ldr	r3, [pc, #84]	@ (8001bc8 <HAL_InitTick+0x6c>)
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	4b13      	ldr	r3, [pc, #76]	@ (8001bc4 <HAL_InitTick+0x68>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001b7c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b84:	4618      	mov	r0, r3
 8001b86:	f001 f97a 	bl	8002e7e <HAL_SYSTICK_Config>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d10f      	bne.n	8001bb0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2b0f      	cmp	r3, #15
 8001b94:	d809      	bhi.n	8001baa <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b96:	2200      	movs	r2, #0
 8001b98:	6879      	ldr	r1, [r7, #4]
 8001b9a:	f04f 30ff 	mov.w	r0, #4294967295
 8001b9e:	f001 f946 	bl	8002e2e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ba2:	4a0a      	ldr	r2, [pc, #40]	@ (8001bcc <HAL_InitTick+0x70>)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6013      	str	r3, [r2, #0]
 8001ba8:	e007      	b.n	8001bba <HAL_InitTick+0x5e>
=======
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000dac:	2300      	movs	r3, #0
 8000dae:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000db0:	4b16      	ldr	r3, [pc, #88]	@ (8000e0c <HAL_InitTick+0x68>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d022      	beq.n	8000dfe <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000db8:	4b15      	ldr	r3, [pc, #84]	@ (8000e10 <HAL_InitTick+0x6c>)
 8000dba:	681a      	ldr	r2, [r3, #0]
 8000dbc:	4b13      	ldr	r3, [pc, #76]	@ (8000e0c <HAL_InitTick+0x68>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000dc4:	fbb1 f3f3 	udiv	r3, r1, r3
 8000dc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f001 f97a 	bl	80020c6 <HAL_SYSTICK_Config>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d10f      	bne.n	8000df8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	2b0f      	cmp	r3, #15
 8000ddc:	d809      	bhi.n	8000df2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dde:	2200      	movs	r2, #0
 8000de0:	6879      	ldr	r1, [r7, #4]
 8000de2:	f04f 30ff 	mov.w	r0, #4294967295
 8000de6:	f001 f946 	bl	8002076 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000dea:	4a0a      	ldr	r2, [pc, #40]	@ (8000e14 <HAL_InitTick+0x70>)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	6013      	str	r3, [r2, #0]
 8000df0:	e007      	b.n	8000e02 <HAL_InitTick+0x5e>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
      else
      {
        status = HAL_ERROR;
<<<<<<< HEAD
 8001baa:	2301      	movs	r3, #1
 8001bac:	73fb      	strb	r3, [r7, #15]
 8001bae:	e004      	b.n	8001bba <HAL_InitTick+0x5e>
=======
 8000df2:	2301      	movs	r3, #1
 8000df4:	73fb      	strb	r3, [r7, #15]
 8000df6:	e004      	b.n	8000e02 <HAL_InitTick+0x5e>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
    }
    else
    {
      status = HAL_ERROR;
<<<<<<< HEAD
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	73fb      	strb	r3, [r7, #15]
 8001bb4:	e001      	b.n	8001bba <HAL_InitTick+0x5e>
=======
 8000df8:	2301      	movs	r3, #1
 8000dfa:	73fb      	strb	r3, [r7, #15]
 8000dfc:	e001      	b.n	8000e02 <HAL_InitTick+0x5e>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }
  }
  else
  {
    status = HAL_ERROR;
<<<<<<< HEAD
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	73fb      	strb	r3, [r7, #15]
=======
 8000dfe:	2301      	movs	r3, #1
 8000e00:	73fb      	strb	r3, [r7, #15]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /* Return function status */
  return status;
<<<<<<< HEAD
 8001bba:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	3710      	adds	r7, #16
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	2000000c 	.word	0x2000000c
 8001bc8:	20000004 	.word	0x20000004
 8001bcc:	20000008 	.word	0x20000008

08001bd0 <HAL_IncTick>:
=======
 8000e02:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	3710      	adds	r7, #16
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	20000008 	.word	0x20000008
 8000e10:	20000000 	.word	0x20000000
 8000e14:	20000004 	.word	0x20000004

08000e18 <HAL_IncTick>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
<<<<<<< HEAD
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bd4:	4b05      	ldr	r3, [pc, #20]	@ (8001bec <HAL_IncTick+0x1c>)
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	4b05      	ldr	r3, [pc, #20]	@ (8001bf0 <HAL_IncTick+0x20>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4413      	add	r3, r2
 8001bde:	4a03      	ldr	r2, [pc, #12]	@ (8001bec <HAL_IncTick+0x1c>)
 8001be0:	6013      	str	r3, [r2, #0]
}
 8001be2:	bf00      	nop
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr
 8001bec:	20000444 	.word	0x20000444
 8001bf0:	2000000c 	.word	0x2000000c

08001bf4 <HAL_GetTick>:
=======
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e1c:	4b05      	ldr	r3, [pc, #20]	@ (8000e34 <HAL_IncTick+0x1c>)
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	4b05      	ldr	r3, [pc, #20]	@ (8000e38 <HAL_IncTick+0x20>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4413      	add	r3, r2
 8000e26:	4a03      	ldr	r2, [pc, #12]	@ (8000e34 <HAL_IncTick+0x1c>)
 8000e28:	6013      	str	r3, [r2, #0]
}
 8000e2a:	bf00      	nop
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e32:	4770      	bx	lr
 8000e34:	200001c4 	.word	0x200001c4
 8000e38:	20000008 	.word	0x20000008

08000e3c <HAL_GetTick>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
<<<<<<< HEAD
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
  return uwTick;
 8001bf8:	4b03      	ldr	r3, [pc, #12]	@ (8001c08 <HAL_GetTick+0x14>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop
 8001c08:	20000444 	.word	0x20000444

08001c0c <HAL_Delay>:
=======
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e40:	4b03      	ldr	r3, [pc, #12]	@ (8000e50 <HAL_GetTick+0x14>)
 8000e42:	681b      	ldr	r3, [r3, #0]
}
 8000e44:	4618      	mov	r0, r3
 8000e46:	46bd      	mov	sp, r7
 8000e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop
 8000e50:	200001c4 	.word	0x200001c4

08000e54 <HAL_Delay>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
<<<<<<< HEAD
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b084      	sub	sp, #16
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c14:	f7ff ffee 	bl	8001bf4 <HAL_GetTick>
 8001c18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c24:	d004      	beq.n	8001c30 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c26:	4b09      	ldr	r3, [pc, #36]	@ (8001c4c <HAL_Delay+0x40>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	68fa      	ldr	r2, [r7, #12]
 8001c2c:	4413      	add	r3, r2
 8001c2e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c30:	bf00      	nop
 8001c32:	f7ff ffdf 	bl	8001bf4 <HAL_GetTick>
 8001c36:	4602      	mov	r2, r0
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	1ad3      	subs	r3, r2, r3
 8001c3c:	68fa      	ldr	r2, [r7, #12]
 8001c3e:	429a      	cmp	r2, r3
 8001c40:	d8f7      	bhi.n	8001c32 <HAL_Delay+0x26>
  {
  }
}
 8001c42:	bf00      	nop
 8001c44:	bf00      	nop
 8001c46:	3710      	adds	r7, #16
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	2000000c 	.word	0x2000000c

08001c50 <LL_ADC_SetCommonClock>:
=======
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b084      	sub	sp, #16
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e5c:	f7ff ffee 	bl	8000e3c <HAL_GetTick>
 8000e60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e6c:	d004      	beq.n	8000e78 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e6e:	4b09      	ldr	r3, [pc, #36]	@ (8000e94 <HAL_Delay+0x40>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	68fa      	ldr	r2, [r7, #12]
 8000e74:	4413      	add	r3, r2
 8000e76:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e78:	bf00      	nop
 8000e7a:	f7ff ffdf 	bl	8000e3c <HAL_GetTick>
 8000e7e:	4602      	mov	r2, r0
 8000e80:	68bb      	ldr	r3, [r7, #8]
 8000e82:	1ad3      	subs	r3, r2, r3
 8000e84:	68fa      	ldr	r2, [r7, #12]
 8000e86:	429a      	cmp	r2, r3
 8000e88:	d8f7      	bhi.n	8000e7a <HAL_Delay+0x26>
  {
  }
}
 8000e8a:	bf00      	nop
 8000e8c:	bf00      	nop
 8000e8e:	3710      	adds	r7, #16
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	20000008 	.word	0x20000008

08000e98 <LL_ADC_SetCommonClock>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
<<<<<<< HEAD
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	431a      	orrs	r2, r3
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	609a      	str	r2, [r3, #8]
}
 8001c6a:	bf00      	nop
 8001c6c:	370c      	adds	r7, #12
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr

08001c76 <LL_ADC_SetCommonPathInternalCh>:
=======
 8000e98:	b480      	push	{r7}
 8000e9a:	b083      	sub	sp, #12
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
 8000ea0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	689b      	ldr	r3, [r3, #8]
 8000ea6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	431a      	orrs	r2, r3
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	609a      	str	r2, [r3, #8]
}
 8000eb2:	bf00      	nop
 8000eb4:	370c      	adds	r7, #12
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr

08000ebe <LL_ADC_SetCommonPathInternalCh>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
<<<<<<< HEAD
 8001c76:	b480      	push	{r7}
 8001c78:	b083      	sub	sp, #12
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	6078      	str	r0, [r7, #4]
 8001c7e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	689b      	ldr	r3, [r3, #8]
 8001c84:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	431a      	orrs	r2, r3
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	609a      	str	r2, [r3, #8]
}
 8001c90:	bf00      	nop
 8001c92:	370c      	adds	r7, #12
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr

08001c9c <LL_ADC_GetCommonPathInternalCh>:
=======
 8000ebe:	b480      	push	{r7}
 8000ec0:	b083      	sub	sp, #12
 8000ec2:	af00      	add	r7, sp, #0
 8000ec4:	6078      	str	r0, [r7, #4]
 8000ec6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	689b      	ldr	r3, [r3, #8]
 8000ecc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	431a      	orrs	r2, r3
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	609a      	str	r2, [r3, #8]
}
 8000ed8:	bf00      	nop
 8000eda:	370c      	adds	r7, #12
 8000edc:	46bd      	mov	sp, r7
 8000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee2:	4770      	bx	lr

08000ee4 <LL_ADC_GetCommonPathInternalCh>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
<<<<<<< HEAD
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	370c      	adds	r7, #12
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr

08001cb8 <LL_ADC_SetOffset>:
=======
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	689b      	ldr	r3, [r3, #8]
 8000ef0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	370c      	adds	r7, #12
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr

08000f00 <LL_ADC_SetOffset>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
<<<<<<< HEAD
 8001cb8:	b480      	push	{r7}
 8001cba:	b087      	sub	sp, #28
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	60f8      	str	r0, [r7, #12]
 8001cc0:	60b9      	str	r1, [r7, #8]
 8001cc2:	607a      	str	r2, [r7, #4]
 8001cc4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	3360      	adds	r3, #96	@ 0x60
 8001cca:	461a      	mov	r2, r3
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	009b      	lsls	r3, r3, #2
 8001cd0:	4413      	add	r3, r2
 8001cd2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	4b08      	ldr	r3, [pc, #32]	@ (8001cfc <LL_ADC_SetOffset+0x44>)
 8001cda:	4013      	ands	r3, r2
 8001cdc:	687a      	ldr	r2, [r7, #4]
 8001cde:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001ce2:	683a      	ldr	r2, [r7, #0]
 8001ce4:	430a      	orrs	r2, r1
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001cf0:	bf00      	nop
 8001cf2:	371c      	adds	r7, #28
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr
 8001cfc:	03fff000 	.word	0x03fff000

08001d00 <LL_ADC_GetOffsetChannel>:
=======
 8000f00:	b480      	push	{r7}
 8000f02:	b087      	sub	sp, #28
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	60f8      	str	r0, [r7, #12]
 8000f08:	60b9      	str	r1, [r7, #8]
 8000f0a:	607a      	str	r2, [r7, #4]
 8000f0c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	3360      	adds	r3, #96	@ 0x60
 8000f12:	461a      	mov	r2, r3
 8000f14:	68bb      	ldr	r3, [r7, #8]
 8000f16:	009b      	lsls	r3, r3, #2
 8000f18:	4413      	add	r3, r2
 8000f1a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	681a      	ldr	r2, [r3, #0]
 8000f20:	4b08      	ldr	r3, [pc, #32]	@ (8000f44 <LL_ADC_SetOffset+0x44>)
 8000f22:	4013      	ands	r3, r2
 8000f24:	687a      	ldr	r2, [r7, #4]
 8000f26:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8000f2a:	683a      	ldr	r2, [r7, #0]
 8000f2c:	430a      	orrs	r2, r1
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000f38:	bf00      	nop
 8000f3a:	371c      	adds	r7, #28
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr
 8000f44:	03fff000 	.word	0x03fff000

08000f48 <LL_ADC_GetOffsetChannel>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
<<<<<<< HEAD
 8001d00:	b480      	push	{r7}
 8001d02:	b085      	sub	sp, #20
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
 8001d08:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	3360      	adds	r3, #96	@ 0x60
 8001d0e:	461a      	mov	r2, r3
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	009b      	lsls	r3, r3, #2
 8001d14:	4413      	add	r3, r2
 8001d16:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	3714      	adds	r7, #20
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr

08001d2c <LL_ADC_SetOffsetState>:
=======
 8000f48:	b480      	push	{r7}
 8000f4a:	b085      	sub	sp, #20
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	3360      	adds	r3, #96	@ 0x60
 8000f56:	461a      	mov	r2, r3
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	009b      	lsls	r3, r3, #2
 8000f5c:	4413      	add	r3, r2
 8000f5e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	3714      	adds	r7, #20
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr

08000f74 <LL_ADC_SetOffsetState>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
<<<<<<< HEAD
 8001d2c:	b480      	push	{r7}
 8001d2e:	b087      	sub	sp, #28
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	60f8      	str	r0, [r7, #12]
 8001d34:	60b9      	str	r1, [r7, #8]
 8001d36:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	3360      	adds	r3, #96	@ 0x60
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	009b      	lsls	r3, r3, #2
 8001d42:	4413      	add	r3, r2
 8001d44:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	431a      	orrs	r2, r3
 8001d52:	697b      	ldr	r3, [r7, #20]
 8001d54:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001d56:	bf00      	nop
 8001d58:	371c      	adds	r7, #28
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr

08001d62 <LL_ADC_SetOffsetSign>:
=======
 8000f74:	b480      	push	{r7}
 8000f76:	b087      	sub	sp, #28
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	60f8      	str	r0, [r7, #12]
 8000f7c:	60b9      	str	r1, [r7, #8]
 8000f7e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	3360      	adds	r3, #96	@ 0x60
 8000f84:	461a      	mov	r2, r3
 8000f86:	68bb      	ldr	r3, [r7, #8]
 8000f88:	009b      	lsls	r3, r3, #2
 8000f8a:	4413      	add	r3, r2
 8000f8c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000f8e:	697b      	ldr	r3, [r7, #20]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	431a      	orrs	r2, r3
 8000f9a:	697b      	ldr	r3, [r7, #20]
 8000f9c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8000f9e:	bf00      	nop
 8000fa0:	371c      	adds	r7, #28
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr

08000faa <LL_ADC_SetOffsetSign>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
<<<<<<< HEAD
 8001d62:	b480      	push	{r7}
 8001d64:	b087      	sub	sp, #28
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	60f8      	str	r0, [r7, #12]
 8001d6a:	60b9      	str	r1, [r7, #8]
 8001d6c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	3360      	adds	r3, #96	@ 0x60
 8001d72:	461a      	mov	r2, r3
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	009b      	lsls	r3, r3, #2
 8001d78:	4413      	add	r3, r2
 8001d7a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	431a      	orrs	r2, r3
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001d8c:	bf00      	nop
 8001d8e:	371c      	adds	r7, #28
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr

08001d98 <LL_ADC_SetOffsetSaturation>:
=======
 8000faa:	b480      	push	{r7}
 8000fac:	b087      	sub	sp, #28
 8000fae:	af00      	add	r7, sp, #0
 8000fb0:	60f8      	str	r0, [r7, #12]
 8000fb2:	60b9      	str	r1, [r7, #8]
 8000fb4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	3360      	adds	r3, #96	@ 0x60
 8000fba:	461a      	mov	r2, r3
 8000fbc:	68bb      	ldr	r3, [r7, #8]
 8000fbe:	009b      	lsls	r3, r3, #2
 8000fc0:	4413      	add	r3, r2
 8000fc2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000fc4:	697b      	ldr	r3, [r7, #20]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	431a      	orrs	r2, r3
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8000fd4:	bf00      	nop
 8000fd6:	371c      	adds	r7, #28
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr

08000fe0 <LL_ADC_SetOffsetSaturation>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
<<<<<<< HEAD
 8001d98:	b480      	push	{r7}
 8001d9a:	b087      	sub	sp, #28
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	60f8      	str	r0, [r7, #12]
 8001da0:	60b9      	str	r1, [r7, #8]
 8001da2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	3360      	adds	r3, #96	@ 0x60
 8001da8:	461a      	mov	r2, r3
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	4413      	add	r3, r2
 8001db0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	431a      	orrs	r2, r3
 8001dbe:	697b      	ldr	r3, [r7, #20]
 8001dc0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001dc2:	bf00      	nop
 8001dc4:	371c      	adds	r7, #28
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr

08001dce <LL_ADC_SetSamplingTimeCommonConfig>:
=======
 8000fe0:	b480      	push	{r7}
 8000fe2:	b087      	sub	sp, #28
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	60f8      	str	r0, [r7, #12]
 8000fe8:	60b9      	str	r1, [r7, #8]
 8000fea:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	3360      	adds	r3, #96	@ 0x60
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	68bb      	ldr	r3, [r7, #8]
 8000ff4:	009b      	lsls	r3, r3, #2
 8000ff6:	4413      	add	r3, r2
 8000ff8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	431a      	orrs	r2, r3
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800100a:	bf00      	nop
 800100c:	371c      	adds	r7, #28
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr

08001016 <LL_ADC_SetSamplingTimeCommonConfig>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
<<<<<<< HEAD
 8001dce:	b480      	push	{r7}
 8001dd0:	b083      	sub	sp, #12
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	6078      	str	r0, [r7, #4]
 8001dd6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	695b      	ldr	r3, [r3, #20]
 8001ddc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	431a      	orrs	r2, r3
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	615a      	str	r2, [r3, #20]
}
 8001de8:	bf00      	nop
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr

08001df4 <LL_ADC_REG_SetSequencerRanks>:
=======
 8001016:	b480      	push	{r7}
 8001018:	b083      	sub	sp, #12
 800101a:	af00      	add	r7, sp, #0
 800101c:	6078      	str	r0, [r7, #4]
 800101e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	695b      	ldr	r3, [r3, #20]
 8001024:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	431a      	orrs	r2, r3
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	615a      	str	r2, [r3, #20]
}
 8001030:	bf00      	nop
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr

0800103c <LL_ADC_REG_SetSequencerRanks>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
<<<<<<< HEAD
 8001df4:	b480      	push	{r7}
 8001df6:	b087      	sub	sp, #28
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	60f8      	str	r0, [r7, #12]
 8001dfc:	60b9      	str	r1, [r7, #8]
 8001dfe:	607a      	str	r2, [r7, #4]
=======
 800103c:	b480      	push	{r7}
 800103e:	b087      	sub	sp, #28
 8001040:	af00      	add	r7, sp, #0
 8001042:	60f8      	str	r0, [r7, #12]
 8001044:	60b9      	str	r1, [r7, #8]
 8001046:	607a      	str	r2, [r7, #4]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
<<<<<<< HEAD
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	3330      	adds	r3, #48	@ 0x30
 8001e04:	461a      	mov	r2, r3
 8001e06:	68bb      	ldr	r3, [r7, #8]
 8001e08:	0a1b      	lsrs	r3, r3, #8
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	f003 030c 	and.w	r3, r3, #12
 8001e10:	4413      	add	r3, r2
 8001e12:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	f003 031f 	and.w	r3, r3, #31
 8001e1e:	211f      	movs	r1, #31
 8001e20:	fa01 f303 	lsl.w	r3, r1, r3
 8001e24:	43db      	mvns	r3, r3
 8001e26:	401a      	ands	r2, r3
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	0e9b      	lsrs	r3, r3, #26
 8001e2c:	f003 011f 	and.w	r1, r3, #31
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	f003 031f 	and.w	r3, r3, #31
 8001e36:	fa01 f303 	lsl.w	r3, r1, r3
 8001e3a:	431a      	orrs	r2, r3
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	601a      	str	r2, [r3, #0]
=======
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	3330      	adds	r3, #48	@ 0x30
 800104c:	461a      	mov	r2, r3
 800104e:	68bb      	ldr	r3, [r7, #8]
 8001050:	0a1b      	lsrs	r3, r3, #8
 8001052:	009b      	lsls	r3, r3, #2
 8001054:	f003 030c 	and.w	r3, r3, #12
 8001058:	4413      	add	r3, r2
 800105a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	f003 031f 	and.w	r3, r3, #31
 8001066:	211f      	movs	r1, #31
 8001068:	fa01 f303 	lsl.w	r3, r1, r3
 800106c:	43db      	mvns	r3, r3
 800106e:	401a      	ands	r2, r3
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	0e9b      	lsrs	r3, r3, #26
 8001074:	f003 011f 	and.w	r1, r3, #31
 8001078:	68bb      	ldr	r3, [r7, #8]
 800107a:	f003 031f 	and.w	r3, r3, #31
 800107e:	fa01 f303 	lsl.w	r3, r1, r3
 8001082:	431a      	orrs	r2, r3
 8001084:	697b      	ldr	r3, [r7, #20]
 8001086:	601a      	str	r2, [r3, #0]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
<<<<<<< HEAD
 8001e40:	bf00      	nop
 8001e42:	371c      	adds	r7, #28
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr

08001e4c <LL_ADC_SetChannelSamplingTime>:
=======
 8001088:	bf00      	nop
 800108a:	371c      	adds	r7, #28
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr

08001094 <LL_ADC_SetChannelSamplingTime>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
<<<<<<< HEAD
 8001e4c:	b480      	push	{r7}
 8001e4e:	b087      	sub	sp, #28
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	60f8      	str	r0, [r7, #12]
 8001e54:	60b9      	str	r1, [r7, #8]
 8001e56:	607a      	str	r2, [r7, #4]
=======
 8001094:	b480      	push	{r7}
 8001096:	b087      	sub	sp, #28
 8001098:	af00      	add	r7, sp, #0
 800109a:	60f8      	str	r0, [r7, #12]
 800109c:	60b9      	str	r1, [r7, #8]
 800109e:	607a      	str	r2, [r7, #4]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
<<<<<<< HEAD
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	3314      	adds	r3, #20
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	68bb      	ldr	r3, [r7, #8]
 8001e60:	0e5b      	lsrs	r3, r3, #25
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	f003 0304 	and.w	r3, r3, #4
 8001e68:	4413      	add	r3, r2
 8001e6a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	681a      	ldr	r2, [r3, #0]
 8001e70:	68bb      	ldr	r3, [r7, #8]
 8001e72:	0d1b      	lsrs	r3, r3, #20
 8001e74:	f003 031f 	and.w	r3, r3, #31
 8001e78:	2107      	movs	r1, #7
 8001e7a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e7e:	43db      	mvns	r3, r3
 8001e80:	401a      	ands	r2, r3
 8001e82:	68bb      	ldr	r3, [r7, #8]
 8001e84:	0d1b      	lsrs	r3, r3, #20
 8001e86:	f003 031f 	and.w	r3, r3, #31
 8001e8a:	6879      	ldr	r1, [r7, #4]
 8001e8c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e90:	431a      	orrs	r2, r3
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001e96:	bf00      	nop
 8001e98:	371c      	adds	r7, #28
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
	...

08001ea4 <LL_ADC_SetChannelSingleDiff>:
=======
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	3314      	adds	r3, #20
 80010a4:	461a      	mov	r2, r3
 80010a6:	68bb      	ldr	r3, [r7, #8]
 80010a8:	0e5b      	lsrs	r3, r3, #25
 80010aa:	009b      	lsls	r3, r3, #2
 80010ac:	f003 0304 	and.w	r3, r3, #4
 80010b0:	4413      	add	r3, r2
 80010b2:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	68bb      	ldr	r3, [r7, #8]
 80010ba:	0d1b      	lsrs	r3, r3, #20
 80010bc:	f003 031f 	and.w	r3, r3, #31
 80010c0:	2107      	movs	r1, #7
 80010c2:	fa01 f303 	lsl.w	r3, r1, r3
 80010c6:	43db      	mvns	r3, r3
 80010c8:	401a      	ands	r2, r3
 80010ca:	68bb      	ldr	r3, [r7, #8]
 80010cc:	0d1b      	lsrs	r3, r3, #20
 80010ce:	f003 031f 	and.w	r3, r3, #31
 80010d2:	6879      	ldr	r1, [r7, #4]
 80010d4:	fa01 f303 	lsl.w	r3, r1, r3
 80010d8:	431a      	orrs	r2, r3
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80010de:	bf00      	nop
 80010e0:	371c      	adds	r7, #28
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
	...

080010ec <LL_ADC_SetChannelSingleDiff>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
<<<<<<< HEAD
 8001ea4:	b480      	push	{r7}
 8001ea6:	b085      	sub	sp, #20
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	60f8      	str	r0, [r7, #12]
 8001eac:	60b9      	str	r1, [r7, #8]
 8001eae:	607a      	str	r2, [r7, #4]
=======
 80010ec:	b480      	push	{r7}
 80010ee:	b085      	sub	sp, #20
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	60f8      	str	r0, [r7, #12]
 80010f4:	60b9      	str	r1, [r7, #8]
 80010f6:	607a      	str	r2, [r7, #4]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
<<<<<<< HEAD
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001eb6:	68bb      	ldr	r3, [r7, #8]
 8001eb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ebc:	43db      	mvns	r3, r3
 8001ebe:	401a      	ands	r2, r3
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	f003 0318 	and.w	r3, r3, #24
 8001ec6:	4908      	ldr	r1, [pc, #32]	@ (8001ee8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001ec8:	40d9      	lsrs	r1, r3
 8001eca:	68bb      	ldr	r3, [r7, #8]
 8001ecc:	400b      	ands	r3, r1
 8001ece:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ed2:	431a      	orrs	r2, r3
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
=======
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80010fe:	68bb      	ldr	r3, [r7, #8]
 8001100:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001104:	43db      	mvns	r3, r3
 8001106:	401a      	ands	r2, r3
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	f003 0318 	and.w	r3, r3, #24
 800110e:	4908      	ldr	r1, [pc, #32]	@ (8001130 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001110:	40d9      	lsrs	r1, r3
 8001112:	68bb      	ldr	r3, [r7, #8]
 8001114:	400b      	ands	r3, r1
 8001116:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800111a:	431a      	orrs	r2, r3
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
<<<<<<< HEAD
 8001eda:	bf00      	nop
 8001edc:	3714      	adds	r7, #20
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	0007ffff 	.word	0x0007ffff

08001eec <LL_ADC_DisableDeepPowerDown>:
=======
 8001122:	bf00      	nop
 8001124:	3714      	adds	r7, #20
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	0007ffff 	.word	0x0007ffff

08001134 <LL_ADC_DisableDeepPowerDown>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
<<<<<<< HEAD
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
=======
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
<<<<<<< HEAD
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	689b      	ldr	r3, [r3, #8]
 8001ef8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001efc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001f00:	687a      	ldr	r2, [r7, #4]
 8001f02:	6093      	str	r3, [r2, #8]
}
 8001f04:	bf00      	nop
 8001f06:	370c      	adds	r7, #12
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr

08001f10 <LL_ADC_IsDeepPowerDownEnabled>:
=======
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	689b      	ldr	r3, [r3, #8]
 8001140:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001144:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001148:	687a      	ldr	r2, [r7, #4]
 800114a:	6093      	str	r3, [r2, #8]
}
 800114c:	bf00      	nop
 800114e:	370c      	adds	r7, #12
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr

08001158 <LL_ADC_IsDeepPowerDownEnabled>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
<<<<<<< HEAD
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001f20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001f24:	d101      	bne.n	8001f2a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001f26:	2301      	movs	r3, #1
 8001f28:	e000      	b.n	8001f2c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001f2a:	2300      	movs	r3, #0
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr

08001f38 <LL_ADC_EnableInternalRegulator>:
=======
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	689b      	ldr	r3, [r3, #8]
 8001164:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001168:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800116c:	d101      	bne.n	8001172 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800116e:	2301      	movs	r3, #1
 8001170:	e000      	b.n	8001174 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001172:	2300      	movs	r3, #0
}
 8001174:	4618      	mov	r0, r3
 8001176:	370c      	adds	r7, #12
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr

08001180 <LL_ADC_EnableInternalRegulator>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
<<<<<<< HEAD
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
=======
 8001180:	b480      	push	{r7}
 8001182:	b083      	sub	sp, #12
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
<<<<<<< HEAD
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	689b      	ldr	r3, [r3, #8]
 8001f44:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001f48:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001f4c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001f54:	bf00      	nop
 8001f56:	370c      	adds	r7, #12
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr

08001f60 <LL_ADC_IsInternalRegulatorEnabled>:
=======
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	689b      	ldr	r3, [r3, #8]
 800118c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001190:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001194:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800119c:	bf00      	nop
 800119e:	370c      	adds	r7, #12
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr

080011a8 <LL_ADC_IsInternalRegulatorEnabled>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
<<<<<<< HEAD
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	689b      	ldr	r3, [r3, #8]
 8001f6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f70:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001f74:	d101      	bne.n	8001f7a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001f76:	2301      	movs	r3, #1
 8001f78:	e000      	b.n	8001f7c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001f7a:	2300      	movs	r3, #0
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	370c      	adds	r7, #12
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr

08001f88 <LL_ADC_IsEnabled>:
=======
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	689b      	ldr	r3, [r3, #8]
 80011b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80011bc:	d101      	bne.n	80011c2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80011be:	2301      	movs	r3, #1
 80011c0:	e000      	b.n	80011c4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80011c2:	2300      	movs	r3, #0
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	370c      	adds	r7, #12
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr

080011d0 <LL_ADC_IsEnabled>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
<<<<<<< HEAD
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	f003 0301 	and.w	r3, r3, #1
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d101      	bne.n	8001fa0 <LL_ADC_IsEnabled+0x18>
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	e000      	b.n	8001fa2 <LL_ADC_IsEnabled+0x1a>
 8001fa0:	2300      	movs	r3, #0
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	370c      	adds	r7, #12
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr

08001fae <LL_ADC_REG_IsConversionOngoing>:
=======
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	689b      	ldr	r3, [r3, #8]
 80011dc:	f003 0301 	and.w	r3, r3, #1
 80011e0:	2b01      	cmp	r3, #1
 80011e2:	d101      	bne.n	80011e8 <LL_ADC_IsEnabled+0x18>
 80011e4:	2301      	movs	r3, #1
 80011e6:	e000      	b.n	80011ea <LL_ADC_IsEnabled+0x1a>
 80011e8:	2300      	movs	r3, #0
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	370c      	adds	r7, #12
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr

080011f6 <LL_ADC_REG_IsConversionOngoing>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
<<<<<<< HEAD
 8001fae:	b480      	push	{r7}
 8001fb0:	b083      	sub	sp, #12
 8001fb2:	af00      	add	r7, sp, #0
 8001fb4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	f003 0304 	and.w	r3, r3, #4
 8001fbe:	2b04      	cmp	r3, #4
 8001fc0:	d101      	bne.n	8001fc6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e000      	b.n	8001fc8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001fc6:	2300      	movs	r3, #0
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	370c      	adds	r7, #12
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr

08001fd4 <LL_ADC_INJ_IsConversionOngoing>:
=======
 80011f6:	b480      	push	{r7}
 80011f8:	b083      	sub	sp, #12
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	689b      	ldr	r3, [r3, #8]
 8001202:	f003 0304 	and.w	r3, r3, #4
 8001206:	2b04      	cmp	r3, #4
 8001208:	d101      	bne.n	800120e <LL_ADC_REG_IsConversionOngoing+0x18>
 800120a:	2301      	movs	r3, #1
 800120c:	e000      	b.n	8001210 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800120e:	2300      	movs	r3, #0
}
 8001210:	4618      	mov	r0, r3
 8001212:	370c      	adds	r7, #12
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr

0800121c <LL_ADC_INJ_IsConversionOngoing>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
<<<<<<< HEAD
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	689b      	ldr	r3, [r3, #8]
 8001fe0:	f003 0308 	and.w	r3, r3, #8
 8001fe4:	2b08      	cmp	r3, #8
 8001fe6:	d101      	bne.n	8001fec <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001fe8:	2301      	movs	r3, #1
 8001fea:	e000      	b.n	8001fee <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001fec:	2300      	movs	r3, #0
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	370c      	adds	r7, #12
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr
	...

08001ffc <HAL_ADC_Init>:
=======
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	689b      	ldr	r3, [r3, #8]
 8001228:	f003 0308 	and.w	r3, r3, #8
 800122c:	2b08      	cmp	r3, #8
 800122e:	d101      	bne.n	8001234 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001230:	2301      	movs	r3, #1
 8001232:	e000      	b.n	8001236 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001234:	2300      	movs	r3, #0
}
 8001236:	4618      	mov	r0, r3
 8001238:	370c      	adds	r7, #12
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr
	...

08001244 <HAL_ADC_Init>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
<<<<<<< HEAD
 8001ffc:	b590      	push	{r4, r7, lr}
 8001ffe:	b089      	sub	sp, #36	@ 0x24
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002004:	2300      	movs	r3, #0
 8002006:	77fb      	strb	r3, [r7, #31]
=======
 8001244:	b590      	push	{r4, r7, lr}
 8001246:	b089      	sub	sp, #36	@ 0x24
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800124c:	2300      	movs	r3, #0
 800124e:	77fb      	strb	r3, [r7, #31]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
<<<<<<< HEAD
 8002008:	2300      	movs	r3, #0
 800200a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d101      	bne.n	8002016 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	e167      	b.n	80022e6 <HAL_ADC_Init+0x2ea>
=======
 8001250:	2300      	movs	r3, #0
 8001252:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d101      	bne.n	800125e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800125a:	2301      	movs	r3, #1
 800125c:	e167      	b.n	800152e <HAL_ADC_Init+0x2ea>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
<<<<<<< HEAD
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	695b      	ldr	r3, [r3, #20]
 800201a:	2b00      	cmp	r3, #0
=======
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	695b      	ldr	r3, [r3, #20]
 8001262:	2b00      	cmp	r3, #0
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
<<<<<<< HEAD
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002020:	2b00      	cmp	r3, #0
 8002022:	d109      	bne.n	8002038 <HAL_ADC_Init+0x3c>
=======
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001268:	2b00      	cmp	r3, #0
 800126a:	d109      	bne.n	8001280 <HAL_ADC_Init+0x3c>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
<<<<<<< HEAD
 8002024:	6878      	ldr	r0, [r7, #4]
 8002026:	f7ff fc31 	bl	800188c <HAL_ADC_MspInit>
=======
 800126c:	6878      	ldr	r0, [r7, #4]
 800126e:	f7ff fbb3 	bl	80009d8 <HAL_ADC_MspInit>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
<<<<<<< HEAD
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2200      	movs	r2, #0
 800202e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2200      	movs	r2, #0
 8002034:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
=======
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	2200      	movs	r2, #0
 8001276:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2200      	movs	r2, #0
 800127c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
<<<<<<< HEAD
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4618      	mov	r0, r3
 800203e:	f7ff ff67 	bl	8001f10 <LL_ADC_IsDeepPowerDownEnabled>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d004      	beq.n	8002052 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4618      	mov	r0, r3
 800204e:	f7ff ff4d 	bl	8001eec <LL_ADC_DisableDeepPowerDown>
=======
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4618      	mov	r0, r3
 8001286:	f7ff ff67 	bl	8001158 <LL_ADC_IsDeepPowerDownEnabled>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d004      	beq.n	800129a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4618      	mov	r0, r3
 8001296:	f7ff ff4d 	bl	8001134 <LL_ADC_DisableDeepPowerDown>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
<<<<<<< HEAD
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4618      	mov	r0, r3
 8002058:	f7ff ff82 	bl	8001f60 <LL_ADC_IsInternalRegulatorEnabled>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d115      	bne.n	800208e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4618      	mov	r0, r3
 8002068:	f7ff ff66 	bl	8001f38 <LL_ADC_EnableInternalRegulator>
=======
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4618      	mov	r0, r3
 80012a0:	f7ff ff82 	bl	80011a8 <LL_ADC_IsInternalRegulatorEnabled>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d115      	bne.n	80012d6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4618      	mov	r0, r3
 80012b0:	f7ff ff66 	bl	8001180 <LL_ADC_EnableInternalRegulator>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
<<<<<<< HEAD
 800206c:	4ba0      	ldr	r3, [pc, #640]	@ (80022f0 <HAL_ADC_Init+0x2f4>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	099b      	lsrs	r3, r3, #6
 8002072:	4aa0      	ldr	r2, [pc, #640]	@ (80022f4 <HAL_ADC_Init+0x2f8>)
 8002074:	fba2 2303 	umull	r2, r3, r2, r3
 8002078:	099b      	lsrs	r3, r3, #6
 800207a:	3301      	adds	r3, #1
 800207c:	005b      	lsls	r3, r3, #1
 800207e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002080:	e002      	b.n	8002088 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	3b01      	subs	r3, #1
 8002086:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d1f9      	bne.n	8002082 <HAL_ADC_Init+0x86>
=======
 80012b4:	4ba0      	ldr	r3, [pc, #640]	@ (8001538 <HAL_ADC_Init+0x2f4>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	099b      	lsrs	r3, r3, #6
 80012ba:	4aa0      	ldr	r2, [pc, #640]	@ (800153c <HAL_ADC_Init+0x2f8>)
 80012bc:	fba2 2303 	umull	r2, r3, r2, r3
 80012c0:	099b      	lsrs	r3, r3, #6
 80012c2:	3301      	adds	r3, #1
 80012c4:	005b      	lsls	r3, r3, #1
 80012c6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80012c8:	e002      	b.n	80012d0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	3b01      	subs	r3, #1
 80012ce:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d1f9      	bne.n	80012ca <HAL_ADC_Init+0x86>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
<<<<<<< HEAD
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4618      	mov	r0, r3
 8002094:	f7ff ff64 	bl	8001f60 <LL_ADC_IsInternalRegulatorEnabled>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d10d      	bne.n	80020ba <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020a2:	f043 0210 	orr.w	r2, r3, #16
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020ae:	f043 0201 	orr.w	r2, r3, #1
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	77fb      	strb	r3, [r7, #31]
=======
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4618      	mov	r0, r3
 80012dc:	f7ff ff64 	bl	80011a8 <LL_ADC_IsInternalRegulatorEnabled>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d10d      	bne.n	8001302 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012ea:	f043 0210 	orr.w	r2, r3, #16
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012f6:	f043 0201 	orr.w	r2, r3, #1
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	77fb      	strb	r3, [r7, #31]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
<<<<<<< HEAD
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4618      	mov	r0, r3
 80020c0:	f7ff ff75 	bl	8001fae <LL_ADC_REG_IsConversionOngoing>
 80020c4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020ca:	f003 0310 	and.w	r3, r3, #16
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	f040 8100 	bne.w	80022d4 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	f040 80fc 	bne.w	80022d4 <HAL_ADC_Init+0x2d8>
=======
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4618      	mov	r0, r3
 8001308:	f7ff ff75 	bl	80011f6 <LL_ADC_REG_IsConversionOngoing>
 800130c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001312:	f003 0310 	and.w	r3, r3, #16
 8001316:	2b00      	cmp	r3, #0
 8001318:	f040 8100 	bne.w	800151c <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800131c:	697b      	ldr	r3, [r7, #20]
 800131e:	2b00      	cmp	r3, #0
 8001320:	f040 80fc 	bne.w	800151c <HAL_ADC_Init+0x2d8>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
<<<<<<< HEAD
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020e0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80020e4:	f043 0202 	orr.w	r2, r3, #2
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	65da      	str	r2, [r3, #92]	@ 0x5c
=======
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001328:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800132c:	f043 0202 	orr.w	r2, r3, #2
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	65da      	str	r2, [r3, #92]	@ 0x5c
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
<<<<<<< HEAD
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7ff ff49 	bl	8001f88 <LL_ADC_IsEnabled>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d111      	bne.n	8002120 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80020fc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002100:	f7ff ff42 	bl	8001f88 <LL_ADC_IsEnabled>
 8002104:	4604      	mov	r4, r0
 8002106:	487c      	ldr	r0, [pc, #496]	@ (80022f8 <HAL_ADC_Init+0x2fc>)
 8002108:	f7ff ff3e 	bl	8001f88 <LL_ADC_IsEnabled>
 800210c:	4603      	mov	r3, r0
 800210e:	4323      	orrs	r3, r4
 8002110:	2b00      	cmp	r3, #0
 8002112:	d105      	bne.n	8002120 <HAL_ADC_Init+0x124>
=======
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4618      	mov	r0, r3
 800133a:	f7ff ff49 	bl	80011d0 <LL_ADC_IsEnabled>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d111      	bne.n	8001368 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001344:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001348:	f7ff ff42 	bl	80011d0 <LL_ADC_IsEnabled>
 800134c:	4604      	mov	r4, r0
 800134e:	487c      	ldr	r0, [pc, #496]	@ (8001540 <HAL_ADC_Init+0x2fc>)
 8001350:	f7ff ff3e 	bl	80011d0 <LL_ADC_IsEnabled>
 8001354:	4603      	mov	r3, r0
 8001356:	4323      	orrs	r3, r4
 8001358:	2b00      	cmp	r3, #0
 800135a:	d105      	bne.n	8001368 <HAL_ADC_Init+0x124>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
<<<<<<< HEAD
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	4619      	mov	r1, r3
 800211a:	4878      	ldr	r0, [pc, #480]	@ (80022fc <HAL_ADC_Init+0x300>)
 800211c:	f7ff fd98 	bl	8001c50 <LL_ADC_SetCommonClock>
=======
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	4619      	mov	r1, r3
 8001362:	4878      	ldr	r0, [pc, #480]	@ (8001544 <HAL_ADC_Init+0x300>)
 8001364:	f7ff fd98 	bl	8000e98 <LL_ADC_SetCommonClock>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
<<<<<<< HEAD
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	7f5b      	ldrb	r3, [r3, #29]
 8002124:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800212a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002130:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002136:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800213e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002140:	4313      	orrs	r3, r2
 8002142:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800214a:	2b01      	cmp	r3, #1
 800214c:	d106      	bne.n	800215c <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002152:	3b01      	subs	r3, #1
 8002154:	045b      	lsls	r3, r3, #17
 8002156:	69ba      	ldr	r2, [r7, #24]
 8002158:	4313      	orrs	r3, r2
 800215a:	61bb      	str	r3, [r7, #24]
=======
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	7f5b      	ldrb	r3, [r3, #29]
 800136c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001372:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001378:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800137e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001386:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001388:	4313      	orrs	r3, r2
 800138a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001392:	2b01      	cmp	r3, #1
 8001394:	d106      	bne.n	80013a4 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800139a:	3b01      	subs	r3, #1
 800139c:	045b      	lsls	r3, r3, #17
 800139e:	69ba      	ldr	r2, [r7, #24]
 80013a0:	4313      	orrs	r3, r2
 80013a2:	61bb      	str	r3, [r7, #24]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
<<<<<<< HEAD
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002160:	2b00      	cmp	r3, #0
 8002162:	d009      	beq.n	8002178 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002168:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002170:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002172:	69ba      	ldr	r2, [r7, #24]
 8002174:	4313      	orrs	r3, r2
 8002176:	61bb      	str	r3, [r7, #24]
=======
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d009      	beq.n	80013c0 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013b0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80013ba:	69ba      	ldr	r2, [r7, #24]
 80013bc:	4313      	orrs	r3, r2
 80013be:	61bb      	str	r3, [r7, #24]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
<<<<<<< HEAD
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	68da      	ldr	r2, [r3, #12]
 800217e:	4b60      	ldr	r3, [pc, #384]	@ (8002300 <HAL_ADC_Init+0x304>)
 8002180:	4013      	ands	r3, r2
 8002182:	687a      	ldr	r2, [r7, #4]
 8002184:	6812      	ldr	r2, [r2, #0]
 8002186:	69b9      	ldr	r1, [r7, #24]
 8002188:	430b      	orrs	r3, r1
 800218a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	691b      	ldr	r3, [r3, #16]
 8002192:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	430a      	orrs	r2, r1
 80021a0:	611a      	str	r2, [r3, #16]
=======
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	68da      	ldr	r2, [r3, #12]
 80013c6:	4b60      	ldr	r3, [pc, #384]	@ (8001548 <HAL_ADC_Init+0x304>)
 80013c8:	4013      	ands	r3, r2
 80013ca:	687a      	ldr	r2, [r7, #4]
 80013cc:	6812      	ldr	r2, [r2, #0]
 80013ce:	69b9      	ldr	r1, [r7, #24]
 80013d0:	430b      	orrs	r3, r1
 80013d2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	691b      	ldr	r3, [r3, #16]
 80013da:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	430a      	orrs	r2, r1
 80013e8:	611a      	str	r2, [r3, #16]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
<<<<<<< HEAD
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4618      	mov	r0, r3
 80021a8:	f7ff ff14 	bl	8001fd4 <LL_ADC_INJ_IsConversionOngoing>
 80021ac:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d16d      	bne.n	8002290 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d16a      	bne.n	8002290 <HAL_ADC_Init+0x294>
=======
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7ff ff14 	bl	800121c <LL_ADC_INJ_IsConversionOngoing>
 80013f4:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80013f6:	697b      	ldr	r3, [r7, #20]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d16d      	bne.n	80014d8 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80013fc:	693b      	ldr	r3, [r7, #16]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d16a      	bne.n	80014d8 <HAL_ADC_Init+0x294>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
<<<<<<< HEAD
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80021be:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80021c6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80021c8:	4313      	orrs	r3, r2
 80021ca:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	68db      	ldr	r3, [r3, #12]
 80021d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80021d6:	f023 0302 	bic.w	r3, r3, #2
 80021da:	687a      	ldr	r2, [r7, #4]
 80021dc:	6812      	ldr	r2, [r2, #0]
 80021de:	69b9      	ldr	r1, [r7, #24]
 80021e0:	430b      	orrs	r3, r1
 80021e2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	691b      	ldr	r3, [r3, #16]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d017      	beq.n	800221c <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	691a      	ldr	r2, [r3, #16]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80021fa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002204:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002208:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800220c:	687a      	ldr	r2, [r7, #4]
 800220e:	6911      	ldr	r1, [r2, #16]
 8002210:	687a      	ldr	r2, [r7, #4]
 8002212:	6812      	ldr	r2, [r2, #0]
 8002214:	430b      	orrs	r3, r1
 8002216:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800221a:	e013      	b.n	8002244 <HAL_ADC_Init+0x248>
=======
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001406:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800140e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001410:	4313      	orrs	r3, r2
 8001412:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	68db      	ldr	r3, [r3, #12]
 800141a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800141e:	f023 0302 	bic.w	r3, r3, #2
 8001422:	687a      	ldr	r2, [r7, #4]
 8001424:	6812      	ldr	r2, [r2, #0]
 8001426:	69b9      	ldr	r1, [r7, #24]
 8001428:	430b      	orrs	r3, r1
 800142a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	691b      	ldr	r3, [r3, #16]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d017      	beq.n	8001464 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	691a      	ldr	r2, [r3, #16]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001442:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800144c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001450:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001454:	687a      	ldr	r2, [r7, #4]
 8001456:	6911      	ldr	r1, [r2, #16]
 8001458:	687a      	ldr	r2, [r7, #4]
 800145a:	6812      	ldr	r2, [r2, #0]
 800145c:	430b      	orrs	r3, r1
 800145e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8001462:	e013      	b.n	800148c <HAL_ADC_Init+0x248>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
<<<<<<< HEAD
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	691a      	ldr	r2, [r3, #16]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800222a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002234:	687a      	ldr	r2, [r7, #4]
 8002236:	6812      	ldr	r2, [r2, #0]
 8002238:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800223c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002240:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800224a:	2b01      	cmp	r3, #1
 800224c:	d118      	bne.n	8002280 <HAL_ADC_Init+0x284>
=======
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	691a      	ldr	r2, [r3, #16]
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001472:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800147c:	687a      	ldr	r2, [r7, #4]
 800147e:	6812      	ldr	r2, [r2, #0]
 8001480:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001484:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001488:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001492:	2b01      	cmp	r3, #1
 8001494:	d118      	bne.n	80014c8 <HAL_ADC_Init+0x284>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
<<<<<<< HEAD
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	691b      	ldr	r3, [r3, #16]
 8002254:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002258:	f023 0304 	bic.w	r3, r3, #4
 800225c:	687a      	ldr	r2, [r7, #4]
 800225e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002260:	687a      	ldr	r2, [r7, #4]
 8002262:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002264:	4311      	orrs	r1, r2
 8002266:	687a      	ldr	r2, [r7, #4]
 8002268:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800226a:	4311      	orrs	r1, r2
 800226c:	687a      	ldr	r2, [r7, #4]
 800226e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002270:	430a      	orrs	r2, r1
 8002272:	431a      	orrs	r2, r3
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f042 0201 	orr.w	r2, r2, #1
 800227c:	611a      	str	r2, [r3, #16]
 800227e:	e007      	b.n	8002290 <HAL_ADC_Init+0x294>
=======
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	691b      	ldr	r3, [r3, #16]
 800149c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80014a0:	f023 0304 	bic.w	r3, r3, #4
 80014a4:	687a      	ldr	r2, [r7, #4]
 80014a6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80014a8:	687a      	ldr	r2, [r7, #4]
 80014aa:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80014ac:	4311      	orrs	r1, r2
 80014ae:	687a      	ldr	r2, [r7, #4]
 80014b0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80014b2:	4311      	orrs	r1, r2
 80014b4:	687a      	ldr	r2, [r7, #4]
 80014b6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80014b8:	430a      	orrs	r2, r1
 80014ba:	431a      	orrs	r2, r3
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f042 0201 	orr.w	r2, r2, #1
 80014c4:	611a      	str	r2, [r3, #16]
 80014c6:	e007      	b.n	80014d8 <HAL_ADC_Init+0x294>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
<<<<<<< HEAD
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	691a      	ldr	r2, [r3, #16]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f022 0201 	bic.w	r2, r2, #1
 800228e:	611a      	str	r2, [r3, #16]
=======
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	691a      	ldr	r2, [r3, #16]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f022 0201 	bic.w	r2, r2, #1
 80014d6:	611a      	str	r2, [r3, #16]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
<<<<<<< HEAD
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	695b      	ldr	r3, [r3, #20]
 8002294:	2b01      	cmp	r3, #1
 8002296:	d10c      	bne.n	80022b2 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229e:	f023 010f 	bic.w	r1, r3, #15
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6a1b      	ldr	r3, [r3, #32]
 80022a6:	1e5a      	subs	r2, r3, #1
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	430a      	orrs	r2, r1
 80022ae:	631a      	str	r2, [r3, #48]	@ 0x30
 80022b0:	e007      	b.n	80022c2 <HAL_ADC_Init+0x2c6>
=======
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	695b      	ldr	r3, [r3, #20]
 80014dc:	2b01      	cmp	r3, #1
 80014de:	d10c      	bne.n	80014fa <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e6:	f023 010f 	bic.w	r1, r3, #15
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6a1b      	ldr	r3, [r3, #32]
 80014ee:	1e5a      	subs	r2, r3, #1
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	430a      	orrs	r2, r1
 80014f6:	631a      	str	r2, [r3, #48]	@ 0x30
 80014f8:	e007      	b.n	800150a <HAL_ADC_Init+0x2c6>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
<<<<<<< HEAD
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f022 020f 	bic.w	r2, r2, #15
 80022c0:	631a      	str	r2, [r3, #48]	@ 0x30
=======
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f022 020f 	bic.w	r2, r2, #15
 8001508:	631a      	str	r2, [r3, #48]	@ 0x30
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
<<<<<<< HEAD
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022c6:	f023 0303 	bic.w	r3, r3, #3
 80022ca:	f043 0201 	orr.w	r2, r3, #1
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80022d2:	e007      	b.n	80022e4 <HAL_ADC_Init+0x2e8>
=======
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800150e:	f023 0303 	bic.w	r3, r3, #3
 8001512:	f043 0201 	orr.w	r2, r3, #1
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	65da      	str	r2, [r3, #92]	@ 0x5c
 800151a:	e007      	b.n	800152c <HAL_ADC_Init+0x2e8>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
<<<<<<< HEAD
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022d8:	f043 0210 	orr.w	r2, r3, #16
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80022e0:	2301      	movs	r3, #1
 80022e2:	77fb      	strb	r3, [r7, #31]
=======
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001520:	f043 0210 	orr.w	r2, r3, #16
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001528:	2301      	movs	r3, #1
 800152a:	77fb      	strb	r3, [r7, #31]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /* Return function status */
  return tmp_hal_status;
<<<<<<< HEAD
 80022e4:	7ffb      	ldrb	r3, [r7, #31]
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3724      	adds	r7, #36	@ 0x24
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd90      	pop	{r4, r7, pc}
 80022ee:	bf00      	nop
 80022f0:	20000004 	.word	0x20000004
 80022f4:	053e2d63 	.word	0x053e2d63
 80022f8:	50000100 	.word	0x50000100
 80022fc:	50000300 	.word	0x50000300
 8002300:	fff04007 	.word	0xfff04007

08002304 <HAL_ADC_ConfigChannel>:
=======
 800152c:	7ffb      	ldrb	r3, [r7, #31]
}
 800152e:	4618      	mov	r0, r3
 8001530:	3724      	adds	r7, #36	@ 0x24
 8001532:	46bd      	mov	sp, r7
 8001534:	bd90      	pop	{r4, r7, pc}
 8001536:	bf00      	nop
 8001538:	20000000 	.word	0x20000000
 800153c:	053e2d63 	.word	0x053e2d63
 8001540:	50000100 	.word	0x50000100
 8001544:	50000300 	.word	0x50000300
 8001548:	fff04007 	.word	0xfff04007

0800154c <HAL_ADC_ConfigChannel>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
<<<<<<< HEAD
 8002304:	b580      	push	{r7, lr}
 8002306:	b0b6      	sub	sp, #216	@ 0xd8
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
 800230c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800230e:	2300      	movs	r3, #0
 8002310:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002314:	2300      	movs	r3, #0
 8002316:	60fb      	str	r3, [r7, #12]
=======
 800154c:	b580      	push	{r7, lr}
 800154e:	b0b6      	sub	sp, #216	@ 0xd8
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
 8001554:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001556:	2300      	movs	r3, #0
 8001558:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800155c:	2300      	movs	r3, #0
 800155e:	60fb      	str	r3, [r7, #12]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
<<<<<<< HEAD
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800231e:	2b01      	cmp	r3, #1
 8002320:	d101      	bne.n	8002326 <HAL_ADC_ConfigChannel+0x22>
 8002322:	2302      	movs	r3, #2
 8002324:	e3c8      	b.n	8002ab8 <HAL_ADC_ConfigChannel+0x7b4>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2201      	movs	r2, #1
 800232a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
=======
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001566:	2b01      	cmp	r3, #1
 8001568:	d101      	bne.n	800156e <HAL_ADC_ConfigChannel+0x22>
 800156a:	2302      	movs	r3, #2
 800156c:	e3c8      	b.n	8001d00 <HAL_ADC_ConfigChannel+0x7b4>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2201      	movs	r2, #1
 8001572:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
<<<<<<< HEAD
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4618      	mov	r0, r3
 8002334:	f7ff fe3b 	bl	8001fae <LL_ADC_REG_IsConversionOngoing>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	f040 83ad 	bne.w	8002a9a <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6818      	ldr	r0, [r3, #0]
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	6859      	ldr	r1, [r3, #4]
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	461a      	mov	r2, r3
 800234e:	f7ff fd51 	bl	8001df4 <LL_ADC_REG_SetSequencerRanks>
=======
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4618      	mov	r0, r3
 800157c:	f7ff fe3b 	bl	80011f6 <LL_ADC_REG_IsConversionOngoing>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	f040 83ad 	bne.w	8001ce2 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6818      	ldr	r0, [r3, #0]
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	6859      	ldr	r1, [r3, #4]
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	461a      	mov	r2, r3
 8001596:	f7ff fd51 	bl	800103c <LL_ADC_REG_SetSequencerRanks>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
<<<<<<< HEAD
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4618      	mov	r0, r3
 8002358:	f7ff fe29 	bl	8001fae <LL_ADC_REG_IsConversionOngoing>
 800235c:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4618      	mov	r0, r3
 8002366:	f7ff fe35 	bl	8001fd4 <LL_ADC_INJ_IsConversionOngoing>
 800236a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800236e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002372:	2b00      	cmp	r3, #0
 8002374:	f040 81d9 	bne.w	800272a <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002378:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800237c:	2b00      	cmp	r3, #0
 800237e:	f040 81d4 	bne.w	800272a <HAL_ADC_ConfigChannel+0x426>
=======
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4618      	mov	r0, r3
 80015a0:	f7ff fe29 	bl	80011f6 <LL_ADC_REG_IsConversionOngoing>
 80015a4:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4618      	mov	r0, r3
 80015ae:	f7ff fe35 	bl	800121c <LL_ADC_INJ_IsConversionOngoing>
 80015b2:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80015b6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	f040 81d9 	bne.w	8001972 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80015c0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	f040 81d4 	bne.w	8001972 <HAL_ADC_ConfigChannel+0x426>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
<<<<<<< HEAD
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800238a:	d10f      	bne.n	80023ac <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6818      	ldr	r0, [r3, #0]
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	2200      	movs	r2, #0
 8002396:	4619      	mov	r1, r3
 8002398:	f7ff fd58 	bl	8001e4c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80023a4:	4618      	mov	r0, r3
 80023a6:	f7ff fd12 	bl	8001dce <LL_ADC_SetSamplingTimeCommonConfig>
 80023aa:	e00e      	b.n	80023ca <HAL_ADC_ConfigChannel+0xc6>
=======
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80015d2:	d10f      	bne.n	80015f4 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6818      	ldr	r0, [r3, #0]
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	2200      	movs	r2, #0
 80015de:	4619      	mov	r1, r3
 80015e0:	f7ff fd58 	bl	8001094 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80015ec:	4618      	mov	r0, r3
 80015ee:	f7ff fd12 	bl	8001016 <LL_ADC_SetSamplingTimeCommonConfig>
 80015f2:	e00e      	b.n	8001612 <HAL_ADC_ConfigChannel+0xc6>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
<<<<<<< HEAD
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6818      	ldr	r0, [r3, #0]
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	6819      	ldr	r1, [r3, #0]
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	689b      	ldr	r3, [r3, #8]
 80023b8:	461a      	mov	r2, r3
 80023ba:	f7ff fd47 	bl	8001e4c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	2100      	movs	r1, #0
 80023c4:	4618      	mov	r0, r3
 80023c6:	f7ff fd02 	bl	8001dce <LL_ADC_SetSamplingTimeCommonConfig>
=======
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6818      	ldr	r0, [r3, #0]
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	6819      	ldr	r1, [r3, #0]
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	461a      	mov	r2, r3
 8001602:	f7ff fd47 	bl	8001094 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	2100      	movs	r1, #0
 800160c:	4618      	mov	r0, r3
 800160e:	f7ff fd02 	bl	8001016 <LL_ADC_SetSamplingTimeCommonConfig>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
<<<<<<< HEAD
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	695a      	ldr	r2, [r3, #20]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	08db      	lsrs	r3, r3, #3
 80023d6:	f003 0303 	and.w	r3, r3, #3
 80023da:	005b      	lsls	r3, r3, #1
 80023dc:	fa02 f303 	lsl.w	r3, r2, r3
 80023e0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	691b      	ldr	r3, [r3, #16]
 80023e8:	2b04      	cmp	r3, #4
 80023ea:	d022      	beq.n	8002432 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6818      	ldr	r0, [r3, #0]
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	6919      	ldr	r1, [r3, #16]
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80023fc:	f7ff fc5c 	bl	8001cb8 <LL_ADC_SetOffset>
=======
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	695a      	ldr	r2, [r3, #20]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	68db      	ldr	r3, [r3, #12]
 800161c:	08db      	lsrs	r3, r3, #3
 800161e:	f003 0303 	and.w	r3, r3, #3
 8001622:	005b      	lsls	r3, r3, #1
 8001624:	fa02 f303 	lsl.w	r3, r2, r3
 8001628:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	691b      	ldr	r3, [r3, #16]
 8001630:	2b04      	cmp	r3, #4
 8001632:	d022      	beq.n	800167a <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6818      	ldr	r0, [r3, #0]
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	6919      	ldr	r1, [r3, #16]
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001644:	f7ff fc5c 	bl	8000f00 <LL_ADC_SetOffset>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
<<<<<<< HEAD
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6818      	ldr	r0, [r3, #0]
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	6919      	ldr	r1, [r3, #16]
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	699b      	ldr	r3, [r3, #24]
 800240c:	461a      	mov	r2, r3
 800240e:	f7ff fca8 	bl	8001d62 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6818      	ldr	r0, [r3, #0]
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800241e:	2b01      	cmp	r3, #1
 8002420:	d102      	bne.n	8002428 <HAL_ADC_ConfigChannel+0x124>
 8002422:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002426:	e000      	b.n	800242a <HAL_ADC_ConfigChannel+0x126>
 8002428:	2300      	movs	r3, #0
 800242a:	461a      	mov	r2, r3
 800242c:	f7ff fcb4 	bl	8001d98 <LL_ADC_SetOffsetSaturation>
 8002430:	e17b      	b.n	800272a <HAL_ADC_ConfigChannel+0x426>
=======
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6818      	ldr	r0, [r3, #0]
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	6919      	ldr	r1, [r3, #16]
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	699b      	ldr	r3, [r3, #24]
 8001654:	461a      	mov	r2, r3
 8001656:	f7ff fca8 	bl	8000faa <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6818      	ldr	r0, [r3, #0]
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001666:	2b01      	cmp	r3, #1
 8001668:	d102      	bne.n	8001670 <HAL_ADC_ConfigChannel+0x124>
 800166a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800166e:	e000      	b.n	8001672 <HAL_ADC_ConfigChannel+0x126>
 8001670:	2300      	movs	r3, #0
 8001672:	461a      	mov	r2, r3
 8001674:	f7ff fcb4 	bl	8000fe0 <LL_ADC_SetOffsetSaturation>
 8001678:	e17b      	b.n	8001972 <HAL_ADC_ConfigChannel+0x426>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
<<<<<<< HEAD
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	2100      	movs	r1, #0
 8002438:	4618      	mov	r0, r3
 800243a:	f7ff fc61 	bl	8001d00 <LL_ADC_GetOffsetChannel>
 800243e:	4603      	mov	r3, r0
 8002440:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002444:	2b00      	cmp	r3, #0
 8002446:	d10a      	bne.n	800245e <HAL_ADC_ConfigChannel+0x15a>
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	2100      	movs	r1, #0
 800244e:	4618      	mov	r0, r3
 8002450:	f7ff fc56 	bl	8001d00 <LL_ADC_GetOffsetChannel>
 8002454:	4603      	mov	r3, r0
 8002456:	0e9b      	lsrs	r3, r3, #26
 8002458:	f003 021f 	and.w	r2, r3, #31
 800245c:	e01e      	b.n	800249c <HAL_ADC_ConfigChannel+0x198>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	2100      	movs	r1, #0
 8002464:	4618      	mov	r0, r3
 8002466:	f7ff fc4b 	bl	8001d00 <LL_ADC_GetOffsetChannel>
 800246a:	4603      	mov	r3, r0
 800246c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
=======
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	2100      	movs	r1, #0
 8001680:	4618      	mov	r0, r3
 8001682:	f7ff fc61 	bl	8000f48 <LL_ADC_GetOffsetChannel>
 8001686:	4603      	mov	r3, r0
 8001688:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800168c:	2b00      	cmp	r3, #0
 800168e:	d10a      	bne.n	80016a6 <HAL_ADC_ConfigChannel+0x15a>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	2100      	movs	r1, #0
 8001696:	4618      	mov	r0, r3
 8001698:	f7ff fc56 	bl	8000f48 <LL_ADC_GetOffsetChannel>
 800169c:	4603      	mov	r3, r0
 800169e:	0e9b      	lsrs	r3, r3, #26
 80016a0:	f003 021f 	and.w	r2, r3, #31
 80016a4:	e01e      	b.n	80016e4 <HAL_ADC_ConfigChannel+0x198>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	2100      	movs	r1, #0
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7ff fc4b 	bl	8000f48 <LL_ADC_GetOffsetChannel>
 80016b2:	4603      	mov	r3, r0
 80016b4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
<<<<<<< HEAD
 8002470:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002474:	fa93 f3a3 	rbit	r3, r3
 8002478:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
=======
 80016b8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80016bc:	fa93 f3a3 	rbit	r3, r3
 80016c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
<<<<<<< HEAD
 800247c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002480:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
=======
 80016c4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80016c8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
<<<<<<< HEAD
 8002484:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002488:	2b00      	cmp	r3, #0
 800248a:	d101      	bne.n	8002490 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 800248c:	2320      	movs	r3, #32
 800248e:	e004      	b.n	800249a <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8002490:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002494:	fab3 f383 	clz	r3, r3
 8002498:	b2db      	uxtb	r3, r3
 800249a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d105      	bne.n	80024b4 <HAL_ADC_ConfigChannel+0x1b0>
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	0e9b      	lsrs	r3, r3, #26
 80024ae:	f003 031f 	and.w	r3, r3, #31
 80024b2:	e018      	b.n	80024e6 <HAL_ADC_ConfigChannel+0x1e2>
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024bc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80024c0:	fa93 f3a3 	rbit	r3, r3
 80024c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80024c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80024cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80024d0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d101      	bne.n	80024dc <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 80024d8:	2320      	movs	r3, #32
 80024da:	e004      	b.n	80024e6 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80024dc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80024e0:	fab3 f383 	clz	r3, r3
 80024e4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80024e6:	429a      	cmp	r2, r3
 80024e8:	d106      	bne.n	80024f8 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	2200      	movs	r2, #0
 80024f0:	2100      	movs	r1, #0
 80024f2:	4618      	mov	r0, r3
 80024f4:	f7ff fc1a 	bl	8001d2c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	2101      	movs	r1, #1
 80024fe:	4618      	mov	r0, r3
 8002500:	f7ff fbfe 	bl	8001d00 <LL_ADC_GetOffsetChannel>
 8002504:	4603      	mov	r3, r0
 8002506:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800250a:	2b00      	cmp	r3, #0
 800250c:	d10a      	bne.n	8002524 <HAL_ADC_ConfigChannel+0x220>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	2101      	movs	r1, #1
 8002514:	4618      	mov	r0, r3
 8002516:	f7ff fbf3 	bl	8001d00 <LL_ADC_GetOffsetChannel>
 800251a:	4603      	mov	r3, r0
 800251c:	0e9b      	lsrs	r3, r3, #26
 800251e:	f003 021f 	and.w	r2, r3, #31
 8002522:	e01e      	b.n	8002562 <HAL_ADC_ConfigChannel+0x25e>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2101      	movs	r1, #1
 800252a:	4618      	mov	r0, r3
 800252c:	f7ff fbe8 	bl	8001d00 <LL_ADC_GetOffsetChannel>
 8002530:	4603      	mov	r3, r0
 8002532:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002536:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800253a:	fa93 f3a3 	rbit	r3, r3
 800253e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002542:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002546:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800254a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800254e:	2b00      	cmp	r3, #0
 8002550:	d101      	bne.n	8002556 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8002552:	2320      	movs	r3, #32
 8002554:	e004      	b.n	8002560 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8002556:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800255a:	fab3 f383 	clz	r3, r3
 800255e:	b2db      	uxtb	r3, r3
 8002560:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800256a:	2b00      	cmp	r3, #0
 800256c:	d105      	bne.n	800257a <HAL_ADC_ConfigChannel+0x276>
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	0e9b      	lsrs	r3, r3, #26
 8002574:	f003 031f 	and.w	r3, r3, #31
 8002578:	e018      	b.n	80025ac <HAL_ADC_ConfigChannel+0x2a8>
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002582:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002586:	fa93 f3a3 	rbit	r3, r3
 800258a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800258e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002592:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002596:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800259a:	2b00      	cmp	r3, #0
 800259c:	d101      	bne.n	80025a2 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 800259e:	2320      	movs	r3, #32
 80025a0:	e004      	b.n	80025ac <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 80025a2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80025a6:	fab3 f383 	clz	r3, r3
 80025aa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d106      	bne.n	80025be <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	2200      	movs	r2, #0
 80025b6:	2101      	movs	r1, #1
 80025b8:	4618      	mov	r0, r3
 80025ba:	f7ff fbb7 	bl	8001d2c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	2102      	movs	r1, #2
 80025c4:	4618      	mov	r0, r3
 80025c6:	f7ff fb9b 	bl	8001d00 <LL_ADC_GetOffsetChannel>
 80025ca:	4603      	mov	r3, r0
 80025cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d10a      	bne.n	80025ea <HAL_ADC_ConfigChannel+0x2e6>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	2102      	movs	r1, #2
 80025da:	4618      	mov	r0, r3
 80025dc:	f7ff fb90 	bl	8001d00 <LL_ADC_GetOffsetChannel>
 80025e0:	4603      	mov	r3, r0
 80025e2:	0e9b      	lsrs	r3, r3, #26
 80025e4:	f003 021f 	and.w	r2, r3, #31
 80025e8:	e01e      	b.n	8002628 <HAL_ADC_ConfigChannel+0x324>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	2102      	movs	r1, #2
 80025f0:	4618      	mov	r0, r3
 80025f2:	f7ff fb85 	bl	8001d00 <LL_ADC_GetOffsetChannel>
 80025f6:	4603      	mov	r3, r0
 80025f8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002600:	fa93 f3a3 	rbit	r3, r3
 8002604:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002608:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800260c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002610:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002614:	2b00      	cmp	r3, #0
 8002616:	d101      	bne.n	800261c <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8002618:	2320      	movs	r3, #32
 800261a:	e004      	b.n	8002626 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 800261c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002620:	fab3 f383 	clz	r3, r3
 8002624:	b2db      	uxtb	r3, r3
 8002626:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002630:	2b00      	cmp	r3, #0
 8002632:	d105      	bne.n	8002640 <HAL_ADC_ConfigChannel+0x33c>
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	0e9b      	lsrs	r3, r3, #26
 800263a:	f003 031f 	and.w	r3, r3, #31
 800263e:	e016      	b.n	800266e <HAL_ADC_ConfigChannel+0x36a>
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002648:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800264c:	fa93 f3a3 	rbit	r3, r3
 8002650:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002652:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002654:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002658:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800265c:	2b00      	cmp	r3, #0
 800265e:	d101      	bne.n	8002664 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8002660:	2320      	movs	r3, #32
 8002662:	e004      	b.n	800266e <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8002664:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002668:	fab3 f383 	clz	r3, r3
 800266c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800266e:	429a      	cmp	r2, r3
 8002670:	d106      	bne.n	8002680 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	2200      	movs	r2, #0
 8002678:	2102      	movs	r1, #2
 800267a:	4618      	mov	r0, r3
 800267c:	f7ff fb56 	bl	8001d2c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	2103      	movs	r1, #3
 8002686:	4618      	mov	r0, r3
 8002688:	f7ff fb3a 	bl	8001d00 <LL_ADC_GetOffsetChannel>
 800268c:	4603      	mov	r3, r0
 800268e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002692:	2b00      	cmp	r3, #0
 8002694:	d10a      	bne.n	80026ac <HAL_ADC_ConfigChannel+0x3a8>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	2103      	movs	r1, #3
 800269c:	4618      	mov	r0, r3
 800269e:	f7ff fb2f 	bl	8001d00 <LL_ADC_GetOffsetChannel>
 80026a2:	4603      	mov	r3, r0
 80026a4:	0e9b      	lsrs	r3, r3, #26
 80026a6:	f003 021f 	and.w	r2, r3, #31
 80026aa:	e017      	b.n	80026dc <HAL_ADC_ConfigChannel+0x3d8>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	2103      	movs	r1, #3
 80026b2:	4618      	mov	r0, r3
 80026b4:	f7ff fb24 	bl	8001d00 <LL_ADC_GetOffsetChannel>
 80026b8:	4603      	mov	r3, r0
 80026ba:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026bc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80026be:	fa93 f3a3 	rbit	r3, r3
 80026c2:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80026c4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80026c6:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80026c8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d101      	bne.n	80026d2 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80026ce:	2320      	movs	r3, #32
 80026d0:	e003      	b.n	80026da <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80026d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80026d4:	fab3 f383 	clz	r3, r3
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d105      	bne.n	80026f4 <HAL_ADC_ConfigChannel+0x3f0>
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	0e9b      	lsrs	r3, r3, #26
 80026ee:	f003 031f 	and.w	r3, r3, #31
 80026f2:	e011      	b.n	8002718 <HAL_ADC_ConfigChannel+0x414>
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026fa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80026fc:	fa93 f3a3 	rbit	r3, r3
 8002700:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002702:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002704:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002706:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002708:	2b00      	cmp	r3, #0
 800270a:	d101      	bne.n	8002710 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 800270c:	2320      	movs	r3, #32
 800270e:	e003      	b.n	8002718 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8002710:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002712:	fab3 f383 	clz	r3, r3
 8002716:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002718:	429a      	cmp	r2, r3
 800271a:	d106      	bne.n	800272a <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	2200      	movs	r2, #0
 8002722:	2103      	movs	r1, #3
 8002724:	4618      	mov	r0, r3
 8002726:	f7ff fb01 	bl	8001d2c <LL_ADC_SetOffsetState>
=======
 80016cc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d101      	bne.n	80016d8 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80016d4:	2320      	movs	r3, #32
 80016d6:	e004      	b.n	80016e2 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80016d8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80016dc:	fab3 f383 	clz	r3, r3
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d105      	bne.n	80016fc <HAL_ADC_ConfigChannel+0x1b0>
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	0e9b      	lsrs	r3, r3, #26
 80016f6:	f003 031f 	and.w	r3, r3, #31
 80016fa:	e018      	b.n	800172e <HAL_ADC_ConfigChannel+0x1e2>
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001704:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001708:	fa93 f3a3 	rbit	r3, r3
 800170c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8001710:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001714:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8001718:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800171c:	2b00      	cmp	r3, #0
 800171e:	d101      	bne.n	8001724 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8001720:	2320      	movs	r3, #32
 8001722:	e004      	b.n	800172e <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8001724:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001728:	fab3 f383 	clz	r3, r3
 800172c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800172e:	429a      	cmp	r2, r3
 8001730:	d106      	bne.n	8001740 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	2200      	movs	r2, #0
 8001738:	2100      	movs	r1, #0
 800173a:	4618      	mov	r0, r3
 800173c:	f7ff fc1a 	bl	8000f74 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	2101      	movs	r1, #1
 8001746:	4618      	mov	r0, r3
 8001748:	f7ff fbfe 	bl	8000f48 <LL_ADC_GetOffsetChannel>
 800174c:	4603      	mov	r3, r0
 800174e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001752:	2b00      	cmp	r3, #0
 8001754:	d10a      	bne.n	800176c <HAL_ADC_ConfigChannel+0x220>
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	2101      	movs	r1, #1
 800175c:	4618      	mov	r0, r3
 800175e:	f7ff fbf3 	bl	8000f48 <LL_ADC_GetOffsetChannel>
 8001762:	4603      	mov	r3, r0
 8001764:	0e9b      	lsrs	r3, r3, #26
 8001766:	f003 021f 	and.w	r2, r3, #31
 800176a:	e01e      	b.n	80017aa <HAL_ADC_ConfigChannel+0x25e>
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2101      	movs	r1, #1
 8001772:	4618      	mov	r0, r3
 8001774:	f7ff fbe8 	bl	8000f48 <LL_ADC_GetOffsetChannel>
 8001778:	4603      	mov	r3, r0
 800177a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800177e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001782:	fa93 f3a3 	rbit	r3, r3
 8001786:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800178a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800178e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8001792:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001796:	2b00      	cmp	r3, #0
 8001798:	d101      	bne.n	800179e <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 800179a:	2320      	movs	r3, #32
 800179c:	e004      	b.n	80017a8 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 800179e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80017a2:	fab3 f383 	clz	r3, r3
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d105      	bne.n	80017c2 <HAL_ADC_ConfigChannel+0x276>
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	0e9b      	lsrs	r3, r3, #26
 80017bc:	f003 031f 	and.w	r3, r3, #31
 80017c0:	e018      	b.n	80017f4 <HAL_ADC_ConfigChannel+0x2a8>
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ca:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80017ce:	fa93 f3a3 	rbit	r3, r3
 80017d2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80017d6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80017da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80017de:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d101      	bne.n	80017ea <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 80017e6:	2320      	movs	r3, #32
 80017e8:	e004      	b.n	80017f4 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 80017ea:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80017ee:	fab3 f383 	clz	r3, r3
 80017f2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80017f4:	429a      	cmp	r2, r3
 80017f6:	d106      	bne.n	8001806 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	2200      	movs	r2, #0
 80017fe:	2101      	movs	r1, #1
 8001800:	4618      	mov	r0, r3
 8001802:	f7ff fbb7 	bl	8000f74 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	2102      	movs	r1, #2
 800180c:	4618      	mov	r0, r3
 800180e:	f7ff fb9b 	bl	8000f48 <LL_ADC_GetOffsetChannel>
 8001812:	4603      	mov	r3, r0
 8001814:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001818:	2b00      	cmp	r3, #0
 800181a:	d10a      	bne.n	8001832 <HAL_ADC_ConfigChannel+0x2e6>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	2102      	movs	r1, #2
 8001822:	4618      	mov	r0, r3
 8001824:	f7ff fb90 	bl	8000f48 <LL_ADC_GetOffsetChannel>
 8001828:	4603      	mov	r3, r0
 800182a:	0e9b      	lsrs	r3, r3, #26
 800182c:	f003 021f 	and.w	r2, r3, #31
 8001830:	e01e      	b.n	8001870 <HAL_ADC_ConfigChannel+0x324>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	2102      	movs	r1, #2
 8001838:	4618      	mov	r0, r3
 800183a:	f7ff fb85 	bl	8000f48 <LL_ADC_GetOffsetChannel>
 800183e:	4603      	mov	r3, r0
 8001840:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001844:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001848:	fa93 f3a3 	rbit	r3, r3
 800184c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8001850:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001854:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8001858:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800185c:	2b00      	cmp	r3, #0
 800185e:	d101      	bne.n	8001864 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8001860:	2320      	movs	r3, #32
 8001862:	e004      	b.n	800186e <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8001864:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001868:	fab3 f383 	clz	r3, r3
 800186c:	b2db      	uxtb	r3, r3
 800186e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001878:	2b00      	cmp	r3, #0
 800187a:	d105      	bne.n	8001888 <HAL_ADC_ConfigChannel+0x33c>
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	0e9b      	lsrs	r3, r3, #26
 8001882:	f003 031f 	and.w	r3, r3, #31
 8001886:	e016      	b.n	80018b6 <HAL_ADC_ConfigChannel+0x36a>
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001890:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001894:	fa93 f3a3 	rbit	r3, r3
 8001898:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800189a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800189c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80018a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d101      	bne.n	80018ac <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80018a8:	2320      	movs	r3, #32
 80018aa:	e004      	b.n	80018b6 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80018ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80018b0:	fab3 f383 	clz	r3, r3
 80018b4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80018b6:	429a      	cmp	r2, r3
 80018b8:	d106      	bne.n	80018c8 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	2200      	movs	r2, #0
 80018c0:	2102      	movs	r1, #2
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff fb56 	bl	8000f74 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	2103      	movs	r1, #3
 80018ce:	4618      	mov	r0, r3
 80018d0:	f7ff fb3a 	bl	8000f48 <LL_ADC_GetOffsetChannel>
 80018d4:	4603      	mov	r3, r0
 80018d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d10a      	bne.n	80018f4 <HAL_ADC_ConfigChannel+0x3a8>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	2103      	movs	r1, #3
 80018e4:	4618      	mov	r0, r3
 80018e6:	f7ff fb2f 	bl	8000f48 <LL_ADC_GetOffsetChannel>
 80018ea:	4603      	mov	r3, r0
 80018ec:	0e9b      	lsrs	r3, r3, #26
 80018ee:	f003 021f 	and.w	r2, r3, #31
 80018f2:	e017      	b.n	8001924 <HAL_ADC_ConfigChannel+0x3d8>
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	2103      	movs	r1, #3
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7ff fb24 	bl	8000f48 <LL_ADC_GetOffsetChannel>
 8001900:	4603      	mov	r3, r0
 8001902:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001904:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001906:	fa93 f3a3 	rbit	r3, r3
 800190a:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800190c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800190e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8001910:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001912:	2b00      	cmp	r3, #0
 8001914:	d101      	bne.n	800191a <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8001916:	2320      	movs	r3, #32
 8001918:	e003      	b.n	8001922 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 800191a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800191c:	fab3 f383 	clz	r3, r3
 8001920:	b2db      	uxtb	r3, r3
 8001922:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800192c:	2b00      	cmp	r3, #0
 800192e:	d105      	bne.n	800193c <HAL_ADC_ConfigChannel+0x3f0>
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	0e9b      	lsrs	r3, r3, #26
 8001936:	f003 031f 	and.w	r3, r3, #31
 800193a:	e011      	b.n	8001960 <HAL_ADC_ConfigChannel+0x414>
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001942:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001944:	fa93 f3a3 	rbit	r3, r3
 8001948:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800194a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800194c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800194e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001950:	2b00      	cmp	r3, #0
 8001952:	d101      	bne.n	8001958 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8001954:	2320      	movs	r3, #32
 8001956:	e003      	b.n	8001960 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8001958:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800195a:	fab3 f383 	clz	r3, r3
 800195e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001960:	429a      	cmp	r2, r3
 8001962:	d106      	bne.n	8001972 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	2200      	movs	r2, #0
 800196a:	2103      	movs	r1, #3
 800196c:	4618      	mov	r0, r3
 800196e:	f7ff fb01 	bl	8000f74 <LL_ADC_SetOffsetState>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
<<<<<<< HEAD
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4618      	mov	r0, r3
 8002730:	f7ff fc2a 	bl	8001f88 <LL_ADC_IsEnabled>
 8002734:	4603      	mov	r3, r0
 8002736:	2b00      	cmp	r3, #0
 8002738:	f040 8140 	bne.w	80029bc <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6818      	ldr	r0, [r3, #0]
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	6819      	ldr	r1, [r3, #0]
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	461a      	mov	r2, r3
 800274a:	f7ff fbab 	bl	8001ea4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	4a8f      	ldr	r2, [pc, #572]	@ (8002990 <HAL_ADC_ConfigChannel+0x68c>)
 8002754:	4293      	cmp	r3, r2
 8002756:	f040 8131 	bne.w	80029bc <HAL_ADC_ConfigChannel+0x6b8>
=======
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4618      	mov	r0, r3
 8001978:	f7ff fc2a 	bl	80011d0 <LL_ADC_IsEnabled>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	f040 8140 	bne.w	8001c04 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6818      	ldr	r0, [r3, #0]
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	6819      	ldr	r1, [r3, #0]
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	68db      	ldr	r3, [r3, #12]
 8001990:	461a      	mov	r2, r3
 8001992:	f7ff fbab 	bl	80010ec <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	68db      	ldr	r3, [r3, #12]
 800199a:	4a8f      	ldr	r2, [pc, #572]	@ (8001bd8 <HAL_ADC_ConfigChannel+0x68c>)
 800199c:	4293      	cmp	r3, r2
 800199e:	f040 8131 	bne.w	8001c04 <HAL_ADC_ConfigChannel+0x6b8>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
<<<<<<< HEAD
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002766:	2b00      	cmp	r3, #0
 8002768:	d10b      	bne.n	8002782 <HAL_ADC_ConfigChannel+0x47e>
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	0e9b      	lsrs	r3, r3, #26
 8002770:	3301      	adds	r3, #1
 8002772:	f003 031f 	and.w	r3, r3, #31
 8002776:	2b09      	cmp	r3, #9
 8002778:	bf94      	ite	ls
 800277a:	2301      	movls	r3, #1
 800277c:	2300      	movhi	r3, #0
 800277e:	b2db      	uxtb	r3, r3
 8002780:	e019      	b.n	80027b6 <HAL_ADC_ConfigChannel+0x4b2>
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002788:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800278a:	fa93 f3a3 	rbit	r3, r3
 800278e:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002790:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002792:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002794:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002796:	2b00      	cmp	r3, #0
 8002798:	d101      	bne.n	800279e <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800279a:	2320      	movs	r3, #32
 800279c:	e003      	b.n	80027a6 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 800279e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80027a0:	fab3 f383 	clz	r3, r3
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	3301      	adds	r3, #1
 80027a8:	f003 031f 	and.w	r3, r3, #31
 80027ac:	2b09      	cmp	r3, #9
 80027ae:	bf94      	ite	ls
 80027b0:	2301      	movls	r3, #1
 80027b2:	2300      	movhi	r3, #0
 80027b4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d079      	beq.n	80028ae <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d107      	bne.n	80027d6 <HAL_ADC_ConfigChannel+0x4d2>
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	0e9b      	lsrs	r3, r3, #26
 80027cc:	3301      	adds	r3, #1
 80027ce:	069b      	lsls	r3, r3, #26
 80027d0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80027d4:	e015      	b.n	8002802 <HAL_ADC_ConfigChannel+0x4fe>
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80027de:	fa93 f3a3 	rbit	r3, r3
 80027e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80027e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80027e6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80027e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d101      	bne.n	80027f2 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80027ee:	2320      	movs	r3, #32
 80027f0:	e003      	b.n	80027fa <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80027f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027f4:	fab3 f383 	clz	r3, r3
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	3301      	adds	r3, #1
 80027fc:	069b      	lsls	r3, r3, #26
 80027fe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800280a:	2b00      	cmp	r3, #0
 800280c:	d109      	bne.n	8002822 <HAL_ADC_ConfigChannel+0x51e>
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	0e9b      	lsrs	r3, r3, #26
 8002814:	3301      	adds	r3, #1
 8002816:	f003 031f 	and.w	r3, r3, #31
 800281a:	2101      	movs	r1, #1
 800281c:	fa01 f303 	lsl.w	r3, r1, r3
 8002820:	e017      	b.n	8002852 <HAL_ADC_ConfigChannel+0x54e>
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002828:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800282a:	fa93 f3a3 	rbit	r3, r3
 800282e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002830:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002832:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002834:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002836:	2b00      	cmp	r3, #0
 8002838:	d101      	bne.n	800283e <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800283a:	2320      	movs	r3, #32
 800283c:	e003      	b.n	8002846 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800283e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002840:	fab3 f383 	clz	r3, r3
 8002844:	b2db      	uxtb	r3, r3
 8002846:	3301      	adds	r3, #1
 8002848:	f003 031f 	and.w	r3, r3, #31
 800284c:	2101      	movs	r1, #1
 800284e:	fa01 f303 	lsl.w	r3, r1, r3
 8002852:	ea42 0103 	orr.w	r1, r2, r3
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800285e:	2b00      	cmp	r3, #0
 8002860:	d10a      	bne.n	8002878 <HAL_ADC_ConfigChannel+0x574>
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	0e9b      	lsrs	r3, r3, #26
 8002868:	3301      	adds	r3, #1
 800286a:	f003 021f 	and.w	r2, r3, #31
 800286e:	4613      	mov	r3, r2
 8002870:	005b      	lsls	r3, r3, #1
 8002872:	4413      	add	r3, r2
 8002874:	051b      	lsls	r3, r3, #20
 8002876:	e018      	b.n	80028aa <HAL_ADC_ConfigChannel+0x5a6>
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800287e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002880:	fa93 f3a3 	rbit	r3, r3
 8002884:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002886:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002888:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800288a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800288c:	2b00      	cmp	r3, #0
 800288e:	d101      	bne.n	8002894 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8002890:	2320      	movs	r3, #32
 8002892:	e003      	b.n	800289c <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8002894:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002896:	fab3 f383 	clz	r3, r3
 800289a:	b2db      	uxtb	r3, r3
 800289c:	3301      	adds	r3, #1
 800289e:	f003 021f 	and.w	r2, r3, #31
 80028a2:	4613      	mov	r3, r2
 80028a4:	005b      	lsls	r3, r3, #1
 80028a6:	4413      	add	r3, r2
 80028a8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80028aa:	430b      	orrs	r3, r1
 80028ac:	e081      	b.n	80029b2 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d107      	bne.n	80028ca <HAL_ADC_ConfigChannel+0x5c6>
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	0e9b      	lsrs	r3, r3, #26
 80028c0:	3301      	adds	r3, #1
 80028c2:	069b      	lsls	r3, r3, #26
 80028c4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80028c8:	e015      	b.n	80028f6 <HAL_ADC_ConfigChannel+0x5f2>
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028d2:	fa93 f3a3 	rbit	r3, r3
 80028d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80028d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028da:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80028dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d101      	bne.n	80028e6 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80028e2:	2320      	movs	r3, #32
 80028e4:	e003      	b.n	80028ee <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80028e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028e8:	fab3 f383 	clz	r3, r3
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	3301      	adds	r3, #1
 80028f0:	069b      	lsls	r3, r3, #26
 80028f2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d109      	bne.n	8002916 <HAL_ADC_ConfigChannel+0x612>
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	0e9b      	lsrs	r3, r3, #26
 8002908:	3301      	adds	r3, #1
 800290a:	f003 031f 	and.w	r3, r3, #31
 800290e:	2101      	movs	r1, #1
 8002910:	fa01 f303 	lsl.w	r3, r1, r3
 8002914:	e017      	b.n	8002946 <HAL_ADC_ConfigChannel+0x642>
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800291c:	6a3b      	ldr	r3, [r7, #32]
 800291e:	fa93 f3a3 	rbit	r3, r3
 8002922:	61fb      	str	r3, [r7, #28]
  return result;
 8002924:	69fb      	ldr	r3, [r7, #28]
 8002926:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800292a:	2b00      	cmp	r3, #0
 800292c:	d101      	bne.n	8002932 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 800292e:	2320      	movs	r3, #32
 8002930:	e003      	b.n	800293a <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8002932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002934:	fab3 f383 	clz	r3, r3
 8002938:	b2db      	uxtb	r3, r3
 800293a:	3301      	adds	r3, #1
 800293c:	f003 031f 	and.w	r3, r3, #31
 8002940:	2101      	movs	r1, #1
 8002942:	fa01 f303 	lsl.w	r3, r1, r3
 8002946:	ea42 0103 	orr.w	r1, r2, r3
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002952:	2b00      	cmp	r3, #0
 8002954:	d10d      	bne.n	8002972 <HAL_ADC_ConfigChannel+0x66e>
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	0e9b      	lsrs	r3, r3, #26
 800295c:	3301      	adds	r3, #1
 800295e:	f003 021f 	and.w	r2, r3, #31
 8002962:	4613      	mov	r3, r2
 8002964:	005b      	lsls	r3, r3, #1
 8002966:	4413      	add	r3, r2
 8002968:	3b1e      	subs	r3, #30
 800296a:	051b      	lsls	r3, r3, #20
 800296c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002970:	e01e      	b.n	80029b0 <HAL_ADC_ConfigChannel+0x6ac>
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	fa93 f3a3 	rbit	r3, r3
 800297e:	613b      	str	r3, [r7, #16]
  return result;
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002984:	69bb      	ldr	r3, [r7, #24]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d104      	bne.n	8002994 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 800298a:	2320      	movs	r3, #32
 800298c:	e006      	b.n	800299c <HAL_ADC_ConfigChannel+0x698>
 800298e:	bf00      	nop
 8002990:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002994:	69bb      	ldr	r3, [r7, #24]
 8002996:	fab3 f383 	clz	r3, r3
 800299a:	b2db      	uxtb	r3, r3
 800299c:	3301      	adds	r3, #1
 800299e:	f003 021f 	and.w	r2, r3, #31
 80029a2:	4613      	mov	r3, r2
 80029a4:	005b      	lsls	r3, r3, #1
 80029a6:	4413      	add	r3, r2
 80029a8:	3b1e      	subs	r3, #30
 80029aa:	051b      	lsls	r3, r3, #20
 80029ac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80029b0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80029b2:	683a      	ldr	r2, [r7, #0]
 80029b4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80029b6:	4619      	mov	r1, r3
 80029b8:	f7ff fa48 	bl	8001e4c <LL_ADC_SetChannelSamplingTime>
=======
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d10b      	bne.n	80019ca <HAL_ADC_ConfigChannel+0x47e>
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	0e9b      	lsrs	r3, r3, #26
 80019b8:	3301      	adds	r3, #1
 80019ba:	f003 031f 	and.w	r3, r3, #31
 80019be:	2b09      	cmp	r3, #9
 80019c0:	bf94      	ite	ls
 80019c2:	2301      	movls	r3, #1
 80019c4:	2300      	movhi	r3, #0
 80019c6:	b2db      	uxtb	r3, r3
 80019c8:	e019      	b.n	80019fe <HAL_ADC_ConfigChannel+0x4b2>
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80019d2:	fa93 f3a3 	rbit	r3, r3
 80019d6:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80019d8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80019da:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80019dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d101      	bne.n	80019e6 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80019e2:	2320      	movs	r3, #32
 80019e4:	e003      	b.n	80019ee <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80019e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80019e8:	fab3 f383 	clz	r3, r3
 80019ec:	b2db      	uxtb	r3, r3
 80019ee:	3301      	adds	r3, #1
 80019f0:	f003 031f 	and.w	r3, r3, #31
 80019f4:	2b09      	cmp	r3, #9
 80019f6:	bf94      	ite	ls
 80019f8:	2301      	movls	r3, #1
 80019fa:	2300      	movhi	r3, #0
 80019fc:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d079      	beq.n	8001af6 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d107      	bne.n	8001a1e <HAL_ADC_ConfigChannel+0x4d2>
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	0e9b      	lsrs	r3, r3, #26
 8001a14:	3301      	adds	r3, #1
 8001a16:	069b      	lsls	r3, r3, #26
 8001a18:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001a1c:	e015      	b.n	8001a4a <HAL_ADC_ConfigChannel+0x4fe>
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001a26:	fa93 f3a3 	rbit	r3, r3
 8001a2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001a2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001a2e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8001a30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d101      	bne.n	8001a3a <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8001a36:	2320      	movs	r3, #32
 8001a38:	e003      	b.n	8001a42 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8001a3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a3c:	fab3 f383 	clz	r3, r3
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	3301      	adds	r3, #1
 8001a44:	069b      	lsls	r3, r3, #26
 8001a46:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d109      	bne.n	8001a6a <HAL_ADC_ConfigChannel+0x51e>
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	0e9b      	lsrs	r3, r3, #26
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	f003 031f 	and.w	r3, r3, #31
 8001a62:	2101      	movs	r1, #1
 8001a64:	fa01 f303 	lsl.w	r3, r1, r3
 8001a68:	e017      	b.n	8001a9a <HAL_ADC_ConfigChannel+0x54e>
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a72:	fa93 f3a3 	rbit	r3, r3
 8001a76:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8001a78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a7a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8001a7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d101      	bne.n	8001a86 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8001a82:	2320      	movs	r3, #32
 8001a84:	e003      	b.n	8001a8e <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8001a86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001a88:	fab3 f383 	clz	r3, r3
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	3301      	adds	r3, #1
 8001a90:	f003 031f 	and.w	r3, r3, #31
 8001a94:	2101      	movs	r1, #1
 8001a96:	fa01 f303 	lsl.w	r3, r1, r3
 8001a9a:	ea42 0103 	orr.w	r1, r2, r3
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d10a      	bne.n	8001ac0 <HAL_ADC_ConfigChannel+0x574>
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	0e9b      	lsrs	r3, r3, #26
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	f003 021f 	and.w	r2, r3, #31
 8001ab6:	4613      	mov	r3, r2
 8001ab8:	005b      	lsls	r3, r3, #1
 8001aba:	4413      	add	r3, r2
 8001abc:	051b      	lsls	r3, r3, #20
 8001abe:	e018      	b.n	8001af2 <HAL_ADC_ConfigChannel+0x5a6>
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ac6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ac8:	fa93 f3a3 	rbit	r3, r3
 8001acc:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8001ace:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ad0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8001ad2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d101      	bne.n	8001adc <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8001ad8:	2320      	movs	r3, #32
 8001ada:	e003      	b.n	8001ae4 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8001adc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ade:	fab3 f383 	clz	r3, r3
 8001ae2:	b2db      	uxtb	r3, r3
 8001ae4:	3301      	adds	r3, #1
 8001ae6:	f003 021f 	and.w	r2, r3, #31
 8001aea:	4613      	mov	r3, r2
 8001aec:	005b      	lsls	r3, r3, #1
 8001aee:	4413      	add	r3, r2
 8001af0:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001af2:	430b      	orrs	r3, r1
 8001af4:	e081      	b.n	8001bfa <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d107      	bne.n	8001b12 <HAL_ADC_ConfigChannel+0x5c6>
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	0e9b      	lsrs	r3, r3, #26
 8001b08:	3301      	adds	r3, #1
 8001b0a:	069b      	lsls	r3, r3, #26
 8001b0c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001b10:	e015      	b.n	8001b3e <HAL_ADC_ConfigChannel+0x5f2>
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b1a:	fa93 f3a3 	rbit	r3, r3
 8001b1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8001b20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b22:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8001b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d101      	bne.n	8001b2e <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8001b2a:	2320      	movs	r3, #32
 8001b2c:	e003      	b.n	8001b36 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8001b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b30:	fab3 f383 	clz	r3, r3
 8001b34:	b2db      	uxtb	r3, r3
 8001b36:	3301      	adds	r3, #1
 8001b38:	069b      	lsls	r3, r3, #26
 8001b3a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d109      	bne.n	8001b5e <HAL_ADC_ConfigChannel+0x612>
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	0e9b      	lsrs	r3, r3, #26
 8001b50:	3301      	adds	r3, #1
 8001b52:	f003 031f 	and.w	r3, r3, #31
 8001b56:	2101      	movs	r1, #1
 8001b58:	fa01 f303 	lsl.w	r3, r1, r3
 8001b5c:	e017      	b.n	8001b8e <HAL_ADC_ConfigChannel+0x642>
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b64:	6a3b      	ldr	r3, [r7, #32]
 8001b66:	fa93 f3a3 	rbit	r3, r3
 8001b6a:	61fb      	str	r3, [r7, #28]
  return result;
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d101      	bne.n	8001b7a <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8001b76:	2320      	movs	r3, #32
 8001b78:	e003      	b.n	8001b82 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8001b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b7c:	fab3 f383 	clz	r3, r3
 8001b80:	b2db      	uxtb	r3, r3
 8001b82:	3301      	adds	r3, #1
 8001b84:	f003 031f 	and.w	r3, r3, #31
 8001b88:	2101      	movs	r1, #1
 8001b8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b8e:	ea42 0103 	orr.w	r1, r2, r3
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d10d      	bne.n	8001bba <HAL_ADC_ConfigChannel+0x66e>
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	0e9b      	lsrs	r3, r3, #26
 8001ba4:	3301      	adds	r3, #1
 8001ba6:	f003 021f 	and.w	r2, r3, #31
 8001baa:	4613      	mov	r3, r2
 8001bac:	005b      	lsls	r3, r3, #1
 8001bae:	4413      	add	r3, r2
 8001bb0:	3b1e      	subs	r3, #30
 8001bb2:	051b      	lsls	r3, r3, #20
 8001bb4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001bb8:	e01e      	b.n	8001bf8 <HAL_ADC_ConfigChannel+0x6ac>
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	fa93 f3a3 	rbit	r3, r3
 8001bc6:	613b      	str	r3, [r7, #16]
  return result;
 8001bc8:	693b      	ldr	r3, [r7, #16]
 8001bca:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001bcc:	69bb      	ldr	r3, [r7, #24]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d104      	bne.n	8001bdc <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8001bd2:	2320      	movs	r3, #32
 8001bd4:	e006      	b.n	8001be4 <HAL_ADC_ConfigChannel+0x698>
 8001bd6:	bf00      	nop
 8001bd8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001bdc:	69bb      	ldr	r3, [r7, #24]
 8001bde:	fab3 f383 	clz	r3, r3
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	3301      	adds	r3, #1
 8001be6:	f003 021f 	and.w	r2, r3, #31
 8001bea:	4613      	mov	r3, r2
 8001bec:	005b      	lsls	r3, r3, #1
 8001bee:	4413      	add	r3, r2
 8001bf0:	3b1e      	subs	r3, #30
 8001bf2:	051b      	lsls	r3, r3, #20
 8001bf4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001bf8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8001bfa:	683a      	ldr	r2, [r7, #0]
 8001bfc:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001bfe:	4619      	mov	r1, r3
 8001c00:	f7ff fa48 	bl	8001094 <LL_ADC_SetChannelSamplingTime>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
<<<<<<< HEAD
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	4b3f      	ldr	r3, [pc, #252]	@ (8002ac0 <HAL_ADC_ConfigChannel+0x7bc>)
 80029c2:	4013      	ands	r3, r2
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d071      	beq.n	8002aac <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80029c8:	483e      	ldr	r0, [pc, #248]	@ (8002ac4 <HAL_ADC_ConfigChannel+0x7c0>)
 80029ca:	f7ff f967 	bl	8001c9c <LL_ADC_GetCommonPathInternalCh>
 80029ce:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
=======
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	4b3f      	ldr	r3, [pc, #252]	@ (8001d08 <HAL_ADC_ConfigChannel+0x7bc>)
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d071      	beq.n	8001cf4 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001c10:	483e      	ldr	r0, [pc, #248]	@ (8001d0c <HAL_ADC_ConfigChannel+0x7c0>)
 8001c12:	f7ff f967 	bl	8000ee4 <LL_ADC_GetCommonPathInternalCh>
 8001c16:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
<<<<<<< HEAD
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a3c      	ldr	r2, [pc, #240]	@ (8002ac8 <HAL_ADC_ConfigChannel+0x7c4>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d004      	beq.n	80029e6 <HAL_ADC_ConfigChannel+0x6e2>
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a3a      	ldr	r2, [pc, #232]	@ (8002acc <HAL_ADC_ConfigChannel+0x7c8>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d127      	bne.n	8002a36 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80029e6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80029ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d121      	bne.n	8002a36 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80029fa:	d157      	bne.n	8002aac <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80029fc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002a00:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002a04:	4619      	mov	r1, r3
 8002a06:	482f      	ldr	r0, [pc, #188]	@ (8002ac4 <HAL_ADC_ConfigChannel+0x7c0>)
 8002a08:	f7ff f935 	bl	8001c76 <LL_ADC_SetCommonPathInternalCh>
=======
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a3c      	ldr	r2, [pc, #240]	@ (8001d10 <HAL_ADC_ConfigChannel+0x7c4>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d004      	beq.n	8001c2e <HAL_ADC_ConfigChannel+0x6e2>
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a3a      	ldr	r2, [pc, #232]	@ (8001d14 <HAL_ADC_ConfigChannel+0x7c8>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d127      	bne.n	8001c7e <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001c2e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001c32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d121      	bne.n	8001c7e <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c42:	d157      	bne.n	8001cf4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001c44:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001c48:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	482f      	ldr	r0, [pc, #188]	@ (8001d0c <HAL_ADC_ConfigChannel+0x7c0>)
 8001c50:	f7ff f935 	bl	8000ebe <LL_ADC_SetCommonPathInternalCh>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
<<<<<<< HEAD
 8002a0c:	4b30      	ldr	r3, [pc, #192]	@ (8002ad0 <HAL_ADC_ConfigChannel+0x7cc>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	099b      	lsrs	r3, r3, #6
 8002a12:	4a30      	ldr	r2, [pc, #192]	@ (8002ad4 <HAL_ADC_ConfigChannel+0x7d0>)
 8002a14:	fba2 2303 	umull	r2, r3, r2, r3
 8002a18:	099b      	lsrs	r3, r3, #6
 8002a1a:	1c5a      	adds	r2, r3, #1
 8002a1c:	4613      	mov	r3, r2
 8002a1e:	005b      	lsls	r3, r3, #1
 8002a20:	4413      	add	r3, r2
 8002a22:	009b      	lsls	r3, r3, #2
 8002a24:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002a26:	e002      	b.n	8002a2e <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	3b01      	subs	r3, #1
 8002a2c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d1f9      	bne.n	8002a28 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a34:	e03a      	b.n	8002aac <HAL_ADC_ConfigChannel+0x7a8>
=======
 8001c54:	4b30      	ldr	r3, [pc, #192]	@ (8001d18 <HAL_ADC_ConfigChannel+0x7cc>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	099b      	lsrs	r3, r3, #6
 8001c5a:	4a30      	ldr	r2, [pc, #192]	@ (8001d1c <HAL_ADC_ConfigChannel+0x7d0>)
 8001c5c:	fba2 2303 	umull	r2, r3, r2, r3
 8001c60:	099b      	lsrs	r3, r3, #6
 8001c62:	1c5a      	adds	r2, r3, #1
 8001c64:	4613      	mov	r3, r2
 8001c66:	005b      	lsls	r3, r3, #1
 8001c68:	4413      	add	r3, r2
 8001c6a:	009b      	lsls	r3, r3, #2
 8001c6c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001c6e:	e002      	b.n	8001c76 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	3b01      	subs	r3, #1
 8001c74:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d1f9      	bne.n	8001c70 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001c7c:	e03a      	b.n	8001cf4 <HAL_ADC_ConfigChannel+0x7a8>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
<<<<<<< HEAD
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4a27      	ldr	r2, [pc, #156]	@ (8002ad8 <HAL_ADC_ConfigChannel+0x7d4>)
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d113      	bne.n	8002a68 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002a40:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002a44:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d10d      	bne.n	8002a68 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a22      	ldr	r2, [pc, #136]	@ (8002adc <HAL_ADC_ConfigChannel+0x7d8>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d02a      	beq.n	8002aac <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a56:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002a5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a5e:	4619      	mov	r1, r3
 8002a60:	4818      	ldr	r0, [pc, #96]	@ (8002ac4 <HAL_ADC_ConfigChannel+0x7c0>)
 8002a62:	f7ff f908 	bl	8001c76 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002a66:	e021      	b.n	8002aac <HAL_ADC_ConfigChannel+0x7a8>
=======
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4a27      	ldr	r2, [pc, #156]	@ (8001d20 <HAL_ADC_ConfigChannel+0x7d4>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d113      	bne.n	8001cb0 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001c88:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001c8c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d10d      	bne.n	8001cb0 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a22      	ldr	r2, [pc, #136]	@ (8001d24 <HAL_ADC_ConfigChannel+0x7d8>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d02a      	beq.n	8001cf4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001c9e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001ca2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ca6:	4619      	mov	r1, r3
 8001ca8:	4818      	ldr	r0, [pc, #96]	@ (8001d0c <HAL_ADC_ConfigChannel+0x7c0>)
 8001caa:	f7ff f908 	bl	8000ebe <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001cae:	e021      	b.n	8001cf4 <HAL_ADC_ConfigChannel+0x7a8>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
<<<<<<< HEAD
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a1c      	ldr	r2, [pc, #112]	@ (8002ae0 <HAL_ADC_ConfigChannel+0x7dc>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d11c      	bne.n	8002aac <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002a72:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002a76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d116      	bne.n	8002aac <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a16      	ldr	r2, [pc, #88]	@ (8002adc <HAL_ADC_ConfigChannel+0x7d8>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d011      	beq.n	8002aac <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a88:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002a8c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002a90:	4619      	mov	r1, r3
 8002a92:	480c      	ldr	r0, [pc, #48]	@ (8002ac4 <HAL_ADC_ConfigChannel+0x7c0>)
 8002a94:	f7ff f8ef 	bl	8001c76 <LL_ADC_SetCommonPathInternalCh>
 8002a98:	e008      	b.n	8002aac <HAL_ADC_ConfigChannel+0x7a8>
=======
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a1c      	ldr	r2, [pc, #112]	@ (8001d28 <HAL_ADC_ConfigChannel+0x7dc>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d11c      	bne.n	8001cf4 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001cba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001cbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d116      	bne.n	8001cf4 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a16      	ldr	r2, [pc, #88]	@ (8001d24 <HAL_ADC_ConfigChannel+0x7d8>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d011      	beq.n	8001cf4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001cd0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001cd4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001cd8:	4619      	mov	r1, r3
 8001cda:	480c      	ldr	r0, [pc, #48]	@ (8001d0c <HAL_ADC_ConfigChannel+0x7c0>)
 8001cdc:	f7ff f8ef 	bl	8000ebe <LL_ADC_SetCommonPathInternalCh>
 8001ce0:	e008      	b.n	8001cf4 <HAL_ADC_ConfigChannel+0x7a8>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
<<<<<<< HEAD
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a9e:	f043 0220 	orr.w	r2, r3, #32
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
=======
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ce6:	f043 0220 	orr.w	r2, r3, #32
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
<<<<<<< HEAD
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002ab4:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	37d8      	adds	r7, #216	@ 0xd8
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}
 8002ac0:	80080000 	.word	0x80080000
 8002ac4:	50000300 	.word	0x50000300
 8002ac8:	c3210000 	.word	0xc3210000
 8002acc:	90c00010 	.word	0x90c00010
 8002ad0:	20000004 	.word	0x20000004
 8002ad4:	053e2d63 	.word	0x053e2d63
 8002ad8:	c7520000 	.word	0xc7520000
 8002adc:	50000100 	.word	0x50000100
 8002ae0:	cb840000 	.word	0xcb840000

08002ae4 <LL_ADC_IsEnabled>:
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	f003 0301 	and.w	r3, r3, #1
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d101      	bne.n	8002afc <LL_ADC_IsEnabled+0x18>
 8002af8:	2301      	movs	r3, #1
 8002afa:	e000      	b.n	8002afe <LL_ADC_IsEnabled+0x1a>
 8002afc:	2300      	movs	r3, #0
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	370c      	adds	r7, #12
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr

08002b0a <LL_ADC_REG_IsConversionOngoing>:
{
 8002b0a:	b480      	push	{r7}
 8002b0c:	b083      	sub	sp, #12
 8002b0e:	af00      	add	r7, sp, #0
 8002b10:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	f003 0304 	and.w	r3, r3, #4
 8002b1a:	2b04      	cmp	r3, #4
 8002b1c:	d101      	bne.n	8002b22 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e000      	b.n	8002b24 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002b22:	2300      	movs	r3, #0
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	370c      	adds	r7, #12
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2e:	4770      	bx	lr

08002b30 <HAL_ADCEx_MultiModeConfigChannel>:
=======
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8001cfc:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	37d8      	adds	r7, #216	@ 0xd8
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	80080000 	.word	0x80080000
 8001d0c:	50000300 	.word	0x50000300
 8001d10:	c3210000 	.word	0xc3210000
 8001d14:	90c00010 	.word	0x90c00010
 8001d18:	20000000 	.word	0x20000000
 8001d1c:	053e2d63 	.word	0x053e2d63
 8001d20:	c7520000 	.word	0xc7520000
 8001d24:	50000100 	.word	0x50000100
 8001d28:	cb840000 	.word	0xcb840000

08001d2c <LL_ADC_IsEnabled>:
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b083      	sub	sp, #12
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	f003 0301 	and.w	r3, r3, #1
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d101      	bne.n	8001d44 <LL_ADC_IsEnabled+0x18>
 8001d40:	2301      	movs	r3, #1
 8001d42:	e000      	b.n	8001d46 <LL_ADC_IsEnabled+0x1a>
 8001d44:	2300      	movs	r3, #0
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	370c      	adds	r7, #12
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr

08001d52 <LL_ADC_REG_IsConversionOngoing>:
{
 8001d52:	b480      	push	{r7}
 8001d54:	b083      	sub	sp, #12
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	f003 0304 	and.w	r3, r3, #4
 8001d62:	2b04      	cmp	r3, #4
 8001d64:	d101      	bne.n	8001d6a <LL_ADC_REG_IsConversionOngoing+0x18>
 8001d66:	2301      	movs	r3, #1
 8001d68:	e000      	b.n	8001d6c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001d6a:	2300      	movs	r3, #0
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	370c      	adds	r7, #12
 8001d70:	46bd      	mov	sp, r7
 8001d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d76:	4770      	bx	lr

08001d78 <HAL_ADCEx_MultiModeConfigChannel>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
<<<<<<< HEAD
 8002b30:	b590      	push	{r4, r7, lr}
 8002b32:	b0a1      	sub	sp, #132	@ 0x84
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
 8002b38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
=======
 8001d78:	b590      	push	{r4, r7, lr}
 8001d7a:	b0a1      	sub	sp, #132	@ 0x84
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
 8001d80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d82:	2300      	movs	r3, #0
 8001d84:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
<<<<<<< HEAD
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d101      	bne.n	8002b4e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002b4a:	2302      	movs	r3, #2
 8002b4c:	e08b      	b.n	8002c66 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2201      	movs	r2, #1
 8002b52:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002b56:	2300      	movs	r3, #0
 8002b58:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b66:	d102      	bne.n	8002b6e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002b68:	4b41      	ldr	r3, [pc, #260]	@ (8002c70 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002b6a:	60bb      	str	r3, [r7, #8]
 8002b6c:	e001      	b.n	8002b72 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002b6e:	2300      	movs	r3, #0
 8002b70:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d10b      	bne.n	8002b90 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b7c:	f043 0220 	orr.w	r2, r3, #32
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2200      	movs	r2, #0
 8002b88:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e06a      	b.n	8002c66 <HAL_ADCEx_MultiModeConfigChannel+0x136>
=======
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d101      	bne.n	8001d96 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8001d92:	2302      	movs	r3, #2
 8001d94:	e08b      	b.n	8001eae <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2201      	movs	r2, #1
 8001d9a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8001d9e:	2300      	movs	r3, #0
 8001da0:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8001da2:	2300      	movs	r3, #0
 8001da4:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001dae:	d102      	bne.n	8001db6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8001db0:	4b41      	ldr	r3, [pc, #260]	@ (8001eb8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8001db2:	60bb      	str	r3, [r7, #8]
 8001db4:	e001      	b.n	8001dba <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8001db6:	2300      	movs	r3, #0
 8001db8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8001dba:	68bb      	ldr	r3, [r7, #8]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d10b      	bne.n	8001dd8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dc4:	f043 0220 	orr.w	r2, r3, #32
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	e06a      	b.n	8001eae <HAL_ADCEx_MultiModeConfigChannel+0x136>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
<<<<<<< HEAD
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	4618      	mov	r0, r3
 8002b94:	f7ff ffb9 	bl	8002b0a <LL_ADC_REG_IsConversionOngoing>
 8002b98:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f7ff ffb3 	bl	8002b0a <LL_ADC_REG_IsConversionOngoing>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d14c      	bne.n	8002c44 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002baa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d149      	bne.n	8002c44 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002bb0:	4b30      	ldr	r3, [pc, #192]	@ (8002c74 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8002bb2:	677b      	str	r3, [r7, #116]	@ 0x74
=======
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f7ff ffb9 	bl	8001d52 <LL_ADC_REG_IsConversionOngoing>
 8001de0:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4618      	mov	r0, r3
 8001de8:	f7ff ffb3 	bl	8001d52 <LL_ADC_REG_IsConversionOngoing>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d14c      	bne.n	8001e8c <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8001df2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d149      	bne.n	8001e8c <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8001df8:	4b30      	ldr	r3, [pc, #192]	@ (8001ebc <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8001dfa:	677b      	str	r3, [r7, #116]	@ 0x74
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
<<<<<<< HEAD
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d028      	beq.n	8002c0e <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002bbc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	6859      	ldr	r1, [r3, #4]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002bce:	035b      	lsls	r3, r3, #13
 8002bd0:	430b      	orrs	r3, r1
 8002bd2:	431a      	orrs	r2, r3
 8002bd4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002bd6:	609a      	str	r2, [r3, #8]
=======
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d028      	beq.n	8001e56 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8001e04:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	6859      	ldr	r1, [r3, #4]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001e16:	035b      	lsls	r3, r3, #13
 8001e18:	430b      	orrs	r3, r1
 8001e1a:	431a      	orrs	r2, r3
 8001e1c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001e1e:	609a      	str	r2, [r3, #8]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
<<<<<<< HEAD
 8002bd8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002bdc:	f7ff ff82 	bl	8002ae4 <LL_ADC_IsEnabled>
 8002be0:	4604      	mov	r4, r0
 8002be2:	4823      	ldr	r0, [pc, #140]	@ (8002c70 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002be4:	f7ff ff7e 	bl	8002ae4 <LL_ADC_IsEnabled>
 8002be8:	4603      	mov	r3, r0
 8002bea:	4323      	orrs	r3, r4
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d133      	bne.n	8002c58 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002bf0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002bf8:	f023 030f 	bic.w	r3, r3, #15
 8002bfc:	683a      	ldr	r2, [r7, #0]
 8002bfe:	6811      	ldr	r1, [r2, #0]
 8002c00:	683a      	ldr	r2, [r7, #0]
 8002c02:	6892      	ldr	r2, [r2, #8]
 8002c04:	430a      	orrs	r2, r1
 8002c06:	431a      	orrs	r2, r3
 8002c08:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c0a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002c0c:	e024      	b.n	8002c58 <HAL_ADCEx_MultiModeConfigChannel+0x128>
=======
 8001e20:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001e24:	f7ff ff82 	bl	8001d2c <LL_ADC_IsEnabled>
 8001e28:	4604      	mov	r4, r0
 8001e2a:	4823      	ldr	r0, [pc, #140]	@ (8001eb8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8001e2c:	f7ff ff7e 	bl	8001d2c <LL_ADC_IsEnabled>
 8001e30:	4603      	mov	r3, r0
 8001e32:	4323      	orrs	r3, r4
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d133      	bne.n	8001ea0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8001e38:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8001e40:	f023 030f 	bic.w	r3, r3, #15
 8001e44:	683a      	ldr	r2, [r7, #0]
 8001e46:	6811      	ldr	r1, [r2, #0]
 8001e48:	683a      	ldr	r2, [r7, #0]
 8001e4a:	6892      	ldr	r2, [r2, #8]
 8001e4c:	430a      	orrs	r2, r1
 8001e4e:	431a      	orrs	r2, r3
 8001e50:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001e52:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8001e54:	e024      	b.n	8001ea0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
<<<<<<< HEAD
 8002c0e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002c16:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c18:	609a      	str	r2, [r3, #8]
=======
 8001e56:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001e58:	689b      	ldr	r3, [r3, #8]
 8001e5a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001e5e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001e60:	609a      	str	r2, [r3, #8]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
<<<<<<< HEAD
 8002c1a:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002c1e:	f7ff ff61 	bl	8002ae4 <LL_ADC_IsEnabled>
 8002c22:	4604      	mov	r4, r0
 8002c24:	4812      	ldr	r0, [pc, #72]	@ (8002c70 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002c26:	f7ff ff5d 	bl	8002ae4 <LL_ADC_IsEnabled>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	4323      	orrs	r3, r4
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d112      	bne.n	8002c58 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002c32:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002c3a:	f023 030f 	bic.w	r3, r3, #15
 8002c3e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002c40:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002c42:	e009      	b.n	8002c58 <HAL_ADCEx_MultiModeConfigChannel+0x128>
=======
 8001e62:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001e66:	f7ff ff61 	bl	8001d2c <LL_ADC_IsEnabled>
 8001e6a:	4604      	mov	r4, r0
 8001e6c:	4812      	ldr	r0, [pc, #72]	@ (8001eb8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8001e6e:	f7ff ff5d 	bl	8001d2c <LL_ADC_IsEnabled>
 8001e72:	4603      	mov	r3, r0
 8001e74:	4323      	orrs	r3, r4
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d112      	bne.n	8001ea0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8001e7a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8001e82:	f023 030f 	bic.w	r3, r3, #15
 8001e86:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001e88:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8001e8a:	e009      	b.n	8001ea0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
<<<<<<< HEAD
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c48:	f043 0220 	orr.w	r2, r3, #32
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8002c56:	e000      	b.n	8002c5a <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002c58:	bf00      	nop
=======
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e90:	f043 0220 	orr.w	r2, r3, #32
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8001e9e:	e000      	b.n	8001ea2 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8001ea0:	bf00      	nop
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
<<<<<<< HEAD
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002c62:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3784      	adds	r7, #132	@ 0x84
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd90      	pop	{r4, r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	50000100 	.word	0x50000100
 8002c74:	50000300 	.word	0x50000300

08002c78 <__NVIC_SetPriorityGrouping>:
=======
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8001eaa:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3784      	adds	r7, #132	@ 0x84
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd90      	pop	{r4, r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	50000100 	.word	0x50000100
 8001ebc:	50000300 	.word	0x50000300

08001ec0 <__NVIC_SetPriorityGrouping>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
<<<<<<< HEAD
 8002c78:	b480      	push	{r7}
 8002c7a:	b085      	sub	sp, #20
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	f003 0307 	and.w	r3, r3, #7
 8002c86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c88:	4b0c      	ldr	r3, [pc, #48]	@ (8002cbc <__NVIC_SetPriorityGrouping+0x44>)
 8002c8a:	68db      	ldr	r3, [r3, #12]
 8002c8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c8e:	68ba      	ldr	r2, [r7, #8]
 8002c90:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c94:	4013      	ands	r3, r2
 8002c96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ca0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ca4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ca8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002caa:	4a04      	ldr	r2, [pc, #16]	@ (8002cbc <__NVIC_SetPriorityGrouping+0x44>)
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	60d3      	str	r3, [r2, #12]
}
 8002cb0:	bf00      	nop
 8002cb2:	3714      	adds	r7, #20
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cba:	4770      	bx	lr
 8002cbc:	e000ed00 	.word	0xe000ed00

08002cc0 <__NVIC_GetPriorityGrouping>:
=======
 8001ec0:	b480      	push	{r7}
 8001ec2:	b085      	sub	sp, #20
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	f003 0307 	and.w	r3, r3, #7
 8001ece:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ed0:	4b0c      	ldr	r3, [pc, #48]	@ (8001f04 <__NVIC_SetPriorityGrouping+0x44>)
 8001ed2:	68db      	ldr	r3, [r3, #12]
 8001ed4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ed6:	68ba      	ldr	r2, [r7, #8]
 8001ed8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001edc:	4013      	ands	r3, r2
 8001ede:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ee8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001eec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ef0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ef2:	4a04      	ldr	r2, [pc, #16]	@ (8001f04 <__NVIC_SetPriorityGrouping+0x44>)
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	60d3      	str	r3, [r2, #12]
}
 8001ef8:	bf00      	nop
 8001efa:	3714      	adds	r7, #20
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr
 8001f04:	e000ed00 	.word	0xe000ed00

08001f08 <__NVIC_GetPriorityGrouping>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
<<<<<<< HEAD
 8002cc0:	b480      	push	{r7}
 8002cc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cc4:	4b04      	ldr	r3, [pc, #16]	@ (8002cd8 <__NVIC_GetPriorityGrouping+0x18>)
 8002cc6:	68db      	ldr	r3, [r3, #12]
 8002cc8:	0a1b      	lsrs	r3, r3, #8
 8002cca:	f003 0307 	and.w	r3, r3, #7
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd6:	4770      	bx	lr
 8002cd8:	e000ed00 	.word	0xe000ed00

08002cdc <__NVIC_EnableIRQ>:
=======
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f0c:	4b04      	ldr	r3, [pc, #16]	@ (8001f20 <__NVIC_GetPriorityGrouping+0x18>)
 8001f0e:	68db      	ldr	r3, [r3, #12]
 8001f10:	0a1b      	lsrs	r3, r3, #8
 8001f12:	f003 0307 	and.w	r3, r3, #7
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr
 8001f20:	e000ed00 	.word	0xe000ed00

08001f24 <__NVIC_EnableIRQ>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
<<<<<<< HEAD
 8002cdc:	b480      	push	{r7}
 8002cde:	b083      	sub	sp, #12
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	db0b      	blt.n	8002d06 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cee:	79fb      	ldrb	r3, [r7, #7]
 8002cf0:	f003 021f 	and.w	r2, r3, #31
 8002cf4:	4907      	ldr	r1, [pc, #28]	@ (8002d14 <__NVIC_EnableIRQ+0x38>)
 8002cf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cfa:	095b      	lsrs	r3, r3, #5
 8002cfc:	2001      	movs	r0, #1
 8002cfe:	fa00 f202 	lsl.w	r2, r0, r2
 8002d02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002d06:	bf00      	nop
 8002d08:	370c      	adds	r7, #12
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop
 8002d14:	e000e100 	.word	0xe000e100

08002d18 <__NVIC_SetPriority>:
=======
 8001f24:	b480      	push	{r7}
 8001f26:	b083      	sub	sp, #12
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	db0b      	blt.n	8001f4e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f36:	79fb      	ldrb	r3, [r7, #7]
 8001f38:	f003 021f 	and.w	r2, r3, #31
 8001f3c:	4907      	ldr	r1, [pc, #28]	@ (8001f5c <__NVIC_EnableIRQ+0x38>)
 8001f3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f42:	095b      	lsrs	r3, r3, #5
 8001f44:	2001      	movs	r0, #1
 8001f46:	fa00 f202 	lsl.w	r2, r0, r2
 8001f4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f4e:	bf00      	nop
 8001f50:	370c      	adds	r7, #12
 8001f52:	46bd      	mov	sp, r7
 8001f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f58:	4770      	bx	lr
 8001f5a:	bf00      	nop
 8001f5c:	e000e100 	.word	0xe000e100

08001f60 <__NVIC_SetPriority>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
<<<<<<< HEAD
 8002d18:	b480      	push	{r7}
 8002d1a:	b083      	sub	sp, #12
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	4603      	mov	r3, r0
 8002d20:	6039      	str	r1, [r7, #0]
 8002d22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	db0a      	blt.n	8002d42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	b2da      	uxtb	r2, r3
 8002d30:	490c      	ldr	r1, [pc, #48]	@ (8002d64 <__NVIC_SetPriority+0x4c>)
 8002d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d36:	0112      	lsls	r2, r2, #4
 8002d38:	b2d2      	uxtb	r2, r2
 8002d3a:	440b      	add	r3, r1
 8002d3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
=======
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	4603      	mov	r3, r0
 8001f68:	6039      	str	r1, [r7, #0]
 8001f6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	db0a      	blt.n	8001f8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	b2da      	uxtb	r2, r3
 8001f78:	490c      	ldr	r1, [pc, #48]	@ (8001fac <__NVIC_SetPriority+0x4c>)
 8001f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f7e:	0112      	lsls	r2, r2, #4
 8001f80:	b2d2      	uxtb	r2, r2
 8001f82:	440b      	add	r3, r1
 8001f84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
<<<<<<< HEAD
 8002d40:	e00a      	b.n	8002d58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	b2da      	uxtb	r2, r3
 8002d46:	4908      	ldr	r1, [pc, #32]	@ (8002d68 <__NVIC_SetPriority+0x50>)
 8002d48:	79fb      	ldrb	r3, [r7, #7]
 8002d4a:	f003 030f 	and.w	r3, r3, #15
 8002d4e:	3b04      	subs	r3, #4
 8002d50:	0112      	lsls	r2, r2, #4
 8002d52:	b2d2      	uxtb	r2, r2
 8002d54:	440b      	add	r3, r1
 8002d56:	761a      	strb	r2, [r3, #24]
}
 8002d58:	bf00      	nop
 8002d5a:	370c      	adds	r7, #12
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr
 8002d64:	e000e100 	.word	0xe000e100
 8002d68:	e000ed00 	.word	0xe000ed00

08002d6c <NVIC_EncodePriority>:
=======
 8001f88:	e00a      	b.n	8001fa0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	b2da      	uxtb	r2, r3
 8001f8e:	4908      	ldr	r1, [pc, #32]	@ (8001fb0 <__NVIC_SetPriority+0x50>)
 8001f90:	79fb      	ldrb	r3, [r7, #7]
 8001f92:	f003 030f 	and.w	r3, r3, #15
 8001f96:	3b04      	subs	r3, #4
 8001f98:	0112      	lsls	r2, r2, #4
 8001f9a:	b2d2      	uxtb	r2, r2
 8001f9c:	440b      	add	r3, r1
 8001f9e:	761a      	strb	r2, [r3, #24]
}
 8001fa0:	bf00      	nop
 8001fa2:	370c      	adds	r7, #12
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr
 8001fac:	e000e100 	.word	0xe000e100
 8001fb0:	e000ed00 	.word	0xe000ed00

08001fb4 <NVIC_EncodePriority>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
<<<<<<< HEAD
 8002d6c:	b480      	push	{r7}
 8002d6e:	b089      	sub	sp, #36	@ 0x24
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	60f8      	str	r0, [r7, #12]
 8002d74:	60b9      	str	r1, [r7, #8]
 8002d76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	f003 0307 	and.w	r3, r3, #7
 8002d7e:	61fb      	str	r3, [r7, #28]
=======
 8001fb4:	b480      	push	{r7}
 8001fb6:	b089      	sub	sp, #36	@ 0x24
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	60f8      	str	r0, [r7, #12]
 8001fbc:	60b9      	str	r1, [r7, #8]
 8001fbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	f003 0307 	and.w	r3, r3, #7
 8001fc6:	61fb      	str	r3, [r7, #28]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
<<<<<<< HEAD
 8002d80:	69fb      	ldr	r3, [r7, #28]
 8002d82:	f1c3 0307 	rsb	r3, r3, #7
 8002d86:	2b04      	cmp	r3, #4
 8002d88:	bf28      	it	cs
 8002d8a:	2304      	movcs	r3, #4
 8002d8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	3304      	adds	r3, #4
 8002d92:	2b06      	cmp	r3, #6
 8002d94:	d902      	bls.n	8002d9c <NVIC_EncodePriority+0x30>
 8002d96:	69fb      	ldr	r3, [r7, #28]
 8002d98:	3b03      	subs	r3, #3
 8002d9a:	e000      	b.n	8002d9e <NVIC_EncodePriority+0x32>
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002da0:	f04f 32ff 	mov.w	r2, #4294967295
 8002da4:	69bb      	ldr	r3, [r7, #24]
 8002da6:	fa02 f303 	lsl.w	r3, r2, r3
 8002daa:	43da      	mvns	r2, r3
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	401a      	ands	r2, r3
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002db4:	f04f 31ff 	mov.w	r1, #4294967295
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	fa01 f303 	lsl.w	r3, r1, r3
 8002dbe:	43d9      	mvns	r1, r3
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dc4:	4313      	orrs	r3, r2
         );
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3724      	adds	r7, #36	@ 0x24
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr
	...

08002dd4 <SysTick_Config>:
=======
 8001fc8:	69fb      	ldr	r3, [r7, #28]
 8001fca:	f1c3 0307 	rsb	r3, r3, #7
 8001fce:	2b04      	cmp	r3, #4
 8001fd0:	bf28      	it	cs
 8001fd2:	2304      	movcs	r3, #4
 8001fd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fd6:	69fb      	ldr	r3, [r7, #28]
 8001fd8:	3304      	adds	r3, #4
 8001fda:	2b06      	cmp	r3, #6
 8001fdc:	d902      	bls.n	8001fe4 <NVIC_EncodePriority+0x30>
 8001fde:	69fb      	ldr	r3, [r7, #28]
 8001fe0:	3b03      	subs	r3, #3
 8001fe2:	e000      	b.n	8001fe6 <NVIC_EncodePriority+0x32>
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fe8:	f04f 32ff 	mov.w	r2, #4294967295
 8001fec:	69bb      	ldr	r3, [r7, #24]
 8001fee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff2:	43da      	mvns	r2, r3
 8001ff4:	68bb      	ldr	r3, [r7, #8]
 8001ff6:	401a      	ands	r2, r3
 8001ff8:	697b      	ldr	r3, [r7, #20]
 8001ffa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ffc:	f04f 31ff 	mov.w	r1, #4294967295
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	fa01 f303 	lsl.w	r3, r1, r3
 8002006:	43d9      	mvns	r1, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800200c:	4313      	orrs	r3, r2
         );
}
 800200e:	4618      	mov	r0, r3
 8002010:	3724      	adds	r7, #36	@ 0x24
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr
	...

0800201c <SysTick_Config>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
<<<<<<< HEAD
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b082      	sub	sp, #8
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	3b01      	subs	r3, #1
 8002de0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002de4:	d301      	bcc.n	8002dea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002de6:	2301      	movs	r3, #1
 8002de8:	e00f      	b.n	8002e0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002dea:	4a0a      	ldr	r2, [pc, #40]	@ (8002e14 <SysTick_Config+0x40>)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	3b01      	subs	r3, #1
 8002df0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002df2:	210f      	movs	r1, #15
 8002df4:	f04f 30ff 	mov.w	r0, #4294967295
 8002df8:	f7ff ff8e 	bl	8002d18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002dfc:	4b05      	ldr	r3, [pc, #20]	@ (8002e14 <SysTick_Config+0x40>)
 8002dfe:	2200      	movs	r2, #0
 8002e00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e02:	4b04      	ldr	r3, [pc, #16]	@ (8002e14 <SysTick_Config+0x40>)
 8002e04:	2207      	movs	r2, #7
 8002e06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e08:	2300      	movs	r3, #0
}
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	3708      	adds	r7, #8
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}
 8002e12:	bf00      	nop
 8002e14:	e000e010 	.word	0xe000e010

08002e18 <HAL_NVIC_SetPriorityGrouping>:
=======
 800201c:	b580      	push	{r7, lr}
 800201e:	b082      	sub	sp, #8
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	3b01      	subs	r3, #1
 8002028:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800202c:	d301      	bcc.n	8002032 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800202e:	2301      	movs	r3, #1
 8002030:	e00f      	b.n	8002052 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002032:	4a0a      	ldr	r2, [pc, #40]	@ (800205c <SysTick_Config+0x40>)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	3b01      	subs	r3, #1
 8002038:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800203a:	210f      	movs	r1, #15
 800203c:	f04f 30ff 	mov.w	r0, #4294967295
 8002040:	f7ff ff8e 	bl	8001f60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002044:	4b05      	ldr	r3, [pc, #20]	@ (800205c <SysTick_Config+0x40>)
 8002046:	2200      	movs	r2, #0
 8002048:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800204a:	4b04      	ldr	r3, [pc, #16]	@ (800205c <SysTick_Config+0x40>)
 800204c:	2207      	movs	r2, #7
 800204e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002050:	2300      	movs	r3, #0
}
 8002052:	4618      	mov	r0, r3
 8002054:	3708      	adds	r7, #8
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	e000e010 	.word	0xe000e010

08002060 <HAL_NVIC_SetPriorityGrouping>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
<<<<<<< HEAD
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b082      	sub	sp, #8
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
=======
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
<<<<<<< HEAD
 8002e20:	6878      	ldr	r0, [r7, #4]
 8002e22:	f7ff ff29 	bl	8002c78 <__NVIC_SetPriorityGrouping>
}
 8002e26:	bf00      	nop
 8002e28:	3708      	adds	r7, #8
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}

08002e2e <HAL_NVIC_SetPriority>:
=======
 8002068:	6878      	ldr	r0, [r7, #4]
 800206a:	f7ff ff29 	bl	8001ec0 <__NVIC_SetPriorityGrouping>
}
 800206e:	bf00      	nop
 8002070:	3708      	adds	r7, #8
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}

08002076 <HAL_NVIC_SetPriority>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
<<<<<<< HEAD
 8002e2e:	b580      	push	{r7, lr}
 8002e30:	b086      	sub	sp, #24
 8002e32:	af00      	add	r7, sp, #0
 8002e34:	4603      	mov	r3, r0
 8002e36:	60b9      	str	r1, [r7, #8]
 8002e38:	607a      	str	r2, [r7, #4]
 8002e3a:	73fb      	strb	r3, [r7, #15]
=======
 8002076:	b580      	push	{r7, lr}
 8002078:	b086      	sub	sp, #24
 800207a:	af00      	add	r7, sp, #0
 800207c:	4603      	mov	r3, r0
 800207e:	60b9      	str	r1, [r7, #8]
 8002080:	607a      	str	r2, [r7, #4]
 8002082:	73fb      	strb	r3, [r7, #15]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
<<<<<<< HEAD
 8002e3c:	f7ff ff40 	bl	8002cc0 <__NVIC_GetPriorityGrouping>
 8002e40:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e42:	687a      	ldr	r2, [r7, #4]
 8002e44:	68b9      	ldr	r1, [r7, #8]
 8002e46:	6978      	ldr	r0, [r7, #20]
 8002e48:	f7ff ff90 	bl	8002d6c <NVIC_EncodePriority>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e52:	4611      	mov	r1, r2
 8002e54:	4618      	mov	r0, r3
 8002e56:	f7ff ff5f 	bl	8002d18 <__NVIC_SetPriority>
}
 8002e5a:	bf00      	nop
 8002e5c:	3718      	adds	r7, #24
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}

08002e62 <HAL_NVIC_EnableIRQ>:
=======
 8002084:	f7ff ff40 	bl	8001f08 <__NVIC_GetPriorityGrouping>
 8002088:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	68b9      	ldr	r1, [r7, #8]
 800208e:	6978      	ldr	r0, [r7, #20]
 8002090:	f7ff ff90 	bl	8001fb4 <NVIC_EncodePriority>
 8002094:	4602      	mov	r2, r0
 8002096:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800209a:	4611      	mov	r1, r2
 800209c:	4618      	mov	r0, r3
 800209e:	f7ff ff5f 	bl	8001f60 <__NVIC_SetPriority>
}
 80020a2:	bf00      	nop
 80020a4:	3718      	adds	r7, #24
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}

080020aa <HAL_NVIC_EnableIRQ>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
<<<<<<< HEAD
 8002e62:	b580      	push	{r7, lr}
 8002e64:	b082      	sub	sp, #8
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	4603      	mov	r3, r0
 8002e6a:	71fb      	strb	r3, [r7, #7]
=======
 80020aa:	b580      	push	{r7, lr}
 80020ac:	b082      	sub	sp, #8
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	4603      	mov	r3, r0
 80020b2:	71fb      	strb	r3, [r7, #7]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
<<<<<<< HEAD
 8002e6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e70:	4618      	mov	r0, r3
 8002e72:	f7ff ff33 	bl	8002cdc <__NVIC_EnableIRQ>
}
 8002e76:	bf00      	nop
 8002e78:	3708      	adds	r7, #8
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}

08002e7e <HAL_SYSTICK_Config>:
=======
 80020b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020b8:	4618      	mov	r0, r3
 80020ba:	f7ff ff33 	bl	8001f24 <__NVIC_EnableIRQ>
}
 80020be:	bf00      	nop
 80020c0:	3708      	adds	r7, #8
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}

080020c6 <HAL_SYSTICK_Config>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
<<<<<<< HEAD
 8002e7e:	b580      	push	{r7, lr}
 8002e80:	b082      	sub	sp, #8
 8002e82:	af00      	add	r7, sp, #0
 8002e84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	f7ff ffa4 	bl	8002dd4 <SysTick_Config>
 8002e8c:	4603      	mov	r3, r0
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	3708      	adds	r7, #8
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}
	...

08002e98 <HAL_FDCAN_Init>:
=======
 80020c6:	b580      	push	{r7, lr}
 80020c8:	b082      	sub	sp, #8
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020ce:	6878      	ldr	r0, [r7, #4]
 80020d0:	f7ff ffa4 	bl	800201c <SysTick_Config>
 80020d4:	4603      	mov	r3, r0
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	3708      	adds	r7, #8
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
	...

080020e0 <HAL_FDCAN_Init>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
<<<<<<< HEAD
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b084      	sub	sp, #16
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
=======
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b084      	sub	sp, #16
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
<<<<<<< HEAD
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d101      	bne.n	8002eaa <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e147      	b.n	800313a <HAL_FDCAN_Init+0x2a2>
=======
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d101      	bne.n	80020f2 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e147      	b.n	8002382 <HAL_FDCAN_Init+0x2a2>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
<<<<<<< HEAD
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d106      	bne.n	8002ec4 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f7fd fca6 	bl	8000810 <HAL_FDCAN_MspInit>
=======
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d106      	bne.n	800210c <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2200      	movs	r2, #0
 8002102:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f7fe fcd4 	bl	8000ab4 <HAL_FDCAN_MspInit>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
<<<<<<< HEAD
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	699a      	ldr	r2, [r3, #24]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f022 0210 	bic.w	r2, r2, #16
 8002ed2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ed4:	f7fe fe8e 	bl	8001bf4 <HAL_GetTick>
 8002ed8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002eda:	e012      	b.n	8002f02 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002edc:	f7fe fe8a 	bl	8001bf4 <HAL_GetTick>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	1ad3      	subs	r3, r2, r3
 8002ee6:	2b0a      	cmp	r3, #10
 8002ee8:	d90b      	bls.n	8002f02 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002eee:	f043 0201 	orr.w	r2, r3, #1
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2203      	movs	r2, #3
 8002efa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e11b      	b.n	800313a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	699b      	ldr	r3, [r3, #24]
 8002f08:	f003 0308 	and.w	r3, r3, #8
 8002f0c:	2b08      	cmp	r3, #8
 8002f0e:	d0e5      	beq.n	8002edc <HAL_FDCAN_Init+0x44>
=======
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	699a      	ldr	r2, [r3, #24]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f022 0210 	bic.w	r2, r2, #16
 800211a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800211c:	f7fe fe8e 	bl	8000e3c <HAL_GetTick>
 8002120:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002122:	e012      	b.n	800214a <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002124:	f7fe fe8a 	bl	8000e3c <HAL_GetTick>
 8002128:	4602      	mov	r2, r0
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	1ad3      	subs	r3, r2, r3
 800212e:	2b0a      	cmp	r3, #10
 8002130:	d90b      	bls.n	800214a <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002136:	f043 0201 	orr.w	r2, r3, #1
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2203      	movs	r2, #3
 8002142:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e11b      	b.n	8002382 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	699b      	ldr	r3, [r3, #24]
 8002150:	f003 0308 	and.w	r3, r3, #8
 8002154:	2b08      	cmp	r3, #8
 8002156:	d0e5      	beq.n	8002124 <HAL_FDCAN_Init+0x44>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
<<<<<<< HEAD
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	699a      	ldr	r2, [r3, #24]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f042 0201 	orr.w	r2, r2, #1
 8002f1e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002f20:	f7fe fe68 	bl	8001bf4 <HAL_GetTick>
 8002f24:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002f26:	e012      	b.n	8002f4e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002f28:	f7fe fe64 	bl	8001bf4 <HAL_GetTick>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	2b0a      	cmp	r3, #10
 8002f34:	d90b      	bls.n	8002f4e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f3a:	f043 0201 	orr.w	r2, r3, #1
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2203      	movs	r2, #3
 8002f46:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e0f5      	b.n	800313a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	699b      	ldr	r3, [r3, #24]
 8002f54:	f003 0301 	and.w	r3, r3, #1
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d0e5      	beq.n	8002f28 <HAL_FDCAN_Init+0x90>
=======
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	699a      	ldr	r2, [r3, #24]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f042 0201 	orr.w	r2, r2, #1
 8002166:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002168:	f7fe fe68 	bl	8000e3c <HAL_GetTick>
 800216c:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800216e:	e012      	b.n	8002196 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002170:	f7fe fe64 	bl	8000e3c <HAL_GetTick>
 8002174:	4602      	mov	r2, r0
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	2b0a      	cmp	r3, #10
 800217c:	d90b      	bls.n	8002196 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002182:	f043 0201 	orr.w	r2, r3, #1
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2203      	movs	r2, #3
 800218e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	e0f5      	b.n	8002382 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	699b      	ldr	r3, [r3, #24]
 800219c:	f003 0301 	and.w	r3, r3, #1
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d0e5      	beq.n	8002170 <HAL_FDCAN_Init+0x90>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
<<<<<<< HEAD
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	699a      	ldr	r2, [r3, #24]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f042 0202 	orr.w	r2, r2, #2
 8002f6a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a74      	ldr	r2, [pc, #464]	@ (8003144 <HAL_FDCAN_Init+0x2ac>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d103      	bne.n	8002f7e <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8002f76:	4a74      	ldr	r2, [pc, #464]	@ (8003148 <HAL_FDCAN_Init+0x2b0>)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	6013      	str	r3, [r2, #0]
=======
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	699a      	ldr	r2, [r3, #24]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f042 0202 	orr.w	r2, r2, #2
 80021b2:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a74      	ldr	r2, [pc, #464]	@ (800238c <HAL_FDCAN_Init+0x2ac>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d103      	bne.n	80021c6 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80021be:	4a74      	ldr	r2, [pc, #464]	@ (8002390 <HAL_FDCAN_Init+0x2b0>)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	6013      	str	r3, [r2, #0]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
<<<<<<< HEAD
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	7c1b      	ldrb	r3, [r3, #16]
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d108      	bne.n	8002f98 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	699a      	ldr	r2, [r3, #24]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002f94:	619a      	str	r2, [r3, #24]
 8002f96:	e007      	b.n	8002fa8 <HAL_FDCAN_Init+0x110>
=======
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	7c1b      	ldrb	r3, [r3, #16]
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d108      	bne.n	80021e0 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	699a      	ldr	r2, [r3, #24]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80021dc:	619a      	str	r2, [r3, #24]
 80021de:	e007      	b.n	80021f0 <HAL_FDCAN_Init+0x110>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
<<<<<<< HEAD
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	699a      	ldr	r2, [r3, #24]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002fa6:	619a      	str	r2, [r3, #24]
=======
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	699a      	ldr	r2, [r3, #24]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80021ee:	619a      	str	r2, [r3, #24]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
<<<<<<< HEAD
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	7c5b      	ldrb	r3, [r3, #17]
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d108      	bne.n	8002fc2 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	699a      	ldr	r2, [r3, #24]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002fbe:	619a      	str	r2, [r3, #24]
 8002fc0:	e007      	b.n	8002fd2 <HAL_FDCAN_Init+0x13a>
=======
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	7c5b      	ldrb	r3, [r3, #17]
 80021f4:	2b01      	cmp	r3, #1
 80021f6:	d108      	bne.n	800220a <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	699a      	ldr	r2, [r3, #24]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002206:	619a      	str	r2, [r3, #24]
 8002208:	e007      	b.n	800221a <HAL_FDCAN_Init+0x13a>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
<<<<<<< HEAD
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	699a      	ldr	r2, [r3, #24]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002fd0:	619a      	str	r2, [r3, #24]
=======
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	699a      	ldr	r2, [r3, #24]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002218:	619a      	str	r2, [r3, #24]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
<<<<<<< HEAD
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	7c9b      	ldrb	r3, [r3, #18]
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d108      	bne.n	8002fec <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	699a      	ldr	r2, [r3, #24]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002fe8:	619a      	str	r2, [r3, #24]
 8002fea:	e007      	b.n	8002ffc <HAL_FDCAN_Init+0x164>
=======
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	7c9b      	ldrb	r3, [r3, #18]
 800221e:	2b01      	cmp	r3, #1
 8002220:	d108      	bne.n	8002234 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	699a      	ldr	r2, [r3, #24]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002230:	619a      	str	r2, [r3, #24]
 8002232:	e007      	b.n	8002244 <HAL_FDCAN_Init+0x164>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
<<<<<<< HEAD
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	699a      	ldr	r2, [r3, #24]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002ffa:	619a      	str	r2, [r3, #24]
=======
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	699a      	ldr	r2, [r3, #24]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002242:	619a      	str	r2, [r3, #24]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
<<<<<<< HEAD
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	699b      	ldr	r3, [r3, #24]
 8003002:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	689a      	ldr	r2, [r3, #8]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	430a      	orrs	r2, r1
 8003010:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	699a      	ldr	r2, [r3, #24]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8003020:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	691a      	ldr	r2, [r3, #16]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f022 0210 	bic.w	r2, r2, #16
 8003030:	611a      	str	r2, [r3, #16]
=======
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	699b      	ldr	r3, [r3, #24]
 800224a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	689a      	ldr	r2, [r3, #8]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	430a      	orrs	r2, r1
 8002258:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	699a      	ldr	r2, [r3, #24]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8002268:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	691a      	ldr	r2, [r3, #16]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f022 0210 	bic.w	r2, r2, #16
 8002278:	611a      	str	r2, [r3, #16]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
<<<<<<< HEAD
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	2b01      	cmp	r3, #1
 8003038:	d108      	bne.n	800304c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	699a      	ldr	r2, [r3, #24]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f042 0204 	orr.w	r2, r2, #4
 8003048:	619a      	str	r2, [r3, #24]
 800304a:	e02c      	b.n	80030a6 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	68db      	ldr	r3, [r3, #12]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d028      	beq.n	80030a6 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	68db      	ldr	r3, [r3, #12]
 8003058:	2b02      	cmp	r3, #2
 800305a:	d01c      	beq.n	8003096 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	699a      	ldr	r2, [r3, #24]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800306a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	691a      	ldr	r2, [r3, #16]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f042 0210 	orr.w	r2, r2, #16
 800307a:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	2b03      	cmp	r3, #3
 8003082:	d110      	bne.n	80030a6 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	699a      	ldr	r2, [r3, #24]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f042 0220 	orr.w	r2, r2, #32
 8003092:	619a      	str	r2, [r3, #24]
 8003094:	e007      	b.n	80030a6 <HAL_FDCAN_Init+0x20e>
=======
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	68db      	ldr	r3, [r3, #12]
 800227e:	2b01      	cmp	r3, #1
 8002280:	d108      	bne.n	8002294 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	699a      	ldr	r2, [r3, #24]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f042 0204 	orr.w	r2, r2, #4
 8002290:	619a      	str	r2, [r3, #24]
 8002292:	e02c      	b.n	80022ee <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	68db      	ldr	r3, [r3, #12]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d028      	beq.n	80022ee <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	68db      	ldr	r3, [r3, #12]
 80022a0:	2b02      	cmp	r3, #2
 80022a2:	d01c      	beq.n	80022de <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	699a      	ldr	r2, [r3, #24]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80022b2:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	691a      	ldr	r2, [r3, #16]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f042 0210 	orr.w	r2, r2, #16
 80022c2:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	2b03      	cmp	r3, #3
 80022ca:	d110      	bne.n	80022ee <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	699a      	ldr	r2, [r3, #24]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f042 0220 	orr.w	r2, r2, #32
 80022da:	619a      	str	r2, [r3, #24]
 80022dc:	e007      	b.n	80022ee <HAL_FDCAN_Init+0x20e>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
<<<<<<< HEAD
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	699a      	ldr	r2, [r3, #24]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f042 0220 	orr.w	r2, r2, #32
 80030a4:	619a      	str	r2, [r3, #24]
=======
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	699a      	ldr	r2, [r3, #24]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f042 0220 	orr.w	r2, r2, #32
 80022ec:	619a      	str	r2, [r3, #24]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
<<<<<<< HEAD
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	699b      	ldr	r3, [r3, #24]
 80030aa:	3b01      	subs	r3, #1
 80030ac:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	69db      	ldr	r3, [r3, #28]
 80030b2:	3b01      	subs	r3, #1
 80030b4:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80030b6:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6a1b      	ldr	r3, [r3, #32]
 80030bc:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80030be:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	695b      	ldr	r3, [r3, #20]
 80030c6:	3b01      	subs	r3, #1
 80030c8:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80030ce:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80030d0:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80030da:	d115      	bne.n	8003108 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030e0:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030e6:	3b01      	subs	r3, #1
 80030e8:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80030ea:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030f0:	3b01      	subs	r3, #1
 80030f2:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80030f4:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030fc:	3b01      	subs	r3, #1
 80030fe:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003104:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003106:	60da      	str	r2, [r3, #12]
=======
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	699b      	ldr	r3, [r3, #24]
 80022f2:	3b01      	subs	r3, #1
 80022f4:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	69db      	ldr	r3, [r3, #28]
 80022fa:	3b01      	subs	r3, #1
 80022fc:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80022fe:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6a1b      	ldr	r3, [r3, #32]
 8002304:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002306:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	695b      	ldr	r3, [r3, #20]
 800230e:	3b01      	subs	r3, #1
 8002310:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002316:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002318:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002322:	d115      	bne.n	8002350 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002328:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800232e:	3b01      	subs	r3, #1
 8002330:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002332:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002338:	3b01      	subs	r3, #1
 800233a:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800233c:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002344:	3b01      	subs	r3, #1
 8002346:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800234c:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800234e:	60da      	str	r2, [r3, #12]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
<<<<<<< HEAD
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	430a      	orrs	r2, r1
 800311a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	f000 fc64 	bl	80039ec <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2200      	movs	r2, #0
 8003128:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2200      	movs	r2, #0
 800312e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2201      	movs	r2, #1
 8003134:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8003138:	2300      	movs	r3, #0
}
 800313a:	4618      	mov	r0, r3
 800313c:	3710      	adds	r7, #16
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	40006400 	.word	0x40006400
 8003148:	40006500 	.word	0x40006500

0800314c <HAL_FDCAN_ConfigFilter>:
=======
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	430a      	orrs	r2, r1
 8002362:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002366:	6878      	ldr	r0, [r7, #4]
 8002368:	f000 fcf2 	bl	8002d50 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2200      	movs	r2, #0
 8002370:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2200      	movs	r2, #0
 8002376:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2201      	movs	r2, #1
 800237c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8002380:	2300      	movs	r3, #0
}
 8002382:	4618      	mov	r0, r3
 8002384:	3710      	adds	r7, #16
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	40006400 	.word	0x40006400
 8002390:	40006500 	.word	0x40006500

08002394 <HAL_FDCAN_ConfigFilter>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
<<<<<<< HEAD
 800314c:	b480      	push	{r7}
 800314e:	b087      	sub	sp, #28
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
 8003154:	6039      	str	r1, [r7, #0]
=======
 8002394:	b480      	push	{r7}
 8002396:	b087      	sub	sp, #28
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
 800239c:	6039      	str	r1, [r7, #0]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
<<<<<<< HEAD
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800315c:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800315e:	7dfb      	ldrb	r3, [r7, #23]
 8003160:	2b01      	cmp	r3, #1
 8003162:	d002      	beq.n	800316a <HAL_FDCAN_ConfigFilter+0x1e>
 8003164:	7dfb      	ldrb	r3, [r7, #23]
 8003166:	2b02      	cmp	r3, #2
 8003168:	d13d      	bne.n	80031e6 <HAL_FDCAN_ConfigFilter+0x9a>
=======
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80023a4:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80023a6:	7dfb      	ldrb	r3, [r7, #23]
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d002      	beq.n	80023b2 <HAL_FDCAN_ConfigFilter+0x1e>
 80023ac:	7dfb      	ldrb	r3, [r7, #23]
 80023ae:	2b02      	cmp	r3, #2
 80023b0:	d13d      	bne.n	800242e <HAL_FDCAN_ConfigFilter+0x9a>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
<<<<<<< HEAD
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d119      	bne.n	80031a6 <HAL_FDCAN_ConfigFilter+0x5a>
=======
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d119      	bne.n	80023ee <HAL_FDCAN_ConfigFilter+0x5a>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
<<<<<<< HEAD
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	68db      	ldr	r3, [r3, #12]
 800317c:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800317e:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	691b      	ldr	r3, [r3, #16]
 8003184:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8003186:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800318c:	4313      	orrs	r3, r2
 800318e:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	009b      	lsls	r3, r3, #2
 800319a:	4413      	add	r3, r2
 800319c:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	693a      	ldr	r2, [r7, #16]
 80031a2:	601a      	str	r2, [r3, #0]
 80031a4:	e01d      	b.n	80031e2 <HAL_FDCAN_ConfigFilter+0x96>
=======
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	68db      	ldr	r3, [r3, #12]
 80023c4:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80023c6:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	691b      	ldr	r3, [r3, #16]
 80023cc:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 80023ce:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80023d4:	4313      	orrs	r3, r2
 80023d6:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	009b      	lsls	r3, r3, #2
 80023e2:	4413      	add	r3, r2
 80023e4:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	693a      	ldr	r2, [r7, #16]
 80023ea:	601a      	str	r2, [r3, #0]
 80023ec:	e01d      	b.n	800242a <HAL_FDCAN_ConfigFilter+0x96>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
<<<<<<< HEAD
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	68db      	ldr	r3, [r3, #12]
 80031aa:	075a      	lsls	r2, r3, #29
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	691b      	ldr	r3, [r3, #16]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	079a      	lsls	r2, r3, #30
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	695b      	ldr	r3, [r3, #20]
 80031be:	4313      	orrs	r3, r2
 80031c0:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	00db      	lsls	r3, r3, #3
 80031cc:	4413      	add	r3, r2
 80031ce:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	693a      	ldr	r2, [r7, #16]
 80031d4:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	3304      	adds	r3, #4
 80031da:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	68fa      	ldr	r2, [r7, #12]
 80031e0:	601a      	str	r2, [r3, #0]
=======
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	68db      	ldr	r3, [r3, #12]
 80023f2:	075a      	lsls	r2, r3, #29
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	691b      	ldr	r3, [r3, #16]
 80023f8:	4313      	orrs	r3, r2
 80023fa:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	079a      	lsls	r2, r3, #30
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	695b      	ldr	r3, [r3, #20]
 8002406:	4313      	orrs	r3, r2
 8002408:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	00db      	lsls	r3, r3, #3
 8002414:	4413      	add	r3, r2
 8002416:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	693a      	ldr	r2, [r7, #16]
 800241c:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	3304      	adds	r3, #4
 8002422:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	68fa      	ldr	r2, [r7, #12]
 8002428:	601a      	str	r2, [r3, #0]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }

    /* Return function status */
    return HAL_OK;
<<<<<<< HEAD
 80031e2:	2300      	movs	r3, #0
 80031e4:	e006      	b.n	80031f4 <HAL_FDCAN_ConfigFilter+0xa8>
=======
 800242a:	2300      	movs	r3, #0
 800242c:	e006      	b.n	800243c <HAL_FDCAN_ConfigFilter+0xa8>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
<<<<<<< HEAD
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031ea:	f043 0202 	orr.w	r2, r3, #2
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
  }
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	371c      	adds	r7, #28
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr

08003200 <HAL_FDCAN_Start>:
=======
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002432:	f043 0202 	orr.w	r2, r3, #2
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800243a:	2301      	movs	r3, #1
  }
}
 800243c:	4618      	mov	r0, r3
 800243e:	371c      	adds	r7, #28
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <HAL_FDCAN_Start>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
<<<<<<< HEAD
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800320e:	b2db      	uxtb	r3, r3
 8003210:	2b01      	cmp	r3, #1
 8003212:	d110      	bne.n	8003236 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2202      	movs	r2, #2
 8003218:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	699a      	ldr	r2, [r3, #24]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f022 0201 	bic.w	r2, r2, #1
 800322a:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2200      	movs	r2, #0
 8003230:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8003232:	2300      	movs	r3, #0
 8003234:	e006      	b.n	8003244 <HAL_FDCAN_Start+0x44>
=======
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002456:	b2db      	uxtb	r3, r3
 8002458:	2b01      	cmp	r3, #1
 800245a:	d110      	bne.n	800247e <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2202      	movs	r2, #2
 8002460:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	699a      	ldr	r2, [r3, #24]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f022 0201 	bic.w	r2, r2, #1
 8002472:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2200      	movs	r2, #0
 8002478:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 800247a:	2300      	movs	r3, #0
 800247c:	e006      	b.n	800248c <HAL_FDCAN_Start+0x44>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
<<<<<<< HEAD
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800323a:	f043 0204 	orr.w	r2, r3, #4
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
  }
}
 8003244:	4618      	mov	r0, r3
 8003246:	370c      	adds	r7, #12
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr

08003250 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b086      	sub	sp, #24
 8003254:	af00      	add	r7, sp, #0
 8003256:	60f8      	str	r0, [r7, #12]
 8003258:	60b9      	str	r1, [r7, #8]
 800325a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003262:	b2db      	uxtb	r3, r3
 8003264:	2b02      	cmp	r3, #2
 8003266:	d12c      	bne.n	80032c2 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003270:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003274:	2b00      	cmp	r3, #0
 8003276:	d007      	beq.n	8003288 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800327c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003284:	2301      	movs	r3, #1
 8003286:	e023      	b.n	80032d0 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003290:	0c1b      	lsrs	r3, r3, #16
 8003292:	f003 0303 	and.w	r3, r3, #3
 8003296:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	687a      	ldr	r2, [r7, #4]
 800329c:	68b9      	ldr	r1, [r7, #8]
 800329e:	68f8      	ldr	r0, [r7, #12]
 80032a0:	f000 fbfa 	bl	8003a98 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	2101      	movs	r1, #1
 80032aa:	697a      	ldr	r2, [r7, #20]
 80032ac:	fa01 f202 	lsl.w	r2, r1, r2
 80032b0:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80032b4:	2201      	movs	r2, #1
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	409a      	lsls	r2, r3
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 80032be:	2300      	movs	r3, #0
 80032c0:	e006      	b.n	80032d0 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032c6:	f043 0208 	orr.w	r2, r3, #8
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
  }
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	3718      	adds	r7, #24
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}

080032d8 <HAL_FDCAN_GetRxMessage>:
=======
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002482:	f043 0204 	orr.w	r2, r3, #4
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
  }
}
 800248c:	4618      	mov	r0, r3
 800248e:	370c      	adds	r7, #12
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr

08002498 <HAL_FDCAN_GetRxMessage>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
<<<<<<< HEAD
 80032d8:	b480      	push	{r7}
 80032da:	b08b      	sub	sp, #44	@ 0x2c
 80032dc:	af00      	add	r7, sp, #0
 80032de:	60f8      	str	r0, [r7, #12]
 80032e0:	60b9      	str	r1, [r7, #8]
 80032e2:	607a      	str	r2, [r7, #4]
 80032e4:	603b      	str	r3, [r7, #0]
=======
 8002498:	b480      	push	{r7}
 800249a:	b08b      	sub	sp, #44	@ 0x2c
 800249c:	af00      	add	r7, sp, #0
 800249e:	60f8      	str	r0, [r7, #12]
 80024a0:	60b9      	str	r1, [r7, #8]
 80024a2:	607a      	str	r2, [r7, #4]
 80024a4:	603b      	str	r3, [r7, #0]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
<<<<<<< HEAD
 80032e6:	2300      	movs	r3, #0
 80032e8:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80032f0:	76fb      	strb	r3, [r7, #27]
=======
 80024a6:	2300      	movs	r3, #0
 80024a8:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80024b0:	76fb      	strb	r3, [r7, #27]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
<<<<<<< HEAD
 80032f2:	7efb      	ldrb	r3, [r7, #27]
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	f040 80e8 	bne.w	80034ca <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	2b40      	cmp	r3, #64	@ 0x40
 80032fe:	d137      	bne.n	8003370 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003308:	f003 030f 	and.w	r3, r3, #15
 800330c:	2b00      	cmp	r3, #0
 800330e:	d107      	bne.n	8003320 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003314:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	e0db      	b.n	80034d8 <HAL_FDCAN_GetRxMessage+0x200>
=======
 80024b2:	7efb      	ldrb	r3, [r7, #27]
 80024b4:	2b02      	cmp	r3, #2
 80024b6:	f040 80e8 	bne.w	800268a <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	2b40      	cmp	r3, #64	@ 0x40
 80024be:	d137      	bne.n	8002530 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024c8:	f003 030f 	and.w	r3, r3, #15
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d107      	bne.n	80024e0 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024d4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 80024dc:	2301      	movs	r3, #1
 80024de:	e0db      	b.n	8002698 <HAL_FDCAN_GetRxMessage+0x200>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
<<<<<<< HEAD
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003328:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800332c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003330:	d10a      	bne.n	8003348 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800333a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800333e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003342:	d101      	bne.n	8003348 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8003344:	2301      	movs	r3, #1
 8003346:	61fb      	str	r3, [r7, #28]
=======
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024e8:	0e1b      	lsrs	r3, r3, #24
 80024ea:	f003 0301 	and.w	r3, r3, #1
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d10a      	bne.n	8002508 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80024fa:	0a5b      	lsrs	r3, r3, #9
 80024fc:	f003 0301 	and.w	r3, r3, #1
 8002500:	2b01      	cmp	r3, #1
 8002502:	d101      	bne.n	8002508 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8002504:	2301      	movs	r3, #1
 8002506:	61fb      	str	r3, [r7, #28]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
<<<<<<< HEAD
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003350:	0a1b      	lsrs	r3, r3, #8
 8003352:	f003 0303 	and.w	r3, r3, #3
 8003356:	69fa      	ldr	r2, [r7, #28]
 8003358:	4413      	add	r3, r2
 800335a:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8003360:	69fa      	ldr	r2, [r7, #28]
 8003362:	4613      	mov	r3, r2
 8003364:	00db      	lsls	r3, r3, #3
 8003366:	4413      	add	r3, r2
 8003368:	00db      	lsls	r3, r3, #3
 800336a:	440b      	add	r3, r1
 800336c:	627b      	str	r3, [r7, #36]	@ 0x24
 800336e:	e036      	b.n	80033de <HAL_FDCAN_GetRxMessage+0x106>
=======
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002510:	0a1b      	lsrs	r3, r3, #8
 8002512:	f003 0303 	and.w	r3, r3, #3
 8002516:	69fa      	ldr	r2, [r7, #28]
 8002518:	4413      	add	r3, r2
 800251a:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8002520:	69fa      	ldr	r2, [r7, #28]
 8002522:	4613      	mov	r3, r2
 8002524:	00db      	lsls	r3, r3, #3
 8002526:	4413      	add	r3, r2
 8002528:	00db      	lsls	r3, r3, #3
 800252a:	440b      	add	r3, r1
 800252c:	627b      	str	r3, [r7, #36]	@ 0x24
 800252e:	e036      	b.n	800259e <HAL_FDCAN_GetRxMessage+0x106>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
<<<<<<< HEAD
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003378:	f003 030f 	and.w	r3, r3, #15
 800337c:	2b00      	cmp	r3, #0
 800337e:	d107      	bne.n	8003390 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003384:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	e0a3      	b.n	80034d8 <HAL_FDCAN_GetRxMessage+0x200>
=======
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002538:	f003 030f 	and.w	r3, r3, #15
 800253c:	2b00      	cmp	r3, #0
 800253e:	d107      	bne.n	8002550 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002544:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	e0a3      	b.n	8002698 <HAL_FDCAN_GetRxMessage+0x200>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
<<<<<<< HEAD
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003398:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800339c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80033a0:	d10a      	bne.n	80033b8 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033b2:	d101      	bne.n	80033b8 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80033b4:	2301      	movs	r3, #1
 80033b6:	61fb      	str	r3, [r7, #28]
=======
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002558:	0e1b      	lsrs	r3, r3, #24
 800255a:	f003 0301 	and.w	r3, r3, #1
 800255e:	2b01      	cmp	r3, #1
 8002560:	d10a      	bne.n	8002578 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800256a:	0a1b      	lsrs	r3, r3, #8
 800256c:	f003 0301 	and.w	r3, r3, #1
 8002570:	2b01      	cmp	r3, #1
 8002572:	d101      	bne.n	8002578 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8002574:	2301      	movs	r3, #1
 8002576:	61fb      	str	r3, [r7, #28]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
<<<<<<< HEAD
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80033c0:	0a1b      	lsrs	r3, r3, #8
 80033c2:	f003 0303 	and.w	r3, r3, #3
 80033c6:	69fa      	ldr	r2, [r7, #28]
 80033c8:	4413      	add	r3, r2
 80033ca:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80033d0:	69fa      	ldr	r2, [r7, #28]
 80033d2:	4613      	mov	r3, r2
 80033d4:	00db      	lsls	r3, r3, #3
 80033d6:	4413      	add	r3, r2
 80033d8:	00db      	lsls	r3, r3, #3
 80033da:	440b      	add	r3, r1
 80033dc:	627b      	str	r3, [r7, #36]	@ 0x24
=======
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002580:	0a1b      	lsrs	r3, r3, #8
 8002582:	f003 0303 	and.w	r3, r3, #3
 8002586:	69fa      	ldr	r2, [r7, #28]
 8002588:	4413      	add	r3, r2
 800258a:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8002590:	69fa      	ldr	r2, [r7, #28]
 8002592:	4613      	mov	r3, r2
 8002594:	00db      	lsls	r3, r3, #3
 8002596:	4413      	add	r3, r2
 8002598:	00db      	lsls	r3, r3, #3
 800259a:	440b      	add	r3, r1
 800259c:	627b      	str	r3, [r7, #36]	@ 0x24
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
<<<<<<< HEAD
 80033de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d107      	bne.n	8003402 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80033f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	0c9b      	lsrs	r3, r3, #18
 80033f8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	601a      	str	r2, [r3, #0]
 8003400:	e005      	b.n	800340e <HAL_FDCAN_GetRxMessage+0x136>
=======
 800259e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d107      	bne.n	80025c2 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80025b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	0c9b      	lsrs	r3, r3, #18
 80025b8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	601a      	str	r2, [r3, #0]
 80025c0:	e005      	b.n	80025ce <HAL_FDCAN_GetRxMessage+0x136>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
<<<<<<< HEAD
 8003402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	601a      	str	r2, [r3, #0]
=======
 80025c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	601a      	str	r2, [r3, #0]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
<<<<<<< HEAD
 800340e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800341a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8003426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003428:	3304      	adds	r3, #4
 800342a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800342c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	b29a      	uxth	r2, r3
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8003436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	0c1b      	lsrs	r3, r3, #16
 800343c:	f003 020f 	and.w	r2, r3, #15
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8003444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8003450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800345c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	0e1b      	lsrs	r3, r3, #24
 8003462:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800346a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	0fda      	lsrs	r2, r3, #31
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8003474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003476:	3304      	adds	r3, #4
 8003478:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800347a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800347c:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800347e:	2300      	movs	r3, #0
 8003480:	623b      	str	r3, [r7, #32]
 8003482:	e00a      	b.n	800349a <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8003484:	697a      	ldr	r2, [r7, #20]
 8003486:	6a3b      	ldr	r3, [r7, #32]
 8003488:	441a      	add	r2, r3
 800348a:	6839      	ldr	r1, [r7, #0]
 800348c:	6a3b      	ldr	r3, [r7, #32]
 800348e:	440b      	add	r3, r1
 8003490:	7812      	ldrb	r2, [r2, #0]
 8003492:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8003494:	6a3b      	ldr	r3, [r7, #32]
 8003496:	3301      	adds	r3, #1
 8003498:	623b      	str	r3, [r7, #32]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	68db      	ldr	r3, [r3, #12]
 800349e:	4a11      	ldr	r2, [pc, #68]	@ (80034e4 <HAL_FDCAN_GetRxMessage+0x20c>)
 80034a0:	5cd3      	ldrb	r3, [r2, r3]
 80034a2:	461a      	mov	r2, r3
 80034a4:	6a3b      	ldr	r3, [r7, #32]
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d3ec      	bcc.n	8003484 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	2b40      	cmp	r3, #64	@ 0x40
 80034ae:	d105      	bne.n	80034bc <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	69fa      	ldr	r2, [r7, #28]
 80034b6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 80034ba:	e004      	b.n	80034c6 <HAL_FDCAN_GetRxMessage+0x1ee>
=======
 80025ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80025da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80025e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025e8:	3304      	adds	r3, #4
 80025ea:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80025ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	b29a      	uxth	r2, r3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80025f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	0c1b      	lsrs	r3, r3, #16
 80025fc:	f003 020f 	and.w	r2, r3, #15
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8002604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8002610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800261c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	0e1b      	lsrs	r3, r3, #24
 8002622:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800262a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	0fda      	lsrs	r2, r3, #31
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8002634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002636:	3304      	adds	r3, #4
 8002638:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800263a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800263c:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800263e:	2300      	movs	r3, #0
 8002640:	623b      	str	r3, [r7, #32]
 8002642:	e00a      	b.n	800265a <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8002644:	697a      	ldr	r2, [r7, #20]
 8002646:	6a3b      	ldr	r3, [r7, #32]
 8002648:	441a      	add	r2, r3
 800264a:	6839      	ldr	r1, [r7, #0]
 800264c:	6a3b      	ldr	r3, [r7, #32]
 800264e:	440b      	add	r3, r1
 8002650:	7812      	ldrb	r2, [r2, #0]
 8002652:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8002654:	6a3b      	ldr	r3, [r7, #32]
 8002656:	3301      	adds	r3, #1
 8002658:	623b      	str	r3, [r7, #32]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	68db      	ldr	r3, [r3, #12]
 800265e:	4a11      	ldr	r2, [pc, #68]	@ (80026a4 <HAL_FDCAN_GetRxMessage+0x20c>)
 8002660:	5cd3      	ldrb	r3, [r2, r3]
 8002662:	461a      	mov	r2, r3
 8002664:	6a3b      	ldr	r3, [r7, #32]
 8002666:	4293      	cmp	r3, r2
 8002668:	d3ec      	bcc.n	8002644 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800266a:	68bb      	ldr	r3, [r7, #8]
 800266c:	2b40      	cmp	r3, #64	@ 0x40
 800266e:	d105      	bne.n	800267c <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	69fa      	ldr	r2, [r7, #28]
 8002676:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 800267a:	e004      	b.n	8002686 <HAL_FDCAN_GetRxMessage+0x1ee>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
<<<<<<< HEAD
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	69fa      	ldr	r2, [r7, #28]
 80034c2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
=======
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	69fa      	ldr	r2, [r7, #28]
 8002682:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }

    /* Return function status */
    return HAL_OK;
<<<<<<< HEAD
 80034c6:	2300      	movs	r3, #0
 80034c8:	e006      	b.n	80034d8 <HAL_FDCAN_GetRxMessage+0x200>
=======
 8002686:	2300      	movs	r3, #0
 8002688:	e006      	b.n	8002698 <HAL_FDCAN_GetRxMessage+0x200>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
<<<<<<< HEAD
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034ce:	f043 0208 	orr.w	r2, r3, #8
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
  }
}
 80034d8:	4618      	mov	r0, r3
 80034da:	372c      	adds	r7, #44	@ 0x2c
 80034dc:	46bd      	mov	sp, r7
 80034de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e2:	4770      	bx	lr
 80034e4:	08005ac0 	.word	0x08005ac0

080034e8 <HAL_FDCAN_ActivateNotification>:
=======
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800268e:	f043 0208 	orr.w	r2, r3, #8
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
  }
}
 8002698:	4618      	mov	r0, r3
 800269a:	372c      	adds	r7, #44	@ 0x2c
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr
 80026a4:	08004d54 	.word	0x08004d54

080026a8 <HAL_FDCAN_ActivateNotification>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
<<<<<<< HEAD
 80034e8:	b480      	push	{r7}
 80034ea:	b087      	sub	sp, #28
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	60f8      	str	r0, [r7, #12]
 80034f0:	60b9      	str	r1, [r7, #8]
 80034f2:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80034fa:	75fb      	strb	r3, [r7, #23]
=======
 80026a8:	b480      	push	{r7}
 80026aa:	b087      	sub	sp, #28
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	60f8      	str	r0, [r7, #12]
 80026b0:	60b9      	str	r1, [r7, #8]
 80026b2:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80026ba:	75fb      	strb	r3, [r7, #23]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
<<<<<<< HEAD
 80034fc:	7dfb      	ldrb	r3, [r7, #23]
 80034fe:	2b01      	cmp	r3, #1
 8003500:	d003      	beq.n	800350a <HAL_FDCAN_ActivateNotification+0x22>
 8003502:	7dfb      	ldrb	r3, [r7, #23]
 8003504:	2b02      	cmp	r3, #2
 8003506:	f040 80c8 	bne.w	800369a <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003510:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	f003 0307 	and.w	r3, r3, #7
 8003518:	2b00      	cmp	r3, #0
 800351a:	d004      	beq.n	8003526 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	f003 0301 	and.w	r3, r3, #1
 8003522:	2b00      	cmp	r3, #0
 8003524:	d03b      	beq.n	800359e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8003526:	68bb      	ldr	r3, [r7, #8]
 8003528:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 800352c:	2b00      	cmp	r3, #0
 800352e:	d004      	beq.n	800353a <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	f003 0302 	and.w	r3, r3, #2
 8003536:	2b00      	cmp	r3, #0
 8003538:	d031      	beq.n	800359e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8003540:	2b00      	cmp	r3, #0
 8003542:	d004      	beq.n	800354e <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8003544:	693b      	ldr	r3, [r7, #16]
 8003546:	f003 0304 	and.w	r3, r3, #4
 800354a:	2b00      	cmp	r3, #0
 800354c:	d027      	beq.n	800359e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8003554:	2b00      	cmp	r3, #0
 8003556:	d004      	beq.n	8003562 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	f003 0308 	and.w	r3, r3, #8
 800355e:	2b00      	cmp	r3, #0
 8003560:	d01d      	beq.n	800359e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8003568:	2b00      	cmp	r3, #0
 800356a:	d004      	beq.n	8003576 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	f003 0310 	and.w	r3, r3, #16
 8003572:	2b00      	cmp	r3, #0
 8003574:	d013      	beq.n	800359e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800357c:	2b00      	cmp	r3, #0
 800357e:	d004      	beq.n	800358a <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	f003 0320 	and.w	r3, r3, #32
 8003586:	2b00      	cmp	r3, #0
 8003588:	d009      	beq.n	800359e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8003590:	2b00      	cmp	r3, #0
 8003592:	d00c      	beq.n	80035ae <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800359a:	2b00      	cmp	r3, #0
 800359c:	d107      	bne.n	80035ae <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f042 0201 	orr.w	r2, r2, #1
 80035ac:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	f003 0307 	and.w	r3, r3, #7
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d004      	beq.n	80035c2 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	f003 0301 	and.w	r3, r3, #1
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d13b      	bne.n	800363a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80035c2:	68bb      	ldr	r3, [r7, #8]
 80035c4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d004      	beq.n	80035d6 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	f003 0302 	and.w	r3, r3, #2
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d131      	bne.n	800363a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d004      	beq.n	80035ea <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	f003 0304 	and.w	r3, r3, #4
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d127      	bne.n	800363a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d004      	beq.n	80035fe <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	f003 0308 	and.w	r3, r3, #8
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d11d      	bne.n	800363a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8003604:	2b00      	cmp	r3, #0
 8003606:	d004      	beq.n	8003612 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	f003 0310 	and.w	r3, r3, #16
 800360e:	2b00      	cmp	r3, #0
 8003610:	d113      	bne.n	800363a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8003612:	68bb      	ldr	r3, [r7, #8]
 8003614:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8003618:	2b00      	cmp	r3, #0
 800361a:	d004      	beq.n	8003626 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 800361c:	693b      	ldr	r3, [r7, #16]
 800361e:	f003 0320 	and.w	r3, r3, #32
 8003622:	2b00      	cmp	r3, #0
 8003624:	d109      	bne.n	800363a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8003626:	68bb      	ldr	r3, [r7, #8]
 8003628:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 800362c:	2b00      	cmp	r3, #0
 800362e:	d00c      	beq.n	800364a <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003636:	2b00      	cmp	r3, #0
 8003638:	d007      	beq.n	800364a <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f042 0202 	orr.w	r2, r2, #2
 8003648:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003650:	2b00      	cmp	r3, #0
 8003652:	d009      	beq.n	8003668 <HAL_FDCAN_ActivateNotification+0x180>
=======
 80026bc:	7dfb      	ldrb	r3, [r7, #23]
 80026be:	2b01      	cmp	r3, #1
 80026c0:	d003      	beq.n	80026ca <HAL_FDCAN_ActivateNotification+0x22>
 80026c2:	7dfb      	ldrb	r3, [r7, #23]
 80026c4:	2b02      	cmp	r3, #2
 80026c6:	f040 80c8 	bne.w	800285a <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026d0:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	f003 0307 	and.w	r3, r3, #7
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d004      	beq.n	80026e6 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	f003 0301 	and.w	r3, r3, #1
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d03b      	beq.n	800275e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d004      	beq.n	80026fa <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	f003 0302 	and.w	r3, r3, #2
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d031      	beq.n	800275e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8002700:	2b00      	cmp	r3, #0
 8002702:	d004      	beq.n	800270e <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	f003 0304 	and.w	r3, r3, #4
 800270a:	2b00      	cmp	r3, #0
 800270c:	d027      	beq.n	800275e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8002714:	2b00      	cmp	r3, #0
 8002716:	d004      	beq.n	8002722 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	f003 0308 	and.w	r3, r3, #8
 800271e:	2b00      	cmp	r3, #0
 8002720:	d01d      	beq.n	800275e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8002722:	68bb      	ldr	r3, [r7, #8]
 8002724:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8002728:	2b00      	cmp	r3, #0
 800272a:	d004      	beq.n	8002736 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	f003 0310 	and.w	r3, r3, #16
 8002732:	2b00      	cmp	r3, #0
 8002734:	d013      	beq.n	800275e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800273c:	2b00      	cmp	r3, #0
 800273e:	d004      	beq.n	800274a <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	f003 0320 	and.w	r3, r3, #32
 8002746:	2b00      	cmp	r3, #0
 8002748:	d009      	beq.n	800275e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8002750:	2b00      	cmp	r3, #0
 8002752:	d00c      	beq.n	800276e <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800275a:	2b00      	cmp	r3, #0
 800275c:	d107      	bne.n	800276e <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f042 0201 	orr.w	r2, r2, #1
 800276c:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	f003 0307 	and.w	r3, r3, #7
 8002774:	2b00      	cmp	r3, #0
 8002776:	d004      	beq.n	8002782 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	f003 0301 	and.w	r3, r3, #1
 800277e:	2b00      	cmp	r3, #0
 8002780:	d13b      	bne.n	80027fa <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8002788:	2b00      	cmp	r3, #0
 800278a:	d004      	beq.n	8002796 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	f003 0302 	and.w	r3, r3, #2
 8002792:	2b00      	cmp	r3, #0
 8002794:	d131      	bne.n	80027fa <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800279c:	2b00      	cmp	r3, #0
 800279e:	d004      	beq.n	80027aa <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	f003 0304 	and.w	r3, r3, #4
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d127      	bne.n	80027fa <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80027aa:	68bb      	ldr	r3, [r7, #8]
 80027ac:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d004      	beq.n	80027be <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	f003 0308 	and.w	r3, r3, #8
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d11d      	bne.n	80027fa <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d004      	beq.n	80027d2 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	f003 0310 	and.w	r3, r3, #16
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d113      	bne.n	80027fa <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d004      	beq.n	80027e6 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	f003 0320 	and.w	r3, r3, #32
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d109      	bne.n	80027fa <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80027e6:	68bb      	ldr	r3, [r7, #8]
 80027e8:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d00c      	beq.n	800280a <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 80027f0:	693b      	ldr	r3, [r7, #16]
 80027f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d007      	beq.n	800280a <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f042 0202 	orr.w	r2, r2, #2
 8002808:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002810:	2b00      	cmp	r3, #0
 8002812:	d009      	beq.n	8002828 <HAL_FDCAN_ActivateNotification+0x180>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
<<<<<<< HEAD
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	687a      	ldr	r2, [r7, #4]
 8003662:	430a      	orrs	r2, r1
 8003664:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800366e:	2b00      	cmp	r3, #0
 8003670:	d009      	beq.n	8003686 <HAL_FDCAN_ActivateNotification+0x19e>
=======
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	687a      	ldr	r2, [r7, #4]
 8002822:	430a      	orrs	r2, r1
 8002824:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800282e:	2b00      	cmp	r3, #0
 8002830:	d009      	beq.n	8002846 <HAL_FDCAN_ActivateNotification+0x19e>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
<<<<<<< HEAD
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	687a      	ldr	r2, [r7, #4]
 8003680:	430a      	orrs	r2, r1
 8003682:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
=======
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	687a      	ldr	r2, [r7, #4]
 8002840:	430a      	orrs	r2, r1
 8002842:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
<<<<<<< HEAD
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	68ba      	ldr	r2, [r7, #8]
 8003692:	430a      	orrs	r2, r1
 8003694:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 8003696:	2300      	movs	r3, #0
 8003698:	e006      	b.n	80036a8 <HAL_FDCAN_ActivateNotification+0x1c0>
=======
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	68ba      	ldr	r2, [r7, #8]
 8002852:	430a      	orrs	r2, r1
 8002854:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 8002856:	2300      	movs	r3, #0
 8002858:	e006      	b.n	8002868 <HAL_FDCAN_ActivateNotification+0x1c0>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
<<<<<<< HEAD
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800369e:	f043 0202 	orr.w	r2, r3, #2
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
  }
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	371c      	adds	r7, #28
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr

080036b4 <HAL_FDCAN_IRQHandler>:
=======
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800285e:	f043 0202 	orr.w	r2, r3, #2
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
  }
}
 8002868:	4618      	mov	r0, r3
 800286a:	371c      	adds	r7, #28
 800286c:	46bd      	mov	sp, r7
 800286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002872:	4770      	bx	lr

08002874 <HAL_FDCAN_DeactivateNotification>:
  * @param  InactiveITs indicates which interrupts will be disabled.
  *         This parameter can be any combination of @arg FDCAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_DeactivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t InactiveITs)
{
 8002874:	b480      	push	{r7}
 8002876:	b087      	sub	sp, #28
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
 800287c:	6039      	str	r1, [r7, #0]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002884:	75fb      	strb	r3, [r7, #23]
  uint32_t ITs_lines_selection;

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(InactiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8002886:	7dfb      	ldrb	r3, [r7, #23]
 8002888:	2b01      	cmp	r3, #1
 800288a:	d003      	beq.n	8002894 <HAL_FDCAN_DeactivateNotification+0x20>
 800288c:	7dfb      	ldrb	r3, [r7, #23]
 800288e:	2b02      	cmp	r3, #2
 8002890:	f040 80c3 	bne.w	8002a1a <HAL_FDCAN_DeactivateNotification+0x1a6>
  {
    /* Disable the selected interrupts */
    __HAL_FDCAN_DISABLE_IT(hfdcan, InactiveITs);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	43da      	mvns	r2, r3
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	400a      	ands	r2, r1
 80028a4:	655a      	str	r2, [r3, #84]	@ 0x54

    if ((InactiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d004      	beq.n	80028ba <HAL_FDCAN_DeactivateNotification+0x46>
    {
      /* Disable Tx Buffer Transmission Interrupts */
      CLEAR_REG(hfdcan->Instance->TXBTIE);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	2200      	movs	r2, #0
 80028b6:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((InactiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d004      	beq.n	80028ce <HAL_FDCAN_DeactivateNotification+0x5a>
    {
      /* Disable Tx Buffer Cancellation Finished Interrupt */
      CLEAR_REG(hfdcan->Instance->TXBCIE);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	2200      	movs	r2, #0
 80028ca:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Get interrupts enabled and interrupts line selection */
    ITs_enabled = hfdcan->Instance->IE;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028d4:	613b      	str	r3, [r7, #16]
    ITs_lines_selection = hfdcan->Instance->ILS;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028dc:	60fb      	str	r3, [r7, #12]

    /* Check if some interrupts are still enabled on interrupt line 0 */
    if ((((ITs_enabled & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	f003 0307 	and.w	r3, r3, #7
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d004      	beq.n	80028f2 <HAL_FDCAN_DeactivateNotification+0x7e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)       == 0U)) || \
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	f003 0301 	and.w	r3, r3, #1
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d043      	beq.n	800297a <HAL_FDCAN_DeactivateNotification+0x106>
        (((ITs_enabled & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)       == 0U)) || \
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d004      	beq.n	8002906 <HAL_FDCAN_DeactivateNotification+0x92>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       == 0U)) || \
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	f003 0302 	and.w	r3, r3, #2
 8002902:	2b00      	cmp	r3, #0
 8002904:	d039      	beq.n	800297a <HAL_FDCAN_DeactivateNotification+0x106>
        (((ITs_enabled & FDCAN_IT_LIST_SMSG)           != 0U)
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       == 0U)) || \
 800290c:	2b00      	cmp	r3, #0
 800290e:	d004      	beq.n	800291a <HAL_FDCAN_DeactivateNotification+0xa6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           == 0U)) || \
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	f003 0304 	and.w	r3, r3, #4
 8002916:	2b00      	cmp	r3, #0
 8002918:	d02f      	beq.n	800297a <HAL_FDCAN_DeactivateNotification+0x106>
        (((ITs_enabled & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           == 0U)) || \
 8002920:	2b00      	cmp	r3, #0
 8002922:	d004      	beq.n	800292e <HAL_FDCAN_DeactivateNotification+0xba>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	f003 0308 	and.w	r3, r3, #8
 800292a:	2b00      	cmp	r3, #0
 800292c:	d025      	beq.n	800297a <HAL_FDCAN_DeactivateNotification+0x106>
        (((ITs_enabled & FDCAN_IT_LIST_MISC)           != 0U)
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8002934:	2b00      	cmp	r3, #0
 8002936:	d004      	beq.n	8002942 <HAL_FDCAN_DeactivateNotification+0xce>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	f003 0310 	and.w	r3, r3, #16
 800293e:	2b00      	cmp	r3, #0
 8002940:	d01b      	beq.n	800297a <HAL_FDCAN_DeactivateNotification+0x106>
        (((ITs_enabled & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8002948:	2b00      	cmp	r3, #0
 800294a:	d004      	beq.n	8002956 <HAL_FDCAN_DeactivateNotification+0xe2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	f003 0320 	and.w	r3, r3, #32
 8002952:	2b00      	cmp	r3, #0
 8002954:	d011      	beq.n	800297a <HAL_FDCAN_DeactivateNotification+0x106>
        (((ITs_enabled & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 800295c:	2b00      	cmp	r3, #0
 800295e:	d004      	beq.n	800296a <HAL_FDCAN_DeactivateNotification+0xf6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002966:	2b00      	cmp	r3, #0
 8002968:	d007      	beq.n	800297a <HAL_FDCAN_DeactivateNotification+0x106>
      /* Do nothing */
    }
    else /* no more interrupts enabled on interrupt line 0 */
    {
      /* Disable interrupt line 0 */
      CLEAR_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f022 0201 	bic.w	r2, r2, #1
 8002978:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Check if some interrupts are still enabled on interrupt line 1 */
    if ((((ITs_enabled & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	f003 0307 	and.w	r3, r3, #7
 8002980:	2b00      	cmp	r3, #0
 8002982:	d004      	beq.n	800298e <HAL_FDCAN_DeactivateNotification+0x11a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)       != 0U)) || \
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	f003 0301 	and.w	r3, r3, #1
 800298a:	2b00      	cmp	r3, #0
 800298c:	d143      	bne.n	8002a16 <HAL_FDCAN_DeactivateNotification+0x1a2>
        (((ITs_enabled & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)       != 0U)) || \
 8002994:	2b00      	cmp	r3, #0
 8002996:	d004      	beq.n	80029a2 <HAL_FDCAN_DeactivateNotification+0x12e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	f003 0302 	and.w	r3, r3, #2
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d139      	bne.n	8002a16 <HAL_FDCAN_DeactivateNotification+0x1a2>
        (((ITs_enabled & FDCAN_IT_LIST_SMSG)           != 0U)
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d004      	beq.n	80029b6 <HAL_FDCAN_DeactivateNotification+0x142>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	f003 0304 	and.w	r3, r3, #4
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d12f      	bne.n	8002a16 <HAL_FDCAN_DeactivateNotification+0x1a2>
        (((ITs_enabled & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d004      	beq.n	80029ca <HAL_FDCAN_DeactivateNotification+0x156>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f003 0308 	and.w	r3, r3, #8
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d125      	bne.n	8002a16 <HAL_FDCAN_DeactivateNotification+0x1a2>
        (((ITs_enabled & FDCAN_IT_LIST_MISC)           != 0U)
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d004      	beq.n	80029de <HAL_FDCAN_DeactivateNotification+0x16a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	f003 0310 	and.w	r3, r3, #16
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d11b      	bne.n	8002a16 <HAL_FDCAN_DeactivateNotification+0x1a2>
        (((ITs_enabled & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d004      	beq.n	80029f2 <HAL_FDCAN_DeactivateNotification+0x17e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	f003 0320 	and.w	r3, r3, #32
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d111      	bne.n	8002a16 <HAL_FDCAN_DeactivateNotification+0x1a2>
        (((ITs_enabled & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d004      	beq.n	8002a06 <HAL_FDCAN_DeactivateNotification+0x192>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d107      	bne.n	8002a16 <HAL_FDCAN_DeactivateNotification+0x1a2>
      /* Do nothing */
    }
    else /* no more interrupts enabled on interrupt line 1 */
    {
      /* Disable interrupt line 1 */
      CLEAR_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f022 0202 	bic.w	r2, r2, #2
 8002a14:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Return function status */
    return HAL_OK;
 8002a16:	2300      	movs	r3, #0
 8002a18:	e006      	b.n	8002a28 <HAL_FDCAN_DeactivateNotification+0x1b4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a1e:	f043 0202 	orr.w	r2, r3, #2
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
  }
}
 8002a28:	4618      	mov	r0, r3
 8002a2a:	371c      	adds	r7, #28
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a32:	4770      	bx	lr

08002a34 <HAL_FDCAN_IRQHandler>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
<<<<<<< HEAD
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b08c      	sub	sp, #48	@ 0x30
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
=======
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b08c      	sub	sp, #48	@ 0x30
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
<<<<<<< HEAD
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036c2:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 80036c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80036d0:	4013      	ands	r3, r2
 80036d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036da:	f003 0307 	and.w	r3, r3, #7
 80036de:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80036e8:	4013      	ands	r3, r2
 80036ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036f2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80036f6:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003700:	4013      	ands	r3, r2
 8003702:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800370a:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 800370e:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003716:	6a3a      	ldr	r2, [r7, #32]
 8003718:	4013      	ands	r3, r2
 800371a:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003722:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003726:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800372e:	69fa      	ldr	r2, [r7, #28]
 8003730:	4013      	ands	r3, r2
 8003732:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800373a:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003742:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	099b      	lsrs	r3, r3, #6
 8003748:	f003 0301 	and.w	r3, r3, #1
 800374c:	2b00      	cmp	r3, #0
 800374e:	d00c      	beq.n	800376a <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8003750:	69bb      	ldr	r3, [r7, #24]
 8003752:	099b      	lsrs	r3, r3, #6
 8003754:	f003 0301 	and.w	r3, r3, #1
 8003758:	2b00      	cmp	r3, #0
 800375a:	d006      	beq.n	800376a <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	2240      	movs	r2, #64	@ 0x40
 8003762:	651a      	str	r2, [r3, #80]	@ 0x50
=======
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a42:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8002a46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a50:	4013      	ands	r3, r2
 8002a52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a5a:	f003 0307 	and.w	r3, r3, #7
 8002a5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a68:	4013      	ands	r3, r2
 8002a6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a72:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002a76:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a80:	4013      	ands	r3, r2
 8002a82:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a8a:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8002a8e:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a96:	6a3a      	ldr	r2, [r7, #32]
 8002a98:	4013      	ands	r3, r2
 8002a9a:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002aa2:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002aa6:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aae:	69fa      	ldr	r2, [r7, #28]
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aba:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ac2:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d00b      	beq.n	8002ae6 <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8002ace:	69bb      	ldr	r3, [r7, #24]
 8002ad0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d006      	beq.n	8002ae6 <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2240      	movs	r2, #64	@ 0x40
 8002ade:	651a      	str	r2, [r3, #80]	@ 0x50
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
<<<<<<< HEAD
 8003764:	6878      	ldr	r0, [r7, #4]
 8003766:	f000 f922 	bl	80039ae <HAL_FDCAN_HighPriorityMessageCallback>
=======
 8002ae0:	6878      	ldr	r0, [r7, #4]
 8002ae2:	f000 f916 	bl	8002d12 <HAL_FDCAN_HighPriorityMessageCallback>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
<<<<<<< HEAD
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	0a1b      	lsrs	r3, r3, #8
 800376e:	f003 0301 	and.w	r3, r3, #1
 8003772:	2b00      	cmp	r3, #0
 8003774:	d01a      	beq.n	80037ac <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8003776:	69bb      	ldr	r3, [r7, #24]
 8003778:	0a1b      	lsrs	r3, r3, #8
 800377a:	f003 0301 	and.w	r3, r3, #1
 800377e:	2b00      	cmp	r3, #0
 8003780:	d014      	beq.n	80037ac <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800378a:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003794:	693a      	ldr	r2, [r7, #16]
 8003796:	4013      	ands	r3, r2
 8003798:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80037a2:	651a      	str	r2, [r3, #80]	@ 0x50
=======
 8002ae6:	697b      	ldr	r3, [r7, #20]
 8002ae8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d019      	beq.n	8002b24 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8002af0:	69bb      	ldr	r3, [r7, #24]
 8002af2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d014      	beq.n	8002b24 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002b02:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b0c:	693a      	ldr	r2, [r7, #16]
 8002b0e:	4013      	ands	r3, r2
 8002b10:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b1a:	651a      	str	r2, [r3, #80]	@ 0x50
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
<<<<<<< HEAD
 80037a4:	6939      	ldr	r1, [r7, #16]
 80037a6:	6878      	ldr	r0, [r7, #4]
 80037a8:	f000 f8e2 	bl	8003970 <HAL_FDCAN_TxBufferAbortCallback>
=======
 8002b1c:	6939      	ldr	r1, [r7, #16]
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f000 f8d8 	bl	8002cd4 <HAL_FDCAN_TxBufferAbortCallback>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
<<<<<<< HEAD
 80037ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d007      	beq.n	80037c2 <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037b8:	651a      	str	r2, [r3, #80]	@ 0x50
=======
 8002b24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d007      	beq.n	8002b3a <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b30:	651a      	str	r2, [r3, #80]	@ 0x50
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
<<<<<<< HEAD
 80037ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	f000 f8ac 	bl	800391a <HAL_FDCAN_TxEventFifoCallback>
=======
 8002b32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002b34:	6878      	ldr	r0, [r7, #4]
 8002b36:	f000 f8a2 	bl	8002c7e <HAL_FDCAN_TxEventFifoCallback>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
<<<<<<< HEAD
 80037c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d007      	beq.n	80037d8 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80037ce:	651a      	str	r2, [r3, #80]	@ 0x50
=======
 8002b3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d007      	beq.n	8002b50 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002b46:	651a      	str	r2, [r3, #80]	@ 0x50
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
<<<<<<< HEAD
 80037d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f7fc fff6 	bl	80007c4 <HAL_FDCAN_RxFifo0Callback>
=======
 8002b48:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f7fd fbf8 	bl	8000340 <HAL_FDCAN_RxFifo0Callback>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
<<<<<<< HEAD
 80037d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d007      	beq.n	80037ee <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037e4:	651a      	str	r2, [r3, #80]	@ 0x50
=======
 8002b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d007      	beq.n	8002b66 <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b5c:	651a      	str	r2, [r3, #80]	@ 0x50
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
<<<<<<< HEAD
 80037e6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80037e8:	6878      	ldr	r0, [r7, #4]
 80037ea:	f000 f8a1 	bl	8003930 <HAL_FDCAN_RxFifo1Callback>
=======
 8002b5e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002b60:	6878      	ldr	r0, [r7, #4]
 8002b62:	f000 f897 	bl	8002c94 <HAL_FDCAN_RxFifo1Callback>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
<<<<<<< HEAD
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	0a5b      	lsrs	r3, r3, #9
 80037f2:	f003 0301 	and.w	r3, r3, #1
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d00d      	beq.n	8003816 <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 80037fa:	69bb      	ldr	r3, [r7, #24]
 80037fc:	0a5b      	lsrs	r3, r3, #9
 80037fe:	f003 0301 	and.w	r3, r3, #1
 8003802:	2b00      	cmp	r3, #0
 8003804:	d007      	beq.n	8003816 <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800380e:	651a      	str	r2, [r3, #80]	@ 0x50
=======
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d00c      	beq.n	8002b8a <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8002b70:	69bb      	ldr	r3, [r7, #24]
 8002b72:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d007      	beq.n	8002b8a <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b82:	651a      	str	r2, [r3, #80]	@ 0x50
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
<<<<<<< HEAD
 8003810:	6878      	ldr	r0, [r7, #4]
 8003812:	f000 f898 	bl	8003946 <HAL_FDCAN_TxFifoEmptyCallback>
=======
 8002b84:	6878      	ldr	r0, [r7, #4]
 8002b86:	f000 f890 	bl	8002caa <HAL_FDCAN_TxFifoEmptyCallback>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
<<<<<<< HEAD
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	09db      	lsrs	r3, r3, #7
 800381a:	f003 0301 	and.w	r3, r3, #1
 800381e:	2b00      	cmp	r3, #0
 8003820:	d019      	beq.n	8003856 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8003822:	69bb      	ldr	r3, [r7, #24]
 8003824:	09db      	lsrs	r3, r3, #7
 8003826:	f003 0301 	and.w	r3, r3, #1
 800382a:	2b00      	cmp	r3, #0
 800382c:	d013      	beq.n	8003856 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003836:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003840:	68fa      	ldr	r2, [r7, #12]
 8003842:	4013      	ands	r3, r2
 8003844:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	2280      	movs	r2, #128	@ 0x80
 800384c:	651a      	str	r2, [r3, #80]	@ 0x50
=======
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d018      	beq.n	8002bc6 <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8002b94:	69bb      	ldr	r3, [r7, #24]
 8002b96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d013      	beq.n	8002bc6 <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002ba6:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002bb0:	68fa      	ldr	r2, [r7, #12]
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	2280      	movs	r2, #128	@ 0x80
 8002bbc:	651a      	str	r2, [r3, #80]	@ 0x50
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
<<<<<<< HEAD
 800384e:	68f9      	ldr	r1, [r7, #12]
 8003850:	6878      	ldr	r0, [r7, #4]
 8003852:	f000 f882 	bl	800395a <HAL_FDCAN_TxBufferCompleteCallback>
=======
 8002bbe:	68f9      	ldr	r1, [r7, #12]
 8002bc0:	6878      	ldr	r0, [r7, #4]
 8002bc2:	f000 f87c 	bl	8002cbe <HAL_FDCAN_TxBufferCompleteCallback>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
<<<<<<< HEAD
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	0b5b      	lsrs	r3, r3, #13
 800385a:	f003 0301 	and.w	r3, r3, #1
 800385e:	2b00      	cmp	r3, #0
 8003860:	d00d      	beq.n	800387e <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8003862:	69bb      	ldr	r3, [r7, #24]
 8003864:	0b5b      	lsrs	r3, r3, #13
 8003866:	f003 0301 	and.w	r3, r3, #1
 800386a:	2b00      	cmp	r3, #0
 800386c:	d007      	beq.n	800387e <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003876:	651a      	str	r2, [r3, #80]	@ 0x50
=======
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d00c      	beq.n	8002bea <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8002bd0:	69bb      	ldr	r3, [r7, #24]
 8002bd2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d007      	beq.n	8002bea <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002be2:	651a      	str	r2, [r3, #80]	@ 0x50
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
<<<<<<< HEAD
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	f000 f884 	bl	8003986 <HAL_FDCAN_TimestampWraparoundCallback>
=======
 8002be4:	6878      	ldr	r0, [r7, #4]
 8002be6:	f000 f880 	bl	8002cea <HAL_FDCAN_TimestampWraparoundCallback>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
<<<<<<< HEAD
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	0bdb      	lsrs	r3, r3, #15
 8003882:	f003 0301 	and.w	r3, r3, #1
 8003886:	2b00      	cmp	r3, #0
 8003888:	d00d      	beq.n	80038a6 <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 800388a:	69bb      	ldr	r3, [r7, #24]
 800388c:	0bdb      	lsrs	r3, r3, #15
 800388e:	f003 0301 	and.w	r3, r3, #1
 8003892:	2b00      	cmp	r3, #0
 8003894:	d007      	beq.n	80038a6 <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800389e:	651a      	str	r2, [r3, #80]	@ 0x50
=======
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d00c      	beq.n	8002c0e <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8002bf4:	69bb      	ldr	r3, [r7, #24]
 8002bf6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d007      	beq.n	8002c0e <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002c06:	651a      	str	r2, [r3, #80]	@ 0x50
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
<<<<<<< HEAD
 80038a0:	6878      	ldr	r0, [r7, #4]
 80038a2:	f000 f87a 	bl	800399a <HAL_FDCAN_TimeoutOccurredCallback>
=======
 8002c08:	6878      	ldr	r0, [r7, #4]
 8002c0a:	f000 f878 	bl	8002cfe <HAL_FDCAN_TimeoutOccurredCallback>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
<<<<<<< HEAD
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	0b9b      	lsrs	r3, r3, #14
 80038aa:	f003 0301 	and.w	r3, r3, #1
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d010      	beq.n	80038d4 <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80038b2:	69bb      	ldr	r3, [r7, #24]
 80038b4:	0b9b      	lsrs	r3, r3, #14
 80038b6:	f003 0301 	and.w	r3, r3, #1
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d00a      	beq.n	80038d4 <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80038c6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038cc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	661a      	str	r2, [r3, #96]	@ 0x60
=======
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d00f      	beq.n	8002c38 <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8002c18:	69bb      	ldr	r3, [r7, #24]
 8002c1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d00a      	beq.n	8002c38 <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002c2a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c30:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	661a      	str	r2, [r3, #96]	@ 0x60
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
<<<<<<< HEAD
 80038d4:	69fb      	ldr	r3, [r7, #28]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d007      	beq.n	80038ea <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	69fa      	ldr	r2, [r7, #28]
 80038e0:	651a      	str	r2, [r3, #80]	@ 0x50
=======
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d007      	beq.n	8002c4e <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	69fa      	ldr	r2, [r7, #28]
 8002c44:	651a      	str	r2, [r3, #80]	@ 0x50
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
<<<<<<< HEAD
 80038e2:	69f9      	ldr	r1, [r7, #28]
 80038e4:	6878      	ldr	r0, [r7, #4]
 80038e6:	f000 f876 	bl	80039d6 <HAL_FDCAN_ErrorStatusCallback>
=======
 8002c46:	69f9      	ldr	r1, [r7, #28]
 8002c48:	6878      	ldr	r0, [r7, #4]
 8002c4a:	f000 f876 	bl	8002d3a <HAL_FDCAN_ErrorStatusCallback>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
<<<<<<< HEAD
 80038ea:	6a3b      	ldr	r3, [r7, #32]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d009      	beq.n	8003904 <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	6a3a      	ldr	r2, [r7, #32]
 80038f6:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80038fc:	6a3b      	ldr	r3, [r7, #32]
 80038fe:	431a      	orrs	r2, r3
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003908:	2b00      	cmp	r3, #0
 800390a:	d002      	beq.n	8003912 <HAL_FDCAN_IRQHandler+0x25e>
=======
 8002c4e:	6a3b      	ldr	r3, [r7, #32]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d009      	beq.n	8002c68 <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	6a3a      	ldr	r2, [r7, #32]
 8002c5a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002c60:	6a3b      	ldr	r3, [r7, #32]
 8002c62:	431a      	orrs	r2, r3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d002      	beq.n	8002c76 <HAL_FDCAN_IRQHandler+0x242>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
<<<<<<< HEAD
 800390c:	6878      	ldr	r0, [r7, #4]
 800390e:	f000 f858 	bl	80039c2 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8003912:	bf00      	nop
 8003914:	3730      	adds	r7, #48	@ 0x30
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}

0800391a <HAL_FDCAN_TxEventFifoCallback>:
=======
 8002c70:	6878      	ldr	r0, [r7, #4]
 8002c72:	f000 f858 	bl	8002d26 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8002c76:	bf00      	nop
 8002c78:	3730      	adds	r7, #48	@ 0x30
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}

08002c7e <HAL_FDCAN_TxEventFifoCallback>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
<<<<<<< HEAD
 800391a:	b480      	push	{r7}
 800391c:	b083      	sub	sp, #12
 800391e:	af00      	add	r7, sp, #0
 8003920:	6078      	str	r0, [r7, #4]
 8003922:	6039      	str	r1, [r7, #0]
=======
 8002c7e:	b480      	push	{r7}
 8002c80:	b083      	sub	sp, #12
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	6078      	str	r0, [r7, #4]
 8002c86:	6039      	str	r1, [r7, #0]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 8003924:	bf00      	nop
 8003926:	370c      	adds	r7, #12
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr

08003930 <HAL_FDCAN_RxFifo1Callback>:
=======
 8002c88:	bf00      	nop
 8002c8a:	370c      	adds	r7, #12
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c92:	4770      	bx	lr

08002c94 <HAL_FDCAN_RxFifo1Callback>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
<<<<<<< HEAD
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
 8003938:	6039      	str	r1, [r7, #0]
=======
 8002c94:	b480      	push	{r7}
 8002c96:	b083      	sub	sp, #12
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
 8002c9c:	6039      	str	r1, [r7, #0]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
<<<<<<< HEAD
 800393a:	bf00      	nop
 800393c:	370c      	adds	r7, #12
 800393e:	46bd      	mov	sp, r7
 8003940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003944:	4770      	bx	lr

08003946 <HAL_FDCAN_TxFifoEmptyCallback>:
=======
 8002c9e:	bf00      	nop
 8002ca0:	370c      	adds	r7, #12
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca8:	4770      	bx	lr

08002caa <HAL_FDCAN_TxFifoEmptyCallback>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
<<<<<<< HEAD
 8003946:	b480      	push	{r7}
 8003948:	b083      	sub	sp, #12
 800394a:	af00      	add	r7, sp, #0
 800394c:	6078      	str	r0, [r7, #4]
=======
 8002caa:	b480      	push	{r7}
 8002cac:	b083      	sub	sp, #12
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	6078      	str	r0, [r7, #4]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 800394e:	bf00      	nop
 8003950:	370c      	adds	r7, #12
 8003952:	46bd      	mov	sp, r7
 8003954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003958:	4770      	bx	lr

0800395a <HAL_FDCAN_TxBufferCompleteCallback>:
=======
 8002cb2:	bf00      	nop
 8002cb4:	370c      	adds	r7, #12
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr

08002cbe <HAL_FDCAN_TxBufferCompleteCallback>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
<<<<<<< HEAD
 800395a:	b480      	push	{r7}
 800395c:	b083      	sub	sp, #12
 800395e:	af00      	add	r7, sp, #0
 8003960:	6078      	str	r0, [r7, #4]
 8003962:	6039      	str	r1, [r7, #0]
=======
 8002cbe:	b480      	push	{r7}
 8002cc0:	b083      	sub	sp, #12
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	6078      	str	r0, [r7, #4]
 8002cc6:	6039      	str	r1, [r7, #0]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 8003964:	bf00      	nop
 8003966:	370c      	adds	r7, #12
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr

08003970 <HAL_FDCAN_TxBufferAbortCallback>:
=======
 8002cc8:	bf00      	nop
 8002cca:	370c      	adds	r7, #12
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd2:	4770      	bx	lr

08002cd4 <HAL_FDCAN_TxBufferAbortCallback>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
<<<<<<< HEAD
 8003970:	b480      	push	{r7}
 8003972:	b083      	sub	sp, #12
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
 8003978:	6039      	str	r1, [r7, #0]
=======
 8002cd4:	b480      	push	{r7}
 8002cd6:	b083      	sub	sp, #12
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
 8002cdc:	6039      	str	r1, [r7, #0]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 800397a:	bf00      	nop
 800397c:	370c      	adds	r7, #12
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr

08003986 <HAL_FDCAN_TimestampWraparoundCallback>:
=======
 8002cde:	bf00      	nop
 8002ce0:	370c      	adds	r7, #12
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce8:	4770      	bx	lr

08002cea <HAL_FDCAN_TimestampWraparoundCallback>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
<<<<<<< HEAD
 8003986:	b480      	push	{r7}
 8003988:	b083      	sub	sp, #12
 800398a:	af00      	add	r7, sp, #0
 800398c:	6078      	str	r0, [r7, #4]
=======
 8002cea:	b480      	push	{r7}
 8002cec:	b083      	sub	sp, #12
 8002cee:	af00      	add	r7, sp, #0
 8002cf0:	6078      	str	r0, [r7, #4]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 800398e:	bf00      	nop
 8003990:	370c      	adds	r7, #12
 8003992:	46bd      	mov	sp, r7
 8003994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003998:	4770      	bx	lr

0800399a <HAL_FDCAN_TimeoutOccurredCallback>:
=======
 8002cf2:	bf00      	nop
 8002cf4:	370c      	adds	r7, #12
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr

08002cfe <HAL_FDCAN_TimeoutOccurredCallback>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
<<<<<<< HEAD
 800399a:	b480      	push	{r7}
 800399c:	b083      	sub	sp, #12
 800399e:	af00      	add	r7, sp, #0
 80039a0:	6078      	str	r0, [r7, #4]
=======
 8002cfe:	b480      	push	{r7}
 8002d00:	b083      	sub	sp, #12
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	6078      	str	r0, [r7, #4]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 80039a2:	bf00      	nop
 80039a4:	370c      	adds	r7, #12
 80039a6:	46bd      	mov	sp, r7
 80039a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ac:	4770      	bx	lr

080039ae <HAL_FDCAN_HighPriorityMessageCallback>:
=======
 8002d06:	bf00      	nop
 8002d08:	370c      	adds	r7, #12
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr

08002d12 <HAL_FDCAN_HighPriorityMessageCallback>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
<<<<<<< HEAD
 80039ae:	b480      	push	{r7}
 80039b0:	b083      	sub	sp, #12
 80039b2:	af00      	add	r7, sp, #0
 80039b4:	6078      	str	r0, [r7, #4]
=======
 8002d12:	b480      	push	{r7}
 8002d14:	b083      	sub	sp, #12
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	6078      	str	r0, [r7, #4]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 80039b6:	bf00      	nop
 80039b8:	370c      	adds	r7, #12
 80039ba:	46bd      	mov	sp, r7
 80039bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c0:	4770      	bx	lr

080039c2 <HAL_FDCAN_ErrorCallback>:
=======
 8002d1a:	bf00      	nop
 8002d1c:	370c      	adds	r7, #12
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d24:	4770      	bx	lr

08002d26 <HAL_FDCAN_ErrorCallback>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
<<<<<<< HEAD
 80039c2:	b480      	push	{r7}
 80039c4:	b083      	sub	sp, #12
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	6078      	str	r0, [r7, #4]
=======
 8002d26:	b480      	push	{r7}
 8002d28:	b083      	sub	sp, #12
 8002d2a:	af00      	add	r7, sp, #0
 8002d2c:	6078      	str	r0, [r7, #4]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 80039ca:	bf00      	nop
 80039cc:	370c      	adds	r7, #12
 80039ce:	46bd      	mov	sp, r7
 80039d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d4:	4770      	bx	lr

080039d6 <HAL_FDCAN_ErrorStatusCallback>:
=======
 8002d2e:	bf00      	nop
 8002d30:	370c      	adds	r7, #12
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr

08002d3a <HAL_FDCAN_ErrorStatusCallback>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
<<<<<<< HEAD
 80039d6:	b480      	push	{r7}
 80039d8:	b083      	sub	sp, #12
 80039da:	af00      	add	r7, sp, #0
 80039dc:	6078      	str	r0, [r7, #4]
 80039de:	6039      	str	r1, [r7, #0]
=======
 8002d3a:	b480      	push	{r7}
 8002d3c:	b083      	sub	sp, #12
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	6078      	str	r0, [r7, #4]
 8002d42:	6039      	str	r1, [r7, #0]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 80039e0:	bf00      	nop
 80039e2:	370c      	adds	r7, #12
 80039e4:	46bd      	mov	sp, r7
 80039e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ea:	4770      	bx	lr

080039ec <FDCAN_CalcultateRamBlockAddresses>:
=======
 8002d44:	bf00      	nop
 8002d46:	370c      	adds	r7, #12
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4e:	4770      	bx	lr

08002d50 <FDCAN_CalcultateRamBlockAddresses>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
<<<<<<< HEAD
 80039ec:	b480      	push	{r7}
 80039ee:	b085      	sub	sp, #20
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80039f4:	4b27      	ldr	r3, [pc, #156]	@ (8003a94 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 80039f6:	60bb      	str	r3, [r7, #8]
=======
 8002d50:	b480      	push	{r7}
 8002d52:	b085      	sub	sp, #20
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8002d58:	4b27      	ldr	r3, [pc, #156]	@ (8002df8 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8002d5a:	60bb      	str	r3, [r7, #8]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
<<<<<<< HEAD
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	68ba      	ldr	r2, [r7, #8]
 80039fc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a06:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a0e:	041a      	lsls	r2, r3, #16
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	430a      	orrs	r2, r1
 8003a16:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a2c:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a34:	061a      	lsls	r2, r3, #24
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	430a      	orrs	r2, r1
 8003a3c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8003a4a:	68bb      	ldr	r3, [r7, #8]
 8003a4c:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	60fb      	str	r3, [r7, #12]
 8003a6c:	e005      	b.n	8003a7a <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2200      	movs	r2, #0
 8003a72:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	3304      	adds	r3, #4
 8003a78:	60fb      	str	r3, [r7, #12]
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8003a80:	68fa      	ldr	r2, [r7, #12]
 8003a82:	429a      	cmp	r2, r3
 8003a84:	d3f3      	bcc.n	8003a6e <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8003a86:	bf00      	nop
 8003a88:	bf00      	nop
 8003a8a:	3714      	adds	r7, #20
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr
 8003a94:	4000a400 	.word	0x4000a400

08003a98 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b089      	sub	sp, #36	@ 0x24
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	60f8      	str	r0, [r7, #12]
 8003aa0:	60b9      	str	r1, [r7, #8]
 8003aa2:	607a      	str	r2, [r7, #4]
 8003aa4:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d10a      	bne.n	8003ac4 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8003ab6:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	61fb      	str	r3, [r7, #28]
 8003ac2:	e00a      	b.n	8003ada <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8003acc:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8003ad2:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003ad4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003ad8:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	6a1b      	ldr	r3, [r3, #32]
 8003ade:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003ae4:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8003ae6:	68bb      	ldr	r3, [r7, #8]
 8003ae8:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8003aea:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8003af0:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	68db      	ldr	r3, [r3, #12]
 8003af6:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003af8:	4313      	orrs	r3, r2
 8003afa:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003b00:	683a      	ldr	r2, [r7, #0]
 8003b02:	4613      	mov	r3, r2
 8003b04:	00db      	lsls	r3, r3, #3
 8003b06:	4413      	add	r3, r2
 8003b08:	00db      	lsls	r3, r3, #3
 8003b0a:	440b      	add	r3, r1
 8003b0c:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8003b0e:	69bb      	ldr	r3, [r7, #24]
 8003b10:	69fa      	ldr	r2, [r7, #28]
 8003b12:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8003b14:	69bb      	ldr	r3, [r7, #24]
 8003b16:	3304      	adds	r3, #4
 8003b18:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8003b1a:	69bb      	ldr	r3, [r7, #24]
 8003b1c:	693a      	ldr	r2, [r7, #16]
 8003b1e:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8003b20:	69bb      	ldr	r3, [r7, #24]
 8003b22:	3304      	adds	r3, #4
 8003b24:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8003b26:	2300      	movs	r3, #0
 8003b28:	617b      	str	r3, [r7, #20]
 8003b2a:	e020      	b.n	8003b6e <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	3303      	adds	r3, #3
 8003b30:	687a      	ldr	r2, [r7, #4]
 8003b32:	4413      	add	r3, r2
 8003b34:	781b      	ldrb	r3, [r3, #0]
 8003b36:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	3302      	adds	r3, #2
 8003b3c:	6879      	ldr	r1, [r7, #4]
 8003b3e:	440b      	add	r3, r1
 8003b40:	781b      	ldrb	r3, [r3, #0]
 8003b42:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003b44:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	3301      	adds	r3, #1
 8003b4a:	6879      	ldr	r1, [r7, #4]
 8003b4c:	440b      	add	r3, r1
 8003b4e:	781b      	ldrb	r3, [r3, #0]
 8003b50:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8003b52:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8003b54:	6879      	ldr	r1, [r7, #4]
 8003b56:	697a      	ldr	r2, [r7, #20]
 8003b58:	440a      	add	r2, r1
 8003b5a:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8003b5c:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003b5e:	69bb      	ldr	r3, [r7, #24]
 8003b60:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8003b62:	69bb      	ldr	r3, [r7, #24]
 8003b64:	3304      	adds	r3, #4
 8003b66:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	3304      	adds	r3, #4
 8003b6c:	617b      	str	r3, [r7, #20]
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	68db      	ldr	r3, [r3, #12]
 8003b72:	4a06      	ldr	r2, [pc, #24]	@ (8003b8c <FDCAN_CopyMessageToRAM+0xf4>)
 8003b74:	5cd3      	ldrb	r3, [r2, r3]
 8003b76:	461a      	mov	r2, r3
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d3d6      	bcc.n	8003b2c <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8003b7e:	bf00      	nop
 8003b80:	bf00      	nop
 8003b82:	3724      	adds	r7, #36	@ 0x24
 8003b84:	46bd      	mov	sp, r7
 8003b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8a:	4770      	bx	lr
 8003b8c:	08005ac0 	.word	0x08005ac0

08003b90 <HAL_GPIO_Init>:
=======
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	68ba      	ldr	r2, [r7, #8]
 8002d60:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d6a:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d72:	041a      	lsls	r2, r3, #16
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	430a      	orrs	r2, r1
 8002d7a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d90:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d98:	061a      	lsls	r2, r3, #24
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	430a      	orrs	r2, r1
 8002da0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	60fb      	str	r3, [r7, #12]
 8002dd0:	e005      	b.n	8002dde <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	3304      	adds	r3, #4
 8002ddc:	60fb      	str	r3, [r7, #12]
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8002de4:	68fa      	ldr	r2, [r7, #12]
 8002de6:	429a      	cmp	r2, r3
 8002de8:	d3f3      	bcc.n	8002dd2 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8002dea:	bf00      	nop
 8002dec:	bf00      	nop
 8002dee:	3714      	adds	r7, #20
 8002df0:	46bd      	mov	sp, r7
 8002df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df6:	4770      	bx	lr
 8002df8:	4000a400 	.word	0x4000a400

08002dfc <HAL_GPIO_Init>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
<<<<<<< HEAD
 8003b90:	b480      	push	{r7}
 8003b92:	b087      	sub	sp, #28
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
 8003b98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	617b      	str	r3, [r7, #20]
=======
 8002dfc:	b480      	push	{r7}
 8002dfe:	b087      	sub	sp, #28
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
 8002e04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002e06:	2300      	movs	r3, #0
 8002e08:	617b      	str	r3, [r7, #20]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
<<<<<<< HEAD
 8003b9e:	e15a      	b.n	8003e56 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	681a      	ldr	r2, [r3, #0]
 8003ba4:	2101      	movs	r1, #1
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	fa01 f303 	lsl.w	r3, r1, r3
 8003bac:	4013      	ands	r3, r2
 8003bae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	f000 814c 	beq.w	8003e50 <HAL_GPIO_Init+0x2c0>
=======
 8002e0a:	e15a      	b.n	80030c2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	2101      	movs	r1, #1
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	fa01 f303 	lsl.w	r3, r1, r3
 8002e18:	4013      	ands	r3, r2
 8002e1a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	f000 814c 	beq.w	80030bc <HAL_GPIO_Init+0x2c0>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
<<<<<<< HEAD
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f003 0303 	and.w	r3, r3, #3
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d005      	beq.n	8003bd0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003bcc:	2b02      	cmp	r3, #2
 8003bce:	d130      	bne.n	8003c32 <HAL_GPIO_Init+0xa2>
=======
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	f003 0303 	and.w	r3, r3, #3
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	d005      	beq.n	8002e3c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	d130      	bne.n	8002e9e <HAL_GPIO_Init+0xa2>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
<<<<<<< HEAD
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	005b      	lsls	r3, r3, #1
 8003bda:	2203      	movs	r2, #3
 8003bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8003be0:	43db      	mvns	r3, r3
 8003be2:	693a      	ldr	r2, [r7, #16]
 8003be4:	4013      	ands	r3, r2
 8003be6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	68da      	ldr	r2, [r3, #12]
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	005b      	lsls	r3, r3, #1
 8003bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf4:	693a      	ldr	r2, [r7, #16]
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	693a      	ldr	r2, [r7, #16]
 8003bfe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003c06:	2201      	movs	r2, #1
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c0e:	43db      	mvns	r3, r3
 8003c10:	693a      	ldr	r2, [r7, #16]
 8003c12:	4013      	ands	r3, r2
 8003c14:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	091b      	lsrs	r3, r3, #4
 8003c1c:	f003 0201 	and.w	r2, r3, #1
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	fa02 f303 	lsl.w	r3, r2, r3
 8003c26:	693a      	ldr	r2, [r7, #16]
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	693a      	ldr	r2, [r7, #16]
 8003c30:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	f003 0303 	and.w	r3, r3, #3
 8003c3a:	2b03      	cmp	r3, #3
 8003c3c:	d017      	beq.n	8003c6e <HAL_GPIO_Init+0xde>
=======
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	005b      	lsls	r3, r3, #1
 8002e46:	2203      	movs	r2, #3
 8002e48:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4c:	43db      	mvns	r3, r3
 8002e4e:	693a      	ldr	r2, [r7, #16]
 8002e50:	4013      	ands	r3, r2
 8002e52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	68da      	ldr	r2, [r3, #12]
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	005b      	lsls	r3, r3, #1
 8002e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e60:	693a      	ldr	r2, [r7, #16]
 8002e62:	4313      	orrs	r3, r2
 8002e64:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	693a      	ldr	r2, [r7, #16]
 8002e6a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e72:	2201      	movs	r2, #1
 8002e74:	697b      	ldr	r3, [r7, #20]
 8002e76:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7a:	43db      	mvns	r3, r3
 8002e7c:	693a      	ldr	r2, [r7, #16]
 8002e7e:	4013      	ands	r3, r2
 8002e80:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	091b      	lsrs	r3, r3, #4
 8002e88:	f003 0201 	and.w	r2, r3, #1
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e92:	693a      	ldr	r2, [r7, #16]
 8002e94:	4313      	orrs	r3, r2
 8002e96:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	693a      	ldr	r2, [r7, #16]
 8002e9c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	f003 0303 	and.w	r3, r3, #3
 8002ea6:	2b03      	cmp	r3, #3
 8002ea8:	d017      	beq.n	8002eda <HAL_GPIO_Init+0xde>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
<<<<<<< HEAD
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	68db      	ldr	r3, [r3, #12]
 8003c42:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	005b      	lsls	r3, r3, #1
 8003c48:	2203      	movs	r2, #3
 8003c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4e:	43db      	mvns	r3, r3
 8003c50:	693a      	ldr	r2, [r7, #16]
 8003c52:	4013      	ands	r3, r2
 8003c54:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	689a      	ldr	r2, [r3, #8]
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	005b      	lsls	r3, r3, #1
 8003c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c62:	693a      	ldr	r2, [r7, #16]
 8003c64:	4313      	orrs	r3, r2
 8003c66:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	693a      	ldr	r2, [r7, #16]
 8003c6c:	60da      	str	r2, [r3, #12]
=======
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	68db      	ldr	r3, [r3, #12]
 8002eae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	005b      	lsls	r3, r3, #1
 8002eb4:	2203      	movs	r2, #3
 8002eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eba:	43db      	mvns	r3, r3
 8002ebc:	693a      	ldr	r2, [r7, #16]
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	689a      	ldr	r2, [r3, #8]
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	005b      	lsls	r3, r3, #1
 8002eca:	fa02 f303 	lsl.w	r3, r2, r3
 8002ece:	693a      	ldr	r2, [r7, #16]
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	693a      	ldr	r2, [r7, #16]
 8002ed8:	60da      	str	r2, [r3, #12]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
<<<<<<< HEAD
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	f003 0303 	and.w	r3, r3, #3
 8003c76:	2b02      	cmp	r3, #2
 8003c78:	d123      	bne.n	8003cc2 <HAL_GPIO_Init+0x132>
=======
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	f003 0303 	and.w	r3, r3, #3
 8002ee2:	2b02      	cmp	r3, #2
 8002ee4:	d123      	bne.n	8002f2e <HAL_GPIO_Init+0x132>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
<<<<<<< HEAD
 8003c7a:	697b      	ldr	r3, [r7, #20]
 8003c7c:	08da      	lsrs	r2, r3, #3
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	3208      	adds	r2, #8
 8003c82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c86:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	f003 0307 	and.w	r3, r3, #7
 8003c8e:	009b      	lsls	r3, r3, #2
 8003c90:	220f      	movs	r2, #15
 8003c92:	fa02 f303 	lsl.w	r3, r2, r3
 8003c96:	43db      	mvns	r3, r3
 8003c98:	693a      	ldr	r2, [r7, #16]
 8003c9a:	4013      	ands	r3, r2
 8003c9c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	691a      	ldr	r2, [r3, #16]
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	f003 0307 	and.w	r3, r3, #7
 8003ca8:	009b      	lsls	r3, r3, #2
 8003caa:	fa02 f303 	lsl.w	r3, r2, r3
 8003cae:	693a      	ldr	r2, [r7, #16]
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	08da      	lsrs	r2, r3, #3
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	3208      	adds	r2, #8
 8003cbc:	6939      	ldr	r1, [r7, #16]
 8003cbe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
=======
 8002ee6:	697b      	ldr	r3, [r7, #20]
 8002ee8:	08da      	lsrs	r2, r3, #3
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	3208      	adds	r2, #8
 8002eee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ef2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	f003 0307 	and.w	r3, r3, #7
 8002efa:	009b      	lsls	r3, r3, #2
 8002efc:	220f      	movs	r2, #15
 8002efe:	fa02 f303 	lsl.w	r3, r2, r3
 8002f02:	43db      	mvns	r3, r3
 8002f04:	693a      	ldr	r2, [r7, #16]
 8002f06:	4013      	ands	r3, r2
 8002f08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	691a      	ldr	r2, [r3, #16]
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	f003 0307 	and.w	r3, r3, #7
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1a:	693a      	ldr	r2, [r7, #16]
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	08da      	lsrs	r2, r3, #3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	3208      	adds	r2, #8
 8002f28:	6939      	ldr	r1, [r7, #16]
 8002f2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
<<<<<<< HEAD
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	005b      	lsls	r3, r3, #1
 8003ccc:	2203      	movs	r2, #3
 8003cce:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd2:	43db      	mvns	r3, r3
 8003cd4:	693a      	ldr	r2, [r7, #16]
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	f003 0203 	and.w	r2, r3, #3
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	005b      	lsls	r3, r3, #1
 8003ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cea:	693a      	ldr	r2, [r7, #16]
 8003cec:	4313      	orrs	r3, r2
 8003cee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	693a      	ldr	r2, [r7, #16]
 8003cf4:	601a      	str	r2, [r3, #0]
=======
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	005b      	lsls	r3, r3, #1
 8002f38:	2203      	movs	r2, #3
 8002f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3e:	43db      	mvns	r3, r3
 8002f40:	693a      	ldr	r2, [r7, #16]
 8002f42:	4013      	ands	r3, r2
 8002f44:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	f003 0203 	and.w	r2, r3, #3
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	005b      	lsls	r3, r3, #1
 8002f52:	fa02 f303 	lsl.w	r3, r2, r3
 8002f56:	693a      	ldr	r2, [r7, #16]
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	693a      	ldr	r2, [r7, #16]
 8002f60:	601a      	str	r2, [r3, #0]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
<<<<<<< HEAD
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	f000 80a6 	beq.w	8003e50 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d04:	4b5b      	ldr	r3, [pc, #364]	@ (8003e74 <HAL_GPIO_Init+0x2e4>)
 8003d06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d08:	4a5a      	ldr	r2, [pc, #360]	@ (8003e74 <HAL_GPIO_Init+0x2e4>)
 8003d0a:	f043 0301 	orr.w	r3, r3, #1
 8003d0e:	6613      	str	r3, [r2, #96]	@ 0x60
 8003d10:	4b58      	ldr	r3, [pc, #352]	@ (8003e74 <HAL_GPIO_Init+0x2e4>)
 8003d12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d14:	f003 0301 	and.w	r3, r3, #1
 8003d18:	60bb      	str	r3, [r7, #8]
 8003d1a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003d1c:	4a56      	ldr	r2, [pc, #344]	@ (8003e78 <HAL_GPIO_Init+0x2e8>)
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	089b      	lsrs	r3, r3, #2
 8003d22:	3302      	adds	r3, #2
 8003d24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d28:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	f003 0303 	and.w	r3, r3, #3
 8003d30:	009b      	lsls	r3, r3, #2
 8003d32:	220f      	movs	r2, #15
 8003d34:	fa02 f303 	lsl.w	r3, r2, r3
 8003d38:	43db      	mvns	r3, r3
 8003d3a:	693a      	ldr	r2, [r7, #16]
 8003d3c:	4013      	ands	r3, r2
 8003d3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003d46:	d01f      	beq.n	8003d88 <HAL_GPIO_Init+0x1f8>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	4a4c      	ldr	r2, [pc, #304]	@ (8003e7c <HAL_GPIO_Init+0x2ec>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d019      	beq.n	8003d84 <HAL_GPIO_Init+0x1f4>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	4a4b      	ldr	r2, [pc, #300]	@ (8003e80 <HAL_GPIO_Init+0x2f0>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d013      	beq.n	8003d80 <HAL_GPIO_Init+0x1f0>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	4a4a      	ldr	r2, [pc, #296]	@ (8003e84 <HAL_GPIO_Init+0x2f4>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d00d      	beq.n	8003d7c <HAL_GPIO_Init+0x1ec>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	4a49      	ldr	r2, [pc, #292]	@ (8003e88 <HAL_GPIO_Init+0x2f8>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d007      	beq.n	8003d78 <HAL_GPIO_Init+0x1e8>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	4a48      	ldr	r2, [pc, #288]	@ (8003e8c <HAL_GPIO_Init+0x2fc>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d101      	bne.n	8003d74 <HAL_GPIO_Init+0x1e4>
 8003d70:	2305      	movs	r3, #5
 8003d72:	e00a      	b.n	8003d8a <HAL_GPIO_Init+0x1fa>
 8003d74:	2306      	movs	r3, #6
 8003d76:	e008      	b.n	8003d8a <HAL_GPIO_Init+0x1fa>
 8003d78:	2304      	movs	r3, #4
 8003d7a:	e006      	b.n	8003d8a <HAL_GPIO_Init+0x1fa>
 8003d7c:	2303      	movs	r3, #3
 8003d7e:	e004      	b.n	8003d8a <HAL_GPIO_Init+0x1fa>
 8003d80:	2302      	movs	r3, #2
 8003d82:	e002      	b.n	8003d8a <HAL_GPIO_Init+0x1fa>
 8003d84:	2301      	movs	r3, #1
 8003d86:	e000      	b.n	8003d8a <HAL_GPIO_Init+0x1fa>
 8003d88:	2300      	movs	r3, #0
 8003d8a:	697a      	ldr	r2, [r7, #20]
 8003d8c:	f002 0203 	and.w	r2, r2, #3
 8003d90:	0092      	lsls	r2, r2, #2
 8003d92:	4093      	lsls	r3, r2
 8003d94:	693a      	ldr	r2, [r7, #16]
 8003d96:	4313      	orrs	r3, r2
 8003d98:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d9a:	4937      	ldr	r1, [pc, #220]	@ (8003e78 <HAL_GPIO_Init+0x2e8>)
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	089b      	lsrs	r3, r3, #2
 8003da0:	3302      	adds	r3, #2
 8003da2:	693a      	ldr	r2, [r7, #16]
 8003da4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003da8:	4b39      	ldr	r3, [pc, #228]	@ (8003e90 <HAL_GPIO_Init+0x300>)
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	43db      	mvns	r3, r3
 8003db2:	693a      	ldr	r2, [r7, #16]
 8003db4:	4013      	ands	r3, r2
 8003db6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d003      	beq.n	8003dcc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003dc4:	693a      	ldr	r2, [r7, #16]
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003dcc:	4a30      	ldr	r2, [pc, #192]	@ (8003e90 <HAL_GPIO_Init+0x300>)
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003dd2:	4b2f      	ldr	r3, [pc, #188]	@ (8003e90 <HAL_GPIO_Init+0x300>)
 8003dd4:	68db      	ldr	r3, [r3, #12]
 8003dd6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	43db      	mvns	r3, r3
 8003ddc:	693a      	ldr	r2, [r7, #16]
 8003dde:	4013      	ands	r3, r2
 8003de0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d003      	beq.n	8003df6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003dee:	693a      	ldr	r2, [r7, #16]
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	4313      	orrs	r3, r2
 8003df4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003df6:	4a26      	ldr	r2, [pc, #152]	@ (8003e90 <HAL_GPIO_Init+0x300>)
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003dfc:	4b24      	ldr	r3, [pc, #144]	@ (8003e90 <HAL_GPIO_Init+0x300>)
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	43db      	mvns	r3, r3
 8003e06:	693a      	ldr	r2, [r7, #16]
 8003e08:	4013      	ands	r3, r2
 8003e0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d003      	beq.n	8003e20 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003e18:	693a      	ldr	r2, [r7, #16]
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003e20:	4a1b      	ldr	r2, [pc, #108]	@ (8003e90 <HAL_GPIO_Init+0x300>)
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003e26:	4b1a      	ldr	r3, [pc, #104]	@ (8003e90 <HAL_GPIO_Init+0x300>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	43db      	mvns	r3, r3
 8003e30:	693a      	ldr	r2, [r7, #16]
 8003e32:	4013      	ands	r3, r2
 8003e34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d003      	beq.n	8003e4a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003e42:	693a      	ldr	r2, [r7, #16]
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	4313      	orrs	r3, r2
 8003e48:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003e4a:	4a11      	ldr	r2, [pc, #68]	@ (8003e90 <HAL_GPIO_Init+0x300>)
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	6013      	str	r3, [r2, #0]
=======
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	f000 80a6 	beq.w	80030bc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f70:	4b5b      	ldr	r3, [pc, #364]	@ (80030e0 <HAL_GPIO_Init+0x2e4>)
 8002f72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f74:	4a5a      	ldr	r2, [pc, #360]	@ (80030e0 <HAL_GPIO_Init+0x2e4>)
 8002f76:	f043 0301 	orr.w	r3, r3, #1
 8002f7a:	6613      	str	r3, [r2, #96]	@ 0x60
 8002f7c:	4b58      	ldr	r3, [pc, #352]	@ (80030e0 <HAL_GPIO_Init+0x2e4>)
 8002f7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f80:	f003 0301 	and.w	r3, r3, #1
 8002f84:	60bb      	str	r3, [r7, #8]
 8002f86:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f88:	4a56      	ldr	r2, [pc, #344]	@ (80030e4 <HAL_GPIO_Init+0x2e8>)
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	089b      	lsrs	r3, r3, #2
 8002f8e:	3302      	adds	r3, #2
 8002f90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f94:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	f003 0303 	and.w	r3, r3, #3
 8002f9c:	009b      	lsls	r3, r3, #2
 8002f9e:	220f      	movs	r2, #15
 8002fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa4:	43db      	mvns	r3, r3
 8002fa6:	693a      	ldr	r2, [r7, #16]
 8002fa8:	4013      	ands	r3, r2
 8002faa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002fb2:	d01f      	beq.n	8002ff4 <HAL_GPIO_Init+0x1f8>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	4a4c      	ldr	r2, [pc, #304]	@ (80030e8 <HAL_GPIO_Init+0x2ec>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d019      	beq.n	8002ff0 <HAL_GPIO_Init+0x1f4>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	4a4b      	ldr	r2, [pc, #300]	@ (80030ec <HAL_GPIO_Init+0x2f0>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d013      	beq.n	8002fec <HAL_GPIO_Init+0x1f0>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	4a4a      	ldr	r2, [pc, #296]	@ (80030f0 <HAL_GPIO_Init+0x2f4>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d00d      	beq.n	8002fe8 <HAL_GPIO_Init+0x1ec>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	4a49      	ldr	r2, [pc, #292]	@ (80030f4 <HAL_GPIO_Init+0x2f8>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d007      	beq.n	8002fe4 <HAL_GPIO_Init+0x1e8>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	4a48      	ldr	r2, [pc, #288]	@ (80030f8 <HAL_GPIO_Init+0x2fc>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d101      	bne.n	8002fe0 <HAL_GPIO_Init+0x1e4>
 8002fdc:	2305      	movs	r3, #5
 8002fde:	e00a      	b.n	8002ff6 <HAL_GPIO_Init+0x1fa>
 8002fe0:	2306      	movs	r3, #6
 8002fe2:	e008      	b.n	8002ff6 <HAL_GPIO_Init+0x1fa>
 8002fe4:	2304      	movs	r3, #4
 8002fe6:	e006      	b.n	8002ff6 <HAL_GPIO_Init+0x1fa>
 8002fe8:	2303      	movs	r3, #3
 8002fea:	e004      	b.n	8002ff6 <HAL_GPIO_Init+0x1fa>
 8002fec:	2302      	movs	r3, #2
 8002fee:	e002      	b.n	8002ff6 <HAL_GPIO_Init+0x1fa>
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e000      	b.n	8002ff6 <HAL_GPIO_Init+0x1fa>
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	697a      	ldr	r2, [r7, #20]
 8002ff8:	f002 0203 	and.w	r2, r2, #3
 8002ffc:	0092      	lsls	r2, r2, #2
 8002ffe:	4093      	lsls	r3, r2
 8003000:	693a      	ldr	r2, [r7, #16]
 8003002:	4313      	orrs	r3, r2
 8003004:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003006:	4937      	ldr	r1, [pc, #220]	@ (80030e4 <HAL_GPIO_Init+0x2e8>)
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	089b      	lsrs	r3, r3, #2
 800300c:	3302      	adds	r3, #2
 800300e:	693a      	ldr	r2, [r7, #16]
 8003010:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003014:	4b39      	ldr	r3, [pc, #228]	@ (80030fc <HAL_GPIO_Init+0x300>)
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	43db      	mvns	r3, r3
 800301e:	693a      	ldr	r2, [r7, #16]
 8003020:	4013      	ands	r3, r2
 8003022:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800302c:	2b00      	cmp	r3, #0
 800302e:	d003      	beq.n	8003038 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003030:	693a      	ldr	r2, [r7, #16]
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	4313      	orrs	r3, r2
 8003036:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003038:	4a30      	ldr	r2, [pc, #192]	@ (80030fc <HAL_GPIO_Init+0x300>)
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800303e:	4b2f      	ldr	r3, [pc, #188]	@ (80030fc <HAL_GPIO_Init+0x300>)
 8003040:	68db      	ldr	r3, [r3, #12]
 8003042:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	43db      	mvns	r3, r3
 8003048:	693a      	ldr	r2, [r7, #16]
 800304a:	4013      	ands	r3, r2
 800304c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003056:	2b00      	cmp	r3, #0
 8003058:	d003      	beq.n	8003062 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800305a:	693a      	ldr	r2, [r7, #16]
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	4313      	orrs	r3, r2
 8003060:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003062:	4a26      	ldr	r2, [pc, #152]	@ (80030fc <HAL_GPIO_Init+0x300>)
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003068:	4b24      	ldr	r3, [pc, #144]	@ (80030fc <HAL_GPIO_Init+0x300>)
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	43db      	mvns	r3, r3
 8003072:	693a      	ldr	r2, [r7, #16]
 8003074:	4013      	ands	r3, r2
 8003076:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003080:	2b00      	cmp	r3, #0
 8003082:	d003      	beq.n	800308c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003084:	693a      	ldr	r2, [r7, #16]
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	4313      	orrs	r3, r2
 800308a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800308c:	4a1b      	ldr	r2, [pc, #108]	@ (80030fc <HAL_GPIO_Init+0x300>)
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003092:	4b1a      	ldr	r3, [pc, #104]	@ (80030fc <HAL_GPIO_Init+0x300>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	43db      	mvns	r3, r3
 800309c:	693a      	ldr	r2, [r7, #16]
 800309e:	4013      	ands	r3, r2
 80030a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d003      	beq.n	80030b6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80030ae:	693a      	ldr	r2, [r7, #16]
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	4313      	orrs	r3, r2
 80030b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80030b6:	4a11      	ldr	r2, [pc, #68]	@ (80030fc <HAL_GPIO_Init+0x300>)
 80030b8:	693b      	ldr	r3, [r7, #16]
 80030ba:	6013      	str	r3, [r2, #0]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
    }

    position++;
<<<<<<< HEAD
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	3301      	adds	r3, #1
 8003e54:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	681a      	ldr	r2, [r3, #0]
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	fa22 f303 	lsr.w	r3, r2, r3
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	f47f ae9d 	bne.w	8003ba0 <HAL_GPIO_Init+0x10>
  }
}
 8003e66:	bf00      	nop
 8003e68:	bf00      	nop
 8003e6a:	371c      	adds	r7, #28
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e72:	4770      	bx	lr
 8003e74:	40021000 	.word	0x40021000
 8003e78:	40010000 	.word	0x40010000
 8003e7c:	48000400 	.word	0x48000400
 8003e80:	48000800 	.word	0x48000800
 8003e84:	48000c00 	.word	0x48000c00
 8003e88:	48001000 	.word	0x48001000
 8003e8c:	48001400 	.word	0x48001400
 8003e90:	40010400 	.word	0x40010400

08003e94 <HAL_GPIO_WritePin>:
=======
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	3301      	adds	r3, #1
 80030c0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	fa22 f303 	lsr.w	r3, r2, r3
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	f47f ae9d 	bne.w	8002e0c <HAL_GPIO_Init+0x10>
  }
}
 80030d2:	bf00      	nop
 80030d4:	bf00      	nop
 80030d6:	371c      	adds	r7, #28
 80030d8:	46bd      	mov	sp, r7
 80030da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030de:	4770      	bx	lr
 80030e0:	40021000 	.word	0x40021000
 80030e4:	40010000 	.word	0x40010000
 80030e8:	48000400 	.word	0x48000400
 80030ec:	48000800 	.word	0x48000800
 80030f0:	48000c00 	.word	0x48000c00
 80030f4:	48001000 	.word	0x48001000
 80030f8:	48001400 	.word	0x48001400
 80030fc:	40010400 	.word	0x40010400

08003100 <HAL_GPIO_WritePin>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
<<<<<<< HEAD
 8003e94:	b480      	push	{r7}
 8003e96:	b083      	sub	sp, #12
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
 8003e9c:	460b      	mov	r3, r1
 8003e9e:	807b      	strh	r3, [r7, #2]
 8003ea0:	4613      	mov	r3, r2
 8003ea2:	707b      	strb	r3, [r7, #1]
=======
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	460b      	mov	r3, r1
 800310a:	807b      	strh	r3, [r7, #2]
 800310c:	4613      	mov	r3, r2
 800310e:	707b      	strb	r3, [r7, #1]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
<<<<<<< HEAD
 8003ea4:	787b      	ldrb	r3, [r7, #1]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d003      	beq.n	8003eb2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003eaa:	887a      	ldrh	r2, [r7, #2]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	619a      	str	r2, [r3, #24]
=======
 8003110:	787b      	ldrb	r3, [r7, #1]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d003      	beq.n	800311e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003116:	887a      	ldrh	r2, [r7, #2]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	619a      	str	r2, [r3, #24]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
<<<<<<< HEAD
 8003eb0:	e002      	b.n	8003eb8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003eb2:	887a      	ldrh	r2, [r7, #2]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003eb8:	bf00      	nop
 8003eba:	370c      	adds	r7, #12
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr

08003ec4 <HAL_I2C_Init>:
=======
 800311c:	e002      	b.n	8003124 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800311e:	887a      	ldrh	r2, [r7, #2]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003124:	bf00      	nop
 8003126:	370c      	adds	r7, #12
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr

08003130 <HAL_I2C_Init>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
<<<<<<< HEAD
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b082      	sub	sp, #8
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d101      	bne.n	8003ed6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e08d      	b.n	8003ff2 <HAL_I2C_Init+0x12e>
=======
 8003130:	b580      	push	{r7, lr}
 8003132:	b082      	sub	sp, #8
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d101      	bne.n	8003142 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	e08d      	b.n	800325e <HAL_I2C_Init+0x12e>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
<<<<<<< HEAD
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d106      	bne.n	8003ef0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
=======
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003148:	b2db      	uxtb	r3, r3
 800314a:	2b00      	cmp	r3, #0
 800314c:	d106      	bne.n	800315c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2200      	movs	r2, #0
 8003152:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
<<<<<<< HEAD
 8003eea:	6878      	ldr	r0, [r7, #4]
 8003eec:	f7fd fd3c 	bl	8001968 <HAL_I2C_MspInit>
=======
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f7fd fd16 	bl	8000b88 <HAL_I2C_MspInit>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
<<<<<<< HEAD
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2224      	movs	r2, #36	@ 0x24
 8003ef4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f022 0201 	bic.w	r2, r2, #1
 8003f06:	601a      	str	r2, [r3, #0]
=======
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2224      	movs	r2, #36	@ 0x24
 8003160:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f022 0201 	bic.w	r2, r2, #1
 8003172:	601a      	str	r2, [r3, #0]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
<<<<<<< HEAD
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	685a      	ldr	r2, [r3, #4]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003f14:	611a      	str	r2, [r3, #16]
=======
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	685a      	ldr	r2, [r3, #4]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003180:	611a      	str	r2, [r3, #16]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
<<<<<<< HEAD
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	689a      	ldr	r2, [r3, #8]
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003f24:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	68db      	ldr	r3, [r3, #12]
 8003f2a:	2b01      	cmp	r3, #1
 8003f2c:	d107      	bne.n	8003f3e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	689a      	ldr	r2, [r3, #8]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003f3a:	609a      	str	r2, [r3, #8]
 8003f3c:	e006      	b.n	8003f4c <HAL_I2C_Init+0x88>
=======
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	689a      	ldr	r2, [r3, #8]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003190:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	68db      	ldr	r3, [r3, #12]
 8003196:	2b01      	cmp	r3, #1
 8003198:	d107      	bne.n	80031aa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	689a      	ldr	r2, [r3, #8]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80031a6:	609a      	str	r2, [r3, #8]
 80031a8:	e006      	b.n	80031b8 <HAL_I2C_Init+0x88>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
<<<<<<< HEAD
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	689a      	ldr	r2, [r3, #8]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003f4a:	609a      	str	r2, [r3, #8]
=======
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	689a      	ldr	r2, [r3, #8]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80031b6:	609a      	str	r2, [r3, #8]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
<<<<<<< HEAD
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	2b02      	cmp	r3, #2
 8003f52:	d108      	bne.n	8003f66 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	685a      	ldr	r2, [r3, #4]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f62:	605a      	str	r2, [r3, #4]
 8003f64:	e007      	b.n	8003f76 <HAL_I2C_Init+0xb2>
=======
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	2b02      	cmp	r3, #2
 80031be:	d108      	bne.n	80031d2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	685a      	ldr	r2, [r3, #4]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80031ce:	605a      	str	r2, [r3, #4]
 80031d0:	e007      	b.n	80031e2 <HAL_I2C_Init+0xb2>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
<<<<<<< HEAD
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	685a      	ldr	r2, [r3, #4]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f74:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	687a      	ldr	r2, [r7, #4]
 8003f7e:	6812      	ldr	r2, [r2, #0]
 8003f80:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003f84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f88:	6053      	str	r3, [r2, #4]
=======
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	685a      	ldr	r2, [r3, #4]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80031e0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	687a      	ldr	r2, [r7, #4]
 80031ea:	6812      	ldr	r2, [r2, #0]
 80031ec:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80031f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80031f4:	6053      	str	r3, [r2, #4]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
<<<<<<< HEAD
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	68da      	ldr	r2, [r3, #12]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003f98:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	691a      	ldr	r2, [r3, #16]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	695b      	ldr	r3, [r3, #20]
 8003fa2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	699b      	ldr	r3, [r3, #24]
 8003faa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	430a      	orrs	r2, r1
 8003fb2:	60da      	str	r2, [r3, #12]
=======
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	68da      	ldr	r2, [r3, #12]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003204:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	691a      	ldr	r2, [r3, #16]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	695b      	ldr	r3, [r3, #20]
 800320e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	699b      	ldr	r3, [r3, #24]
 8003216:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	430a      	orrs	r2, r1
 800321e:	60da      	str	r2, [r3, #12]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
<<<<<<< HEAD
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	69d9      	ldr	r1, [r3, #28]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6a1a      	ldr	r2, [r3, #32]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	430a      	orrs	r2, r1
 8003fc2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f042 0201 	orr.w	r2, r2, #1
 8003fd2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2220      	movs	r2, #32
 8003fde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2200      	movs	r2, #0
 8003fec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3708      	adds	r7, #8
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}
	...

08003ffc <HAL_I2C_Mem_Write>:
=======
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	69d9      	ldr	r1, [r3, #28]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6a1a      	ldr	r2, [r3, #32]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	430a      	orrs	r2, r1
 800322e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f042 0201 	orr.w	r2, r2, #1
 800323e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2200      	movs	r2, #0
 8003244:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2220      	movs	r2, #32
 800324a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2200      	movs	r2, #0
 8003252:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2200      	movs	r2, #0
 8003258:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800325c:	2300      	movs	r3, #0
}
 800325e:	4618      	mov	r0, r3
 8003260:	3708      	adds	r7, #8
 8003262:	46bd      	mov	sp, r7
 8003264:	bd80      	pop	{r7, pc}
	...

08003268 <HAL_I2C_Mem_Write>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
<<<<<<< HEAD
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b088      	sub	sp, #32
 8004000:	af02      	add	r7, sp, #8
 8004002:	60f8      	str	r0, [r7, #12]
 8004004:	4608      	mov	r0, r1
 8004006:	4611      	mov	r1, r2
 8004008:	461a      	mov	r2, r3
 800400a:	4603      	mov	r3, r0
 800400c:	817b      	strh	r3, [r7, #10]
 800400e:	460b      	mov	r3, r1
 8004010:	813b      	strh	r3, [r7, #8]
 8004012:	4613      	mov	r3, r2
 8004014:	80fb      	strh	r3, [r7, #6]
=======
 8003268:	b580      	push	{r7, lr}
 800326a:	b088      	sub	sp, #32
 800326c:	af02      	add	r7, sp, #8
 800326e:	60f8      	str	r0, [r7, #12]
 8003270:	4608      	mov	r0, r1
 8003272:	4611      	mov	r1, r2
 8003274:	461a      	mov	r2, r3
 8003276:	4603      	mov	r3, r0
 8003278:	817b      	strh	r3, [r7, #10]
 800327a:	460b      	mov	r3, r1
 800327c:	813b      	strh	r3, [r7, #8]
 800327e:	4613      	mov	r3, r2
 8003280:	80fb      	strh	r3, [r7, #6]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
<<<<<<< HEAD
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800401c:	b2db      	uxtb	r3, r3
 800401e:	2b20      	cmp	r3, #32
 8004020:	f040 80f9 	bne.w	8004216 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004024:	6a3b      	ldr	r3, [r7, #32]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d002      	beq.n	8004030 <HAL_I2C_Mem_Write+0x34>
 800402a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800402c:	2b00      	cmp	r3, #0
 800402e:	d105      	bne.n	800403c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004036:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	e0ed      	b.n	8004218 <HAL_I2C_Mem_Write+0x21c>
=======
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003288:	b2db      	uxtb	r3, r3
 800328a:	2b20      	cmp	r3, #32
 800328c:	f040 80f9 	bne.w	8003482 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003290:	6a3b      	ldr	r3, [r7, #32]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d002      	beq.n	800329c <HAL_I2C_Mem_Write+0x34>
 8003296:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003298:	2b00      	cmp	r3, #0
 800329a:	d105      	bne.n	80032a8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032a2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e0ed      	b.n	8003484 <HAL_I2C_Mem_Write+0x21c>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
<<<<<<< HEAD
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004042:	2b01      	cmp	r3, #1
 8004044:	d101      	bne.n	800404a <HAL_I2C_Mem_Write+0x4e>
 8004046:	2302      	movs	r3, #2
 8004048:	e0e6      	b.n	8004218 <HAL_I2C_Mem_Write+0x21c>
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	2201      	movs	r2, #1
 800404e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004052:	f7fd fdcf 	bl	8001bf4 <HAL_GetTick>
 8004056:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	9300      	str	r3, [sp, #0]
 800405c:	2319      	movs	r3, #25
 800405e:	2201      	movs	r2, #1
 8004060:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004064:	68f8      	ldr	r0, [r7, #12]
 8004066:	f000 fac3 	bl	80045f0 <I2C_WaitOnFlagUntilTimeout>
 800406a:	4603      	mov	r3, r0
 800406c:	2b00      	cmp	r3, #0
 800406e:	d001      	beq.n	8004074 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	e0d1      	b.n	8004218 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2221      	movs	r2, #33	@ 0x21
 8004078:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	2240      	movs	r2, #64	@ 0x40
 8004080:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2200      	movs	r2, #0
 8004088:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	6a3a      	ldr	r2, [r7, #32]
 800408e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004094:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2200      	movs	r2, #0
 800409a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800409c:	88f8      	ldrh	r0, [r7, #6]
 800409e:	893a      	ldrh	r2, [r7, #8]
 80040a0:	8979      	ldrh	r1, [r7, #10]
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	9301      	str	r3, [sp, #4]
 80040a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040a8:	9300      	str	r3, [sp, #0]
 80040aa:	4603      	mov	r3, r0
 80040ac:	68f8      	ldr	r0, [r7, #12]
 80040ae:	f000 f9d3 	bl	8004458 <I2C_RequestMemoryWrite>
 80040b2:	4603      	mov	r3, r0
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d005      	beq.n	80040c4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2200      	movs	r2, #0
 80040bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80040c0:	2301      	movs	r3, #1
 80040c2:	e0a9      	b.n	8004218 <HAL_I2C_Mem_Write+0x21c>
=======
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	d101      	bne.n	80032b6 <HAL_I2C_Mem_Write+0x4e>
 80032b2:	2302      	movs	r3, #2
 80032b4:	e0e6      	b.n	8003484 <HAL_I2C_Mem_Write+0x21c>
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2201      	movs	r2, #1
 80032ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80032be:	f7fd fdbd 	bl	8000e3c <HAL_GetTick>
 80032c2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	9300      	str	r3, [sp, #0]
 80032c8:	2319      	movs	r3, #25
 80032ca:	2201      	movs	r2, #1
 80032cc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80032d0:	68f8      	ldr	r0, [r7, #12]
 80032d2:	f000 fac3 	bl	800385c <I2C_WaitOnFlagUntilTimeout>
 80032d6:	4603      	mov	r3, r0
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d001      	beq.n	80032e0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80032dc:	2301      	movs	r3, #1
 80032de:	e0d1      	b.n	8003484 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2221      	movs	r2, #33	@ 0x21
 80032e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2240      	movs	r2, #64	@ 0x40
 80032ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2200      	movs	r2, #0
 80032f4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	6a3a      	ldr	r2, [r7, #32]
 80032fa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003300:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2200      	movs	r2, #0
 8003306:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003308:	88f8      	ldrh	r0, [r7, #6]
 800330a:	893a      	ldrh	r2, [r7, #8]
 800330c:	8979      	ldrh	r1, [r7, #10]
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	9301      	str	r3, [sp, #4]
 8003312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003314:	9300      	str	r3, [sp, #0]
 8003316:	4603      	mov	r3, r0
 8003318:	68f8      	ldr	r0, [r7, #12]
 800331a:	f000 f9d3 	bl	80036c4 <I2C_RequestMemoryWrite>
 800331e:	4603      	mov	r3, r0
 8003320:	2b00      	cmp	r3, #0
 8003322:	d005      	beq.n	8003330 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	2200      	movs	r2, #0
 8003328:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	e0a9      	b.n	8003484 <HAL_I2C_Mem_Write+0x21c>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
<<<<<<< HEAD
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040c8:	b29b      	uxth	r3, r3
 80040ca:	2bff      	cmp	r3, #255	@ 0xff
 80040cc:	d90e      	bls.n	80040ec <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	22ff      	movs	r2, #255	@ 0xff
 80040d2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040d8:	b2da      	uxtb	r2, r3
 80040da:	8979      	ldrh	r1, [r7, #10]
 80040dc:	2300      	movs	r3, #0
 80040de:	9300      	str	r3, [sp, #0]
 80040e0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80040e4:	68f8      	ldr	r0, [r7, #12]
 80040e6:	f000 fc47 	bl	8004978 <I2C_TransferConfig>
 80040ea:	e00f      	b.n	800410c <HAL_I2C_Mem_Write+0x110>
=======
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003334:	b29b      	uxth	r3, r3
 8003336:	2bff      	cmp	r3, #255	@ 0xff
 8003338:	d90e      	bls.n	8003358 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	22ff      	movs	r2, #255	@ 0xff
 800333e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003344:	b2da      	uxtb	r2, r3
 8003346:	8979      	ldrh	r1, [r7, #10]
 8003348:	2300      	movs	r3, #0
 800334a:	9300      	str	r3, [sp, #0]
 800334c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003350:	68f8      	ldr	r0, [r7, #12]
 8003352:	f000 fc47 	bl	8003be4 <I2C_TransferConfig>
 8003356:	e00f      	b.n	8003378 <HAL_I2C_Mem_Write+0x110>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
<<<<<<< HEAD
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040f0:	b29a      	uxth	r2, r3
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040fa:	b2da      	uxtb	r2, r3
 80040fc:	8979      	ldrh	r1, [r7, #10]
 80040fe:	2300      	movs	r3, #0
 8004100:	9300      	str	r3, [sp, #0]
 8004102:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004106:	68f8      	ldr	r0, [r7, #12]
 8004108:	f000 fc36 	bl	8004978 <I2C_TransferConfig>
=======
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800335c:	b29a      	uxth	r2, r3
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003366:	b2da      	uxtb	r2, r3
 8003368:	8979      	ldrh	r1, [r7, #10]
 800336a:	2300      	movs	r3, #0
 800336c:	9300      	str	r3, [sp, #0]
 800336e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003372:	68f8      	ldr	r0, [r7, #12]
 8003374:	f000 fc36 	bl	8003be4 <I2C_TransferConfig>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
<<<<<<< HEAD
 800410c:	697a      	ldr	r2, [r7, #20]
 800410e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004110:	68f8      	ldr	r0, [r7, #12]
 8004112:	f000 fac6 	bl	80046a2 <I2C_WaitOnTXISFlagUntilTimeout>
 8004116:	4603      	mov	r3, r0
 8004118:	2b00      	cmp	r3, #0
 800411a:	d001      	beq.n	8004120 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800411c:	2301      	movs	r3, #1
 800411e:	e07b      	b.n	8004218 <HAL_I2C_Mem_Write+0x21c>
=======
 8003378:	697a      	ldr	r2, [r7, #20]
 800337a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800337c:	68f8      	ldr	r0, [r7, #12]
 800337e:	f000 fac6 	bl	800390e <I2C_WaitOnTXISFlagUntilTimeout>
 8003382:	4603      	mov	r3, r0
 8003384:	2b00      	cmp	r3, #0
 8003386:	d001      	beq.n	800338c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e07b      	b.n	8003484 <HAL_I2C_Mem_Write+0x21c>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
<<<<<<< HEAD
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004124:	781a      	ldrb	r2, [r3, #0]
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004130:	1c5a      	adds	r2, r3, #1
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800413a:	b29b      	uxth	r3, r3
 800413c:	3b01      	subs	r3, #1
 800413e:	b29a      	uxth	r2, r3
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004148:	3b01      	subs	r3, #1
 800414a:	b29a      	uxth	r2, r3
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004154:	b29b      	uxth	r3, r3
 8004156:	2b00      	cmp	r3, #0
 8004158:	d034      	beq.n	80041c4 <HAL_I2C_Mem_Write+0x1c8>
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800415e:	2b00      	cmp	r3, #0
 8004160:	d130      	bne.n	80041c4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	9300      	str	r3, [sp, #0]
 8004166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004168:	2200      	movs	r2, #0
 800416a:	2180      	movs	r1, #128	@ 0x80
 800416c:	68f8      	ldr	r0, [r7, #12]
 800416e:	f000 fa3f 	bl	80045f0 <I2C_WaitOnFlagUntilTimeout>
 8004172:	4603      	mov	r3, r0
 8004174:	2b00      	cmp	r3, #0
 8004176:	d001      	beq.n	800417c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e04d      	b.n	8004218 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004180:	b29b      	uxth	r3, r3
 8004182:	2bff      	cmp	r3, #255	@ 0xff
 8004184:	d90e      	bls.n	80041a4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	22ff      	movs	r2, #255	@ 0xff
 800418a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004190:	b2da      	uxtb	r2, r3
 8004192:	8979      	ldrh	r1, [r7, #10]
 8004194:	2300      	movs	r3, #0
 8004196:	9300      	str	r3, [sp, #0]
 8004198:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800419c:	68f8      	ldr	r0, [r7, #12]
 800419e:	f000 fbeb 	bl	8004978 <I2C_TransferConfig>
 80041a2:	e00f      	b.n	80041c4 <HAL_I2C_Mem_Write+0x1c8>
=======
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003390:	781a      	ldrb	r2, [r3, #0]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800339c:	1c5a      	adds	r2, r3, #1
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	3b01      	subs	r3, #1
 80033aa:	b29a      	uxth	r2, r3
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033b4:	3b01      	subs	r3, #1
 80033b6:	b29a      	uxth	r2, r3
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033c0:	b29b      	uxth	r3, r3
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d034      	beq.n	8003430 <HAL_I2C_Mem_Write+0x1c8>
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d130      	bne.n	8003430 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	9300      	str	r3, [sp, #0]
 80033d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033d4:	2200      	movs	r2, #0
 80033d6:	2180      	movs	r1, #128	@ 0x80
 80033d8:	68f8      	ldr	r0, [r7, #12]
 80033da:	f000 fa3f 	bl	800385c <I2C_WaitOnFlagUntilTimeout>
 80033de:	4603      	mov	r3, r0
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d001      	beq.n	80033e8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	e04d      	b.n	8003484 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033ec:	b29b      	uxth	r3, r3
 80033ee:	2bff      	cmp	r3, #255	@ 0xff
 80033f0:	d90e      	bls.n	8003410 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	22ff      	movs	r2, #255	@ 0xff
 80033f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033fc:	b2da      	uxtb	r2, r3
 80033fe:	8979      	ldrh	r1, [r7, #10]
 8003400:	2300      	movs	r3, #0
 8003402:	9300      	str	r3, [sp, #0]
 8003404:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003408:	68f8      	ldr	r0, [r7, #12]
 800340a:	f000 fbeb 	bl	8003be4 <I2C_TransferConfig>
 800340e:	e00f      	b.n	8003430 <HAL_I2C_Mem_Write+0x1c8>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
<<<<<<< HEAD
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041a8:	b29a      	uxth	r2, r3
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041b2:	b2da      	uxtb	r2, r3
 80041b4:	8979      	ldrh	r1, [r7, #10]
 80041b6:	2300      	movs	r3, #0
 80041b8:	9300      	str	r3, [sp, #0]
 80041ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80041be:	68f8      	ldr	r0, [r7, #12]
 80041c0:	f000 fbda 	bl	8004978 <I2C_TransferConfig>
=======
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003414:	b29a      	uxth	r2, r3
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800341e:	b2da      	uxtb	r2, r3
 8003420:	8979      	ldrh	r1, [r7, #10]
 8003422:	2300      	movs	r3, #0
 8003424:	9300      	str	r3, [sp, #0]
 8003426:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800342a:	68f8      	ldr	r0, [r7, #12]
 800342c:	f000 fbda 	bl	8003be4 <I2C_TransferConfig>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
<<<<<<< HEAD
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041c8:	b29b      	uxth	r3, r3
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d19e      	bne.n	800410c <HAL_I2C_Mem_Write+0x110>
=======
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003434:	b29b      	uxth	r3, r3
 8003436:	2b00      	cmp	r3, #0
 8003438:	d19e      	bne.n	8003378 <HAL_I2C_Mem_Write+0x110>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
<<<<<<< HEAD
 80041ce:	697a      	ldr	r2, [r7, #20]
 80041d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80041d2:	68f8      	ldr	r0, [r7, #12]
 80041d4:	f000 faac 	bl	8004730 <I2C_WaitOnSTOPFlagUntilTimeout>
 80041d8:	4603      	mov	r3, r0
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d001      	beq.n	80041e2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e01a      	b.n	8004218 <HAL_I2C_Mem_Write+0x21c>
=======
 800343a:	697a      	ldr	r2, [r7, #20]
 800343c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800343e:	68f8      	ldr	r0, [r7, #12]
 8003440:	f000 faac 	bl	800399c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003444:	4603      	mov	r3, r0
 8003446:	2b00      	cmp	r3, #0
 8003448:	d001      	beq.n	800344e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	e01a      	b.n	8003484 <HAL_I2C_Mem_Write+0x21c>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
<<<<<<< HEAD
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	2220      	movs	r2, #32
 80041e8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	6859      	ldr	r1, [r3, #4]
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	4b0a      	ldr	r3, [pc, #40]	@ (8004220 <HAL_I2C_Mem_Write+0x224>)
 80041f6:	400b      	ands	r3, r1
 80041f8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2220      	movs	r2, #32
 80041fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2200      	movs	r2, #0
 8004206:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2200      	movs	r2, #0
 800420e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004212:	2300      	movs	r3, #0
 8004214:	e000      	b.n	8004218 <HAL_I2C_Mem_Write+0x21c>
=======
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2220      	movs	r2, #32
 8003454:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	6859      	ldr	r1, [r3, #4]
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	4b0a      	ldr	r3, [pc, #40]	@ (800348c <HAL_I2C_Mem_Write+0x224>)
 8003462:	400b      	ands	r3, r1
 8003464:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2220      	movs	r2, #32
 800346a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2200      	movs	r2, #0
 8003472:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2200      	movs	r2, #0
 800347a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800347e:	2300      	movs	r3, #0
 8003480:	e000      	b.n	8003484 <HAL_I2C_Mem_Write+0x21c>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }
  else
  {
    return HAL_BUSY;
<<<<<<< HEAD
 8004216:	2302      	movs	r3, #2
  }
}
 8004218:	4618      	mov	r0, r3
 800421a:	3718      	adds	r7, #24
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}
 8004220:	fe00e800 	.word	0xfe00e800

08004224 <HAL_I2C_Mem_Read>:
=======
 8003482:	2302      	movs	r3, #2
  }
}
 8003484:	4618      	mov	r0, r3
 8003486:	3718      	adds	r7, #24
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}
 800348c:	fe00e800 	.word	0xfe00e800

08003490 <HAL_I2C_Mem_Read>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
<<<<<<< HEAD
 8004224:	b580      	push	{r7, lr}
 8004226:	b088      	sub	sp, #32
 8004228:	af02      	add	r7, sp, #8
 800422a:	60f8      	str	r0, [r7, #12]
 800422c:	4608      	mov	r0, r1
 800422e:	4611      	mov	r1, r2
 8004230:	461a      	mov	r2, r3
 8004232:	4603      	mov	r3, r0
 8004234:	817b      	strh	r3, [r7, #10]
 8004236:	460b      	mov	r3, r1
 8004238:	813b      	strh	r3, [r7, #8]
 800423a:	4613      	mov	r3, r2
 800423c:	80fb      	strh	r3, [r7, #6]
=======
 8003490:	b580      	push	{r7, lr}
 8003492:	b088      	sub	sp, #32
 8003494:	af02      	add	r7, sp, #8
 8003496:	60f8      	str	r0, [r7, #12]
 8003498:	4608      	mov	r0, r1
 800349a:	4611      	mov	r1, r2
 800349c:	461a      	mov	r2, r3
 800349e:	4603      	mov	r3, r0
 80034a0:	817b      	strh	r3, [r7, #10]
 80034a2:	460b      	mov	r3, r1
 80034a4:	813b      	strh	r3, [r7, #8]
 80034a6:	4613      	mov	r3, r2
 80034a8:	80fb      	strh	r3, [r7, #6]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
<<<<<<< HEAD
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004244:	b2db      	uxtb	r3, r3
 8004246:	2b20      	cmp	r3, #32
 8004248:	f040 80fd 	bne.w	8004446 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800424c:	6a3b      	ldr	r3, [r7, #32]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d002      	beq.n	8004258 <HAL_I2C_Mem_Read+0x34>
 8004252:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004254:	2b00      	cmp	r3, #0
 8004256:	d105      	bne.n	8004264 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800425e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004260:	2301      	movs	r3, #1
 8004262:	e0f1      	b.n	8004448 <HAL_I2C_Mem_Read+0x224>
=======
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034b0:	b2db      	uxtb	r3, r3
 80034b2:	2b20      	cmp	r3, #32
 80034b4:	f040 80fd 	bne.w	80036b2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80034b8:	6a3b      	ldr	r3, [r7, #32]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d002      	beq.n	80034c4 <HAL_I2C_Mem_Read+0x34>
 80034be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d105      	bne.n	80034d0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80034ca:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e0f1      	b.n	80036b4 <HAL_I2C_Mem_Read+0x224>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
<<<<<<< HEAD
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800426a:	2b01      	cmp	r3, #1
 800426c:	d101      	bne.n	8004272 <HAL_I2C_Mem_Read+0x4e>
 800426e:	2302      	movs	r3, #2
 8004270:	e0ea      	b.n	8004448 <HAL_I2C_Mem_Read+0x224>
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2201      	movs	r2, #1
 8004276:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800427a:	f7fd fcbb 	bl	8001bf4 <HAL_GetTick>
 800427e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	9300      	str	r3, [sp, #0]
 8004284:	2319      	movs	r3, #25
 8004286:	2201      	movs	r2, #1
 8004288:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800428c:	68f8      	ldr	r0, [r7, #12]
 800428e:	f000 f9af 	bl	80045f0 <I2C_WaitOnFlagUntilTimeout>
 8004292:	4603      	mov	r3, r0
 8004294:	2b00      	cmp	r3, #0
 8004296:	d001      	beq.n	800429c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004298:	2301      	movs	r3, #1
 800429a:	e0d5      	b.n	8004448 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2222      	movs	r2, #34	@ 0x22
 80042a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2240      	movs	r2, #64	@ 0x40
 80042a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	2200      	movs	r2, #0
 80042b0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	6a3a      	ldr	r2, [r7, #32]
 80042b6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80042bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2200      	movs	r2, #0
 80042c2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80042c4:	88f8      	ldrh	r0, [r7, #6]
 80042c6:	893a      	ldrh	r2, [r7, #8]
 80042c8:	8979      	ldrh	r1, [r7, #10]
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	9301      	str	r3, [sp, #4]
 80042ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042d0:	9300      	str	r3, [sp, #0]
 80042d2:	4603      	mov	r3, r0
 80042d4:	68f8      	ldr	r0, [r7, #12]
 80042d6:	f000 f913 	bl	8004500 <I2C_RequestMemoryRead>
 80042da:	4603      	mov	r3, r0
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d005      	beq.n	80042ec <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2200      	movs	r2, #0
 80042e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	e0ad      	b.n	8004448 <HAL_I2C_Mem_Read+0x224>
=======
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	d101      	bne.n	80034de <HAL_I2C_Mem_Read+0x4e>
 80034da:	2302      	movs	r3, #2
 80034dc:	e0ea      	b.n	80036b4 <HAL_I2C_Mem_Read+0x224>
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2201      	movs	r2, #1
 80034e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80034e6:	f7fd fca9 	bl	8000e3c <HAL_GetTick>
 80034ea:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	9300      	str	r3, [sp, #0]
 80034f0:	2319      	movs	r3, #25
 80034f2:	2201      	movs	r2, #1
 80034f4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80034f8:	68f8      	ldr	r0, [r7, #12]
 80034fa:	f000 f9af 	bl	800385c <I2C_WaitOnFlagUntilTimeout>
 80034fe:	4603      	mov	r3, r0
 8003500:	2b00      	cmp	r3, #0
 8003502:	d001      	beq.n	8003508 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e0d5      	b.n	80036b4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2222      	movs	r2, #34	@ 0x22
 800350c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2240      	movs	r2, #64	@ 0x40
 8003514:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2200      	movs	r2, #0
 800351c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	6a3a      	ldr	r2, [r7, #32]
 8003522:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003528:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2200      	movs	r2, #0
 800352e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003530:	88f8      	ldrh	r0, [r7, #6]
 8003532:	893a      	ldrh	r2, [r7, #8]
 8003534:	8979      	ldrh	r1, [r7, #10]
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	9301      	str	r3, [sp, #4]
 800353a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800353c:	9300      	str	r3, [sp, #0]
 800353e:	4603      	mov	r3, r0
 8003540:	68f8      	ldr	r0, [r7, #12]
 8003542:	f000 f913 	bl	800376c <I2C_RequestMemoryRead>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d005      	beq.n	8003558 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2200      	movs	r2, #0
 8003550:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e0ad      	b.n	80036b4 <HAL_I2C_Mem_Read+0x224>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
<<<<<<< HEAD
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042f0:	b29b      	uxth	r3, r3
 80042f2:	2bff      	cmp	r3, #255	@ 0xff
 80042f4:	d90e      	bls.n	8004314 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	22ff      	movs	r2, #255	@ 0xff
 80042fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004300:	b2da      	uxtb	r2, r3
 8004302:	8979      	ldrh	r1, [r7, #10]
 8004304:	4b52      	ldr	r3, [pc, #328]	@ (8004450 <HAL_I2C_Mem_Read+0x22c>)
 8004306:	9300      	str	r3, [sp, #0]
 8004308:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800430c:	68f8      	ldr	r0, [r7, #12]
 800430e:	f000 fb33 	bl	8004978 <I2C_TransferConfig>
 8004312:	e00f      	b.n	8004334 <HAL_I2C_Mem_Read+0x110>
=======
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800355c:	b29b      	uxth	r3, r3
 800355e:	2bff      	cmp	r3, #255	@ 0xff
 8003560:	d90e      	bls.n	8003580 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	22ff      	movs	r2, #255	@ 0xff
 8003566:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800356c:	b2da      	uxtb	r2, r3
 800356e:	8979      	ldrh	r1, [r7, #10]
 8003570:	4b52      	ldr	r3, [pc, #328]	@ (80036bc <HAL_I2C_Mem_Read+0x22c>)
 8003572:	9300      	str	r3, [sp, #0]
 8003574:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003578:	68f8      	ldr	r0, [r7, #12]
 800357a:	f000 fb33 	bl	8003be4 <I2C_TransferConfig>
 800357e:	e00f      	b.n	80035a0 <HAL_I2C_Mem_Read+0x110>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
<<<<<<< HEAD
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004318:	b29a      	uxth	r2, r3
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004322:	b2da      	uxtb	r2, r3
 8004324:	8979      	ldrh	r1, [r7, #10]
 8004326:	4b4a      	ldr	r3, [pc, #296]	@ (8004450 <HAL_I2C_Mem_Read+0x22c>)
 8004328:	9300      	str	r3, [sp, #0]
 800432a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800432e:	68f8      	ldr	r0, [r7, #12]
 8004330:	f000 fb22 	bl	8004978 <I2C_TransferConfig>
=======
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003584:	b29a      	uxth	r2, r3
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800358e:	b2da      	uxtb	r2, r3
 8003590:	8979      	ldrh	r1, [r7, #10]
 8003592:	4b4a      	ldr	r3, [pc, #296]	@ (80036bc <HAL_I2C_Mem_Read+0x22c>)
 8003594:	9300      	str	r3, [sp, #0]
 8003596:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800359a:	68f8      	ldr	r0, [r7, #12]
 800359c:	f000 fb22 	bl	8003be4 <I2C_TransferConfig>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
<<<<<<< HEAD
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	9300      	str	r3, [sp, #0]
 8004338:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800433a:	2200      	movs	r2, #0
 800433c:	2104      	movs	r1, #4
 800433e:	68f8      	ldr	r0, [r7, #12]
 8004340:	f000 f956 	bl	80045f0 <I2C_WaitOnFlagUntilTimeout>
 8004344:	4603      	mov	r3, r0
 8004346:	2b00      	cmp	r3, #0
 8004348:	d001      	beq.n	800434e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	e07c      	b.n	8004448 <HAL_I2C_Mem_Read+0x224>
=======
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	9300      	str	r3, [sp, #0]
 80035a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035a6:	2200      	movs	r2, #0
 80035a8:	2104      	movs	r1, #4
 80035aa:	68f8      	ldr	r0, [r7, #12]
 80035ac:	f000 f956 	bl	800385c <I2C_WaitOnFlagUntilTimeout>
 80035b0:	4603      	mov	r3, r0
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d001      	beq.n	80035ba <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e07c      	b.n	80036b4 <HAL_I2C_Mem_Read+0x224>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
<<<<<<< HEAD
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004358:	b2d2      	uxtb	r2, r2
 800435a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004360:	1c5a      	adds	r2, r3, #1
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800436a:	3b01      	subs	r3, #1
 800436c:	b29a      	uxth	r2, r3
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004376:	b29b      	uxth	r3, r3
 8004378:	3b01      	subs	r3, #1
 800437a:	b29a      	uxth	r2, r3
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004384:	b29b      	uxth	r3, r3
 8004386:	2b00      	cmp	r3, #0
 8004388:	d034      	beq.n	80043f4 <HAL_I2C_Mem_Read+0x1d0>
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800438e:	2b00      	cmp	r3, #0
 8004390:	d130      	bne.n	80043f4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	9300      	str	r3, [sp, #0]
 8004396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004398:	2200      	movs	r2, #0
 800439a:	2180      	movs	r1, #128	@ 0x80
 800439c:	68f8      	ldr	r0, [r7, #12]
 800439e:	f000 f927 	bl	80045f0 <I2C_WaitOnFlagUntilTimeout>
 80043a2:	4603      	mov	r3, r0
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d001      	beq.n	80043ac <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	e04d      	b.n	8004448 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043b0:	b29b      	uxth	r3, r3
 80043b2:	2bff      	cmp	r3, #255	@ 0xff
 80043b4:	d90e      	bls.n	80043d4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	22ff      	movs	r2, #255	@ 0xff
 80043ba:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043c0:	b2da      	uxtb	r2, r3
 80043c2:	8979      	ldrh	r1, [r7, #10]
 80043c4:	2300      	movs	r3, #0
 80043c6:	9300      	str	r3, [sp, #0]
 80043c8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80043cc:	68f8      	ldr	r0, [r7, #12]
 80043ce:	f000 fad3 	bl	8004978 <I2C_TransferConfig>
 80043d2:	e00f      	b.n	80043f4 <HAL_I2C_Mem_Read+0x1d0>
=======
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035c4:	b2d2      	uxtb	r2, r2
 80035c6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035cc:	1c5a      	adds	r2, r3, #1
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035d6:	3b01      	subs	r3, #1
 80035d8:	b29a      	uxth	r2, r3
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035e2:	b29b      	uxth	r3, r3
 80035e4:	3b01      	subs	r3, #1
 80035e6:	b29a      	uxth	r2, r3
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035f0:	b29b      	uxth	r3, r3
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d034      	beq.n	8003660 <HAL_I2C_Mem_Read+0x1d0>
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d130      	bne.n	8003660 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	9300      	str	r3, [sp, #0]
 8003602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003604:	2200      	movs	r2, #0
 8003606:	2180      	movs	r1, #128	@ 0x80
 8003608:	68f8      	ldr	r0, [r7, #12]
 800360a:	f000 f927 	bl	800385c <I2C_WaitOnFlagUntilTimeout>
 800360e:	4603      	mov	r3, r0
 8003610:	2b00      	cmp	r3, #0
 8003612:	d001      	beq.n	8003618 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003614:	2301      	movs	r3, #1
 8003616:	e04d      	b.n	80036b4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800361c:	b29b      	uxth	r3, r3
 800361e:	2bff      	cmp	r3, #255	@ 0xff
 8003620:	d90e      	bls.n	8003640 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	22ff      	movs	r2, #255	@ 0xff
 8003626:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800362c:	b2da      	uxtb	r2, r3
 800362e:	8979      	ldrh	r1, [r7, #10]
 8003630:	2300      	movs	r3, #0
 8003632:	9300      	str	r3, [sp, #0]
 8003634:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003638:	68f8      	ldr	r0, [r7, #12]
 800363a:	f000 fad3 	bl	8003be4 <I2C_TransferConfig>
 800363e:	e00f      	b.n	8003660 <HAL_I2C_Mem_Read+0x1d0>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
<<<<<<< HEAD
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043d8:	b29a      	uxth	r2, r3
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043e2:	b2da      	uxtb	r2, r3
 80043e4:	8979      	ldrh	r1, [r7, #10]
 80043e6:	2300      	movs	r3, #0
 80043e8:	9300      	str	r3, [sp, #0]
 80043ea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80043ee:	68f8      	ldr	r0, [r7, #12]
 80043f0:	f000 fac2 	bl	8004978 <I2C_TransferConfig>
=======
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003644:	b29a      	uxth	r2, r3
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800364e:	b2da      	uxtb	r2, r3
 8003650:	8979      	ldrh	r1, [r7, #10]
 8003652:	2300      	movs	r3, #0
 8003654:	9300      	str	r3, [sp, #0]
 8003656:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800365a:	68f8      	ldr	r0, [r7, #12]
 800365c:	f000 fac2 	bl	8003be4 <I2C_TransferConfig>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
<<<<<<< HEAD
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043f8:	b29b      	uxth	r3, r3
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d19a      	bne.n	8004334 <HAL_I2C_Mem_Read+0x110>
=======
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003664:	b29b      	uxth	r3, r3
 8003666:	2b00      	cmp	r3, #0
 8003668:	d19a      	bne.n	80035a0 <HAL_I2C_Mem_Read+0x110>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
<<<<<<< HEAD
 80043fe:	697a      	ldr	r2, [r7, #20]
 8004400:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004402:	68f8      	ldr	r0, [r7, #12]
 8004404:	f000 f994 	bl	8004730 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004408:	4603      	mov	r3, r0
 800440a:	2b00      	cmp	r3, #0
 800440c:	d001      	beq.n	8004412 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800440e:	2301      	movs	r3, #1
 8004410:	e01a      	b.n	8004448 <HAL_I2C_Mem_Read+0x224>
=======
 800366a:	697a      	ldr	r2, [r7, #20]
 800366c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800366e:	68f8      	ldr	r0, [r7, #12]
 8003670:	f000 f994 	bl	800399c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003674:	4603      	mov	r3, r0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d001      	beq.n	800367e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e01a      	b.n	80036b4 <HAL_I2C_Mem_Read+0x224>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
<<<<<<< HEAD
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	2220      	movs	r2, #32
 8004418:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	6859      	ldr	r1, [r3, #4]
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681a      	ldr	r2, [r3, #0]
 8004424:	4b0b      	ldr	r3, [pc, #44]	@ (8004454 <HAL_I2C_Mem_Read+0x230>)
 8004426:	400b      	ands	r3, r1
 8004428:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2220      	movs	r2, #32
 800442e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2200      	movs	r2, #0
 8004436:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2200      	movs	r2, #0
 800443e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004442:	2300      	movs	r3, #0
 8004444:	e000      	b.n	8004448 <HAL_I2C_Mem_Read+0x224>
=======
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	2220      	movs	r2, #32
 8003684:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	6859      	ldr	r1, [r3, #4]
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	4b0b      	ldr	r3, [pc, #44]	@ (80036c0 <HAL_I2C_Mem_Read+0x230>)
 8003692:	400b      	ands	r3, r1
 8003694:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2220      	movs	r2, #32
 800369a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	2200      	movs	r2, #0
 80036a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2200      	movs	r2, #0
 80036aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80036ae:	2300      	movs	r3, #0
 80036b0:	e000      	b.n	80036b4 <HAL_I2C_Mem_Read+0x224>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }
  else
  {
    return HAL_BUSY;
<<<<<<< HEAD
 8004446:	2302      	movs	r3, #2
  }
}
 8004448:	4618      	mov	r0, r3
 800444a:	3718      	adds	r7, #24
 800444c:	46bd      	mov	sp, r7
 800444e:	bd80      	pop	{r7, pc}
 8004450:	80002400 	.word	0x80002400
 8004454:	fe00e800 	.word	0xfe00e800

08004458 <I2C_RequestMemoryWrite>:
=======
 80036b2:	2302      	movs	r3, #2
  }
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	3718      	adds	r7, #24
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}
 80036bc:	80002400 	.word	0x80002400
 80036c0:	fe00e800 	.word	0xfe00e800

080036c4 <I2C_RequestMemoryWrite>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
<<<<<<< HEAD
 8004458:	b580      	push	{r7, lr}
 800445a:	b086      	sub	sp, #24
 800445c:	af02      	add	r7, sp, #8
 800445e:	60f8      	str	r0, [r7, #12]
 8004460:	4608      	mov	r0, r1
 8004462:	4611      	mov	r1, r2
 8004464:	461a      	mov	r2, r3
 8004466:	4603      	mov	r3, r0
 8004468:	817b      	strh	r3, [r7, #10]
 800446a:	460b      	mov	r3, r1
 800446c:	813b      	strh	r3, [r7, #8]
 800446e:	4613      	mov	r3, r2
 8004470:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004472:	88fb      	ldrh	r3, [r7, #6]
 8004474:	b2da      	uxtb	r2, r3
 8004476:	8979      	ldrh	r1, [r7, #10]
 8004478:	4b20      	ldr	r3, [pc, #128]	@ (80044fc <I2C_RequestMemoryWrite+0xa4>)
 800447a:	9300      	str	r3, [sp, #0]
 800447c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004480:	68f8      	ldr	r0, [r7, #12]
 8004482:	f000 fa79 	bl	8004978 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004486:	69fa      	ldr	r2, [r7, #28]
 8004488:	69b9      	ldr	r1, [r7, #24]
 800448a:	68f8      	ldr	r0, [r7, #12]
 800448c:	f000 f909 	bl	80046a2 <I2C_WaitOnTXISFlagUntilTimeout>
 8004490:	4603      	mov	r3, r0
 8004492:	2b00      	cmp	r3, #0
 8004494:	d001      	beq.n	800449a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	e02c      	b.n	80044f4 <I2C_RequestMemoryWrite+0x9c>
=======
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b086      	sub	sp, #24
 80036c8:	af02      	add	r7, sp, #8
 80036ca:	60f8      	str	r0, [r7, #12]
 80036cc:	4608      	mov	r0, r1
 80036ce:	4611      	mov	r1, r2
 80036d0:	461a      	mov	r2, r3
 80036d2:	4603      	mov	r3, r0
 80036d4:	817b      	strh	r3, [r7, #10]
 80036d6:	460b      	mov	r3, r1
 80036d8:	813b      	strh	r3, [r7, #8]
 80036da:	4613      	mov	r3, r2
 80036dc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80036de:	88fb      	ldrh	r3, [r7, #6]
 80036e0:	b2da      	uxtb	r2, r3
 80036e2:	8979      	ldrh	r1, [r7, #10]
 80036e4:	4b20      	ldr	r3, [pc, #128]	@ (8003768 <I2C_RequestMemoryWrite+0xa4>)
 80036e6:	9300      	str	r3, [sp, #0]
 80036e8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80036ec:	68f8      	ldr	r0, [r7, #12]
 80036ee:	f000 fa79 	bl	8003be4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80036f2:	69fa      	ldr	r2, [r7, #28]
 80036f4:	69b9      	ldr	r1, [r7, #24]
 80036f6:	68f8      	ldr	r0, [r7, #12]
 80036f8:	f000 f909 	bl	800390e <I2C_WaitOnTXISFlagUntilTimeout>
 80036fc:	4603      	mov	r3, r0
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d001      	beq.n	8003706 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e02c      	b.n	8003760 <I2C_RequestMemoryWrite+0x9c>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
<<<<<<< HEAD
 800449a:	88fb      	ldrh	r3, [r7, #6]
 800449c:	2b01      	cmp	r3, #1
 800449e:	d105      	bne.n	80044ac <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80044a0:	893b      	ldrh	r3, [r7, #8]
 80044a2:	b2da      	uxtb	r2, r3
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	629a      	str	r2, [r3, #40]	@ 0x28
 80044aa:	e015      	b.n	80044d8 <I2C_RequestMemoryWrite+0x80>
=======
 8003706:	88fb      	ldrh	r3, [r7, #6]
 8003708:	2b01      	cmp	r3, #1
 800370a:	d105      	bne.n	8003718 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800370c:	893b      	ldrh	r3, [r7, #8]
 800370e:	b2da      	uxtb	r2, r3
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	629a      	str	r2, [r3, #40]	@ 0x28
 8003716:	e015      	b.n	8003744 <I2C_RequestMemoryWrite+0x80>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
<<<<<<< HEAD
 80044ac:	893b      	ldrh	r3, [r7, #8]
 80044ae:	0a1b      	lsrs	r3, r3, #8
 80044b0:	b29b      	uxth	r3, r3
 80044b2:	b2da      	uxtb	r2, r3
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044ba:	69fa      	ldr	r2, [r7, #28]
 80044bc:	69b9      	ldr	r1, [r7, #24]
 80044be:	68f8      	ldr	r0, [r7, #12]
 80044c0:	f000 f8ef 	bl	80046a2 <I2C_WaitOnTXISFlagUntilTimeout>
 80044c4:	4603      	mov	r3, r0
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d001      	beq.n	80044ce <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	e012      	b.n	80044f4 <I2C_RequestMemoryWrite+0x9c>
=======
 8003718:	893b      	ldrh	r3, [r7, #8]
 800371a:	0a1b      	lsrs	r3, r3, #8
 800371c:	b29b      	uxth	r3, r3
 800371e:	b2da      	uxtb	r2, r3
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003726:	69fa      	ldr	r2, [r7, #28]
 8003728:	69b9      	ldr	r1, [r7, #24]
 800372a:	68f8      	ldr	r0, [r7, #12]
 800372c:	f000 f8ef 	bl	800390e <I2C_WaitOnTXISFlagUntilTimeout>
 8003730:	4603      	mov	r3, r0
 8003732:	2b00      	cmp	r3, #0
 8003734:	d001      	beq.n	800373a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e012      	b.n	8003760 <I2C_RequestMemoryWrite+0x9c>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
<<<<<<< HEAD
 80044ce:	893b      	ldrh	r3, [r7, #8]
 80044d0:	b2da      	uxtb	r2, r3
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	629a      	str	r2, [r3, #40]	@ 0x28
=======
 800373a:	893b      	ldrh	r3, [r7, #8]
 800373c:	b2da      	uxtb	r2, r3
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	629a      	str	r2, [r3, #40]	@ 0x28
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
<<<<<<< HEAD
 80044d8:	69fb      	ldr	r3, [r7, #28]
 80044da:	9300      	str	r3, [sp, #0]
 80044dc:	69bb      	ldr	r3, [r7, #24]
 80044de:	2200      	movs	r2, #0
 80044e0:	2180      	movs	r1, #128	@ 0x80
 80044e2:	68f8      	ldr	r0, [r7, #12]
 80044e4:	f000 f884 	bl	80045f0 <I2C_WaitOnFlagUntilTimeout>
 80044e8:	4603      	mov	r3, r0
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d001      	beq.n	80044f2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	e000      	b.n	80044f4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80044f2:	2300      	movs	r3, #0
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3710      	adds	r7, #16
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	80002000 	.word	0x80002000

08004500 <I2C_RequestMemoryRead>:
=======
 8003744:	69fb      	ldr	r3, [r7, #28]
 8003746:	9300      	str	r3, [sp, #0]
 8003748:	69bb      	ldr	r3, [r7, #24]
 800374a:	2200      	movs	r2, #0
 800374c:	2180      	movs	r1, #128	@ 0x80
 800374e:	68f8      	ldr	r0, [r7, #12]
 8003750:	f000 f884 	bl	800385c <I2C_WaitOnFlagUntilTimeout>
 8003754:	4603      	mov	r3, r0
 8003756:	2b00      	cmp	r3, #0
 8003758:	d001      	beq.n	800375e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	e000      	b.n	8003760 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800375e:	2300      	movs	r3, #0
}
 8003760:	4618      	mov	r0, r3
 8003762:	3710      	adds	r7, #16
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}
 8003768:	80002000 	.word	0x80002000

0800376c <I2C_RequestMemoryRead>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
<<<<<<< HEAD
 8004500:	b580      	push	{r7, lr}
 8004502:	b086      	sub	sp, #24
 8004504:	af02      	add	r7, sp, #8
 8004506:	60f8      	str	r0, [r7, #12]
 8004508:	4608      	mov	r0, r1
 800450a:	4611      	mov	r1, r2
 800450c:	461a      	mov	r2, r3
 800450e:	4603      	mov	r3, r0
 8004510:	817b      	strh	r3, [r7, #10]
 8004512:	460b      	mov	r3, r1
 8004514:	813b      	strh	r3, [r7, #8]
 8004516:	4613      	mov	r3, r2
 8004518:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800451a:	88fb      	ldrh	r3, [r7, #6]
 800451c:	b2da      	uxtb	r2, r3
 800451e:	8979      	ldrh	r1, [r7, #10]
 8004520:	4b20      	ldr	r3, [pc, #128]	@ (80045a4 <I2C_RequestMemoryRead+0xa4>)
 8004522:	9300      	str	r3, [sp, #0]
 8004524:	2300      	movs	r3, #0
 8004526:	68f8      	ldr	r0, [r7, #12]
 8004528:	f000 fa26 	bl	8004978 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800452c:	69fa      	ldr	r2, [r7, #28]
 800452e:	69b9      	ldr	r1, [r7, #24]
 8004530:	68f8      	ldr	r0, [r7, #12]
 8004532:	f000 f8b6 	bl	80046a2 <I2C_WaitOnTXISFlagUntilTimeout>
 8004536:	4603      	mov	r3, r0
 8004538:	2b00      	cmp	r3, #0
 800453a:	d001      	beq.n	8004540 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	e02c      	b.n	800459a <I2C_RequestMemoryRead+0x9a>
=======
 800376c:	b580      	push	{r7, lr}
 800376e:	b086      	sub	sp, #24
 8003770:	af02      	add	r7, sp, #8
 8003772:	60f8      	str	r0, [r7, #12]
 8003774:	4608      	mov	r0, r1
 8003776:	4611      	mov	r1, r2
 8003778:	461a      	mov	r2, r3
 800377a:	4603      	mov	r3, r0
 800377c:	817b      	strh	r3, [r7, #10]
 800377e:	460b      	mov	r3, r1
 8003780:	813b      	strh	r3, [r7, #8]
 8003782:	4613      	mov	r3, r2
 8003784:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003786:	88fb      	ldrh	r3, [r7, #6]
 8003788:	b2da      	uxtb	r2, r3
 800378a:	8979      	ldrh	r1, [r7, #10]
 800378c:	4b20      	ldr	r3, [pc, #128]	@ (8003810 <I2C_RequestMemoryRead+0xa4>)
 800378e:	9300      	str	r3, [sp, #0]
 8003790:	2300      	movs	r3, #0
 8003792:	68f8      	ldr	r0, [r7, #12]
 8003794:	f000 fa26 	bl	8003be4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003798:	69fa      	ldr	r2, [r7, #28]
 800379a:	69b9      	ldr	r1, [r7, #24]
 800379c:	68f8      	ldr	r0, [r7, #12]
 800379e:	f000 f8b6 	bl	800390e <I2C_WaitOnTXISFlagUntilTimeout>
 80037a2:	4603      	mov	r3, r0
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d001      	beq.n	80037ac <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e02c      	b.n	8003806 <I2C_RequestMemoryRead+0x9a>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
<<<<<<< HEAD
 8004540:	88fb      	ldrh	r3, [r7, #6]
 8004542:	2b01      	cmp	r3, #1
 8004544:	d105      	bne.n	8004552 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004546:	893b      	ldrh	r3, [r7, #8]
 8004548:	b2da      	uxtb	r2, r3
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004550:	e015      	b.n	800457e <I2C_RequestMemoryRead+0x7e>
=======
 80037ac:	88fb      	ldrh	r3, [r7, #6]
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d105      	bne.n	80037be <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80037b2:	893b      	ldrh	r3, [r7, #8]
 80037b4:	b2da      	uxtb	r2, r3
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	629a      	str	r2, [r3, #40]	@ 0x28
 80037bc:	e015      	b.n	80037ea <I2C_RequestMemoryRead+0x7e>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
<<<<<<< HEAD
 8004552:	893b      	ldrh	r3, [r7, #8]
 8004554:	0a1b      	lsrs	r3, r3, #8
 8004556:	b29b      	uxth	r3, r3
 8004558:	b2da      	uxtb	r2, r3
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004560:	69fa      	ldr	r2, [r7, #28]
 8004562:	69b9      	ldr	r1, [r7, #24]
 8004564:	68f8      	ldr	r0, [r7, #12]
 8004566:	f000 f89c 	bl	80046a2 <I2C_WaitOnTXISFlagUntilTimeout>
 800456a:	4603      	mov	r3, r0
 800456c:	2b00      	cmp	r3, #0
 800456e:	d001      	beq.n	8004574 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004570:	2301      	movs	r3, #1
 8004572:	e012      	b.n	800459a <I2C_RequestMemoryRead+0x9a>
=======
 80037be:	893b      	ldrh	r3, [r7, #8]
 80037c0:	0a1b      	lsrs	r3, r3, #8
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	b2da      	uxtb	r2, r3
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037cc:	69fa      	ldr	r2, [r7, #28]
 80037ce:	69b9      	ldr	r1, [r7, #24]
 80037d0:	68f8      	ldr	r0, [r7, #12]
 80037d2:	f000 f89c 	bl	800390e <I2C_WaitOnTXISFlagUntilTimeout>
 80037d6:	4603      	mov	r3, r0
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d001      	beq.n	80037e0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80037dc:	2301      	movs	r3, #1
 80037de:	e012      	b.n	8003806 <I2C_RequestMemoryRead+0x9a>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
<<<<<<< HEAD
 8004574:	893b      	ldrh	r3, [r7, #8]
 8004576:	b2da      	uxtb	r2, r3
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	629a      	str	r2, [r3, #40]	@ 0x28
=======
 80037e0:	893b      	ldrh	r3, [r7, #8]
 80037e2:	b2da      	uxtb	r2, r3
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	629a      	str	r2, [r3, #40]	@ 0x28
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
<<<<<<< HEAD
 800457e:	69fb      	ldr	r3, [r7, #28]
 8004580:	9300      	str	r3, [sp, #0]
 8004582:	69bb      	ldr	r3, [r7, #24]
 8004584:	2200      	movs	r2, #0
 8004586:	2140      	movs	r1, #64	@ 0x40
 8004588:	68f8      	ldr	r0, [r7, #12]
 800458a:	f000 f831 	bl	80045f0 <I2C_WaitOnFlagUntilTimeout>
 800458e:	4603      	mov	r3, r0
 8004590:	2b00      	cmp	r3, #0
 8004592:	d001      	beq.n	8004598 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	e000      	b.n	800459a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004598:	2300      	movs	r3, #0
}
 800459a:	4618      	mov	r0, r3
 800459c:	3710      	adds	r7, #16
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}
 80045a2:	bf00      	nop
 80045a4:	80002000 	.word	0x80002000

080045a8 <I2C_Flush_TXDR>:
=======
 80037ea:	69fb      	ldr	r3, [r7, #28]
 80037ec:	9300      	str	r3, [sp, #0]
 80037ee:	69bb      	ldr	r3, [r7, #24]
 80037f0:	2200      	movs	r2, #0
 80037f2:	2140      	movs	r1, #64	@ 0x40
 80037f4:	68f8      	ldr	r0, [r7, #12]
 80037f6:	f000 f831 	bl	800385c <I2C_WaitOnFlagUntilTimeout>
 80037fa:	4603      	mov	r3, r0
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d001      	beq.n	8003804 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e000      	b.n	8003806 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003804:	2300      	movs	r3, #0
}
 8003806:	4618      	mov	r0, r3
 8003808:	3710      	adds	r7, #16
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}
 800380e:	bf00      	nop
 8003810:	80002000 	.word	0x80002000

08003814 <I2C_Flush_TXDR>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
<<<<<<< HEAD
 80045a8:	b480      	push	{r7}
 80045aa:	b083      	sub	sp, #12
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	699b      	ldr	r3, [r3, #24]
 80045b6:	f003 0302 	and.w	r3, r3, #2
 80045ba:	2b02      	cmp	r3, #2
 80045bc:	d103      	bne.n	80045c6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	2200      	movs	r2, #0
 80045c4:	629a      	str	r2, [r3, #40]	@ 0x28
=======
 8003814:	b480      	push	{r7}
 8003816:	b083      	sub	sp, #12
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	699b      	ldr	r3, [r3, #24]
 8003822:	f003 0302 	and.w	r3, r3, #2
 8003826:	2b02      	cmp	r3, #2
 8003828:	d103      	bne.n	8003832 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	2200      	movs	r2, #0
 8003830:	629a      	str	r2, [r3, #40]	@ 0x28
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
<<<<<<< HEAD
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	699b      	ldr	r3, [r3, #24]
 80045cc:	f003 0301 	and.w	r3, r3, #1
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d007      	beq.n	80045e4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	699a      	ldr	r2, [r3, #24]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f042 0201 	orr.w	r2, r2, #1
 80045e2:	619a      	str	r2, [r3, #24]
  }
}
 80045e4:	bf00      	nop
 80045e6:	370c      	adds	r7, #12
 80045e8:	46bd      	mov	sp, r7
 80045ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ee:	4770      	bx	lr

080045f0 <I2C_WaitOnFlagUntilTimeout>:
=======
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	699b      	ldr	r3, [r3, #24]
 8003838:	f003 0301 	and.w	r3, r3, #1
 800383c:	2b01      	cmp	r3, #1
 800383e:	d007      	beq.n	8003850 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	699a      	ldr	r2, [r3, #24]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f042 0201 	orr.w	r2, r2, #1
 800384e:	619a      	str	r2, [r3, #24]
  }
}
 8003850:	bf00      	nop
 8003852:	370c      	adds	r7, #12
 8003854:	46bd      	mov	sp, r7
 8003856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385a:	4770      	bx	lr

0800385c <I2C_WaitOnFlagUntilTimeout>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
<<<<<<< HEAD
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b084      	sub	sp, #16
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	60f8      	str	r0, [r7, #12]
 80045f8:	60b9      	str	r1, [r7, #8]
 80045fa:	603b      	str	r3, [r7, #0]
 80045fc:	4613      	mov	r3, r2
 80045fe:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004600:	e03b      	b.n	800467a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004602:	69ba      	ldr	r2, [r7, #24]
 8004604:	6839      	ldr	r1, [r7, #0]
 8004606:	68f8      	ldr	r0, [r7, #12]
 8004608:	f000 f8d6 	bl	80047b8 <I2C_IsErrorOccurred>
 800460c:	4603      	mov	r3, r0
 800460e:	2b00      	cmp	r3, #0
 8004610:	d001      	beq.n	8004616 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e041      	b.n	800469a <I2C_WaitOnFlagUntilTimeout+0xaa>
=======
 800385c:	b580      	push	{r7, lr}
 800385e:	b084      	sub	sp, #16
 8003860:	af00      	add	r7, sp, #0
 8003862:	60f8      	str	r0, [r7, #12]
 8003864:	60b9      	str	r1, [r7, #8]
 8003866:	603b      	str	r3, [r7, #0]
 8003868:	4613      	mov	r3, r2
 800386a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800386c:	e03b      	b.n	80038e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800386e:	69ba      	ldr	r2, [r7, #24]
 8003870:	6839      	ldr	r1, [r7, #0]
 8003872:	68f8      	ldr	r0, [r7, #12]
 8003874:	f000 f8d6 	bl	8003a24 <I2C_IsErrorOccurred>
 8003878:	4603      	mov	r3, r0
 800387a:	2b00      	cmp	r3, #0
 800387c:	d001      	beq.n	8003882 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	e041      	b.n	8003906 <I2C_WaitOnFlagUntilTimeout+0xaa>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
<<<<<<< HEAD
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800461c:	d02d      	beq.n	800467a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800461e:	f7fd fae9 	bl	8001bf4 <HAL_GetTick>
 8004622:	4602      	mov	r2, r0
 8004624:	69bb      	ldr	r3, [r7, #24]
 8004626:	1ad3      	subs	r3, r2, r3
 8004628:	683a      	ldr	r2, [r7, #0]
 800462a:	429a      	cmp	r2, r3
 800462c:	d302      	bcc.n	8004634 <I2C_WaitOnFlagUntilTimeout+0x44>
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d122      	bne.n	800467a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	699a      	ldr	r2, [r3, #24]
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	4013      	ands	r3, r2
 800463e:	68ba      	ldr	r2, [r7, #8]
 8004640:	429a      	cmp	r2, r3
 8004642:	bf0c      	ite	eq
 8004644:	2301      	moveq	r3, #1
 8004646:	2300      	movne	r3, #0
 8004648:	b2db      	uxtb	r3, r3
 800464a:	461a      	mov	r2, r3
 800464c:	79fb      	ldrb	r3, [r7, #7]
 800464e:	429a      	cmp	r2, r3
 8004650:	d113      	bne.n	800467a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004656:	f043 0220 	orr.w	r2, r3, #32
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2220      	movs	r2, #32
 8004662:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	2200      	movs	r2, #0
 800466a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	2200      	movs	r2, #0
 8004672:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e00f      	b.n	800469a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	699a      	ldr	r2, [r3, #24]
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	4013      	ands	r3, r2
 8004684:	68ba      	ldr	r2, [r7, #8]
 8004686:	429a      	cmp	r2, r3
 8004688:	bf0c      	ite	eq
 800468a:	2301      	moveq	r3, #1
 800468c:	2300      	movne	r3, #0
 800468e:	b2db      	uxtb	r3, r3
 8004690:	461a      	mov	r2, r3
 8004692:	79fb      	ldrb	r3, [r7, #7]
 8004694:	429a      	cmp	r2, r3
 8004696:	d0b4      	beq.n	8004602 <I2C_WaitOnFlagUntilTimeout+0x12>
=======
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003888:	d02d      	beq.n	80038e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800388a:	f7fd fad7 	bl	8000e3c <HAL_GetTick>
 800388e:	4602      	mov	r2, r0
 8003890:	69bb      	ldr	r3, [r7, #24]
 8003892:	1ad3      	subs	r3, r2, r3
 8003894:	683a      	ldr	r2, [r7, #0]
 8003896:	429a      	cmp	r2, r3
 8003898:	d302      	bcc.n	80038a0 <I2C_WaitOnFlagUntilTimeout+0x44>
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d122      	bne.n	80038e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	699a      	ldr	r2, [r3, #24]
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	4013      	ands	r3, r2
 80038aa:	68ba      	ldr	r2, [r7, #8]
 80038ac:	429a      	cmp	r2, r3
 80038ae:	bf0c      	ite	eq
 80038b0:	2301      	moveq	r3, #1
 80038b2:	2300      	movne	r3, #0
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	461a      	mov	r2, r3
 80038b8:	79fb      	ldrb	r3, [r7, #7]
 80038ba:	429a      	cmp	r2, r3
 80038bc:	d113      	bne.n	80038e6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038c2:	f043 0220 	orr.w	r2, r3, #32
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2220      	movs	r2, #32
 80038ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2200      	movs	r2, #0
 80038d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2200      	movs	r2, #0
 80038de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e00f      	b.n	8003906 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	699a      	ldr	r2, [r3, #24]
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	4013      	ands	r3, r2
 80038f0:	68ba      	ldr	r2, [r7, #8]
 80038f2:	429a      	cmp	r2, r3
 80038f4:	bf0c      	ite	eq
 80038f6:	2301      	moveq	r3, #1
 80038f8:	2300      	movne	r3, #0
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	461a      	mov	r2, r3
 80038fe:	79fb      	ldrb	r3, [r7, #7]
 8003900:	429a      	cmp	r2, r3
 8003902:	d0b4      	beq.n	800386e <I2C_WaitOnFlagUntilTimeout+0x12>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
        }
      }
    }
  }
  return HAL_OK;
<<<<<<< HEAD
 8004698:	2300      	movs	r3, #0
}
 800469a:	4618      	mov	r0, r3
 800469c:	3710      	adds	r7, #16
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}

080046a2 <I2C_WaitOnTXISFlagUntilTimeout>:
=======
 8003904:	2300      	movs	r3, #0
}
 8003906:	4618      	mov	r0, r3
 8003908:	3710      	adds	r7, #16
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}

0800390e <I2C_WaitOnTXISFlagUntilTimeout>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
<<<<<<< HEAD
 80046a2:	b580      	push	{r7, lr}
 80046a4:	b084      	sub	sp, #16
 80046a6:	af00      	add	r7, sp, #0
 80046a8:	60f8      	str	r0, [r7, #12]
 80046aa:	60b9      	str	r1, [r7, #8]
 80046ac:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80046ae:	e033      	b.n	8004718 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80046b0:	687a      	ldr	r2, [r7, #4]
 80046b2:	68b9      	ldr	r1, [r7, #8]
 80046b4:	68f8      	ldr	r0, [r7, #12]
 80046b6:	f000 f87f 	bl	80047b8 <I2C_IsErrorOccurred>
 80046ba:	4603      	mov	r3, r0
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d001      	beq.n	80046c4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80046c0:	2301      	movs	r3, #1
 80046c2:	e031      	b.n	8004728 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
=======
 800390e:	b580      	push	{r7, lr}
 8003910:	b084      	sub	sp, #16
 8003912:	af00      	add	r7, sp, #0
 8003914:	60f8      	str	r0, [r7, #12]
 8003916:	60b9      	str	r1, [r7, #8]
 8003918:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800391a:	e033      	b.n	8003984 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800391c:	687a      	ldr	r2, [r7, #4]
 800391e:	68b9      	ldr	r1, [r7, #8]
 8003920:	68f8      	ldr	r0, [r7, #12]
 8003922:	f000 f87f 	bl	8003a24 <I2C_IsErrorOccurred>
 8003926:	4603      	mov	r3, r0
 8003928:	2b00      	cmp	r3, #0
 800392a:	d001      	beq.n	8003930 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	e031      	b.n	8003994 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
<<<<<<< HEAD
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046ca:	d025      	beq.n	8004718 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046cc:	f7fd fa92 	bl	8001bf4 <HAL_GetTick>
 80046d0:	4602      	mov	r2, r0
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	1ad3      	subs	r3, r2, r3
 80046d6:	68ba      	ldr	r2, [r7, #8]
 80046d8:	429a      	cmp	r2, r3
 80046da:	d302      	bcc.n	80046e2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d11a      	bne.n	8004718 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	699b      	ldr	r3, [r3, #24]
 80046e8:	f003 0302 	and.w	r3, r3, #2
 80046ec:	2b02      	cmp	r3, #2
 80046ee:	d013      	beq.n	8004718 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046f4:	f043 0220 	orr.w	r2, r3, #32
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	2220      	movs	r2, #32
 8004700:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2200      	movs	r2, #0
 8004708:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2200      	movs	r2, #0
 8004710:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	e007      	b.n	8004728 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	699b      	ldr	r3, [r3, #24]
 800471e:	f003 0302 	and.w	r3, r3, #2
 8004722:	2b02      	cmp	r3, #2
 8004724:	d1c4      	bne.n	80046b0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
=======
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003936:	d025      	beq.n	8003984 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003938:	f7fd fa80 	bl	8000e3c <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	68ba      	ldr	r2, [r7, #8]
 8003944:	429a      	cmp	r2, r3
 8003946:	d302      	bcc.n	800394e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d11a      	bne.n	8003984 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	699b      	ldr	r3, [r3, #24]
 8003954:	f003 0302 	and.w	r3, r3, #2
 8003958:	2b02      	cmp	r3, #2
 800395a:	d013      	beq.n	8003984 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003960:	f043 0220 	orr.w	r2, r3, #32
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2220      	movs	r2, #32
 800396c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2200      	movs	r2, #0
 8003974:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2200      	movs	r2, #0
 800397c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e007      	b.n	8003994 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	699b      	ldr	r3, [r3, #24]
 800398a:	f003 0302 	and.w	r3, r3, #2
 800398e:	2b02      	cmp	r3, #2
 8003990:	d1c4      	bne.n	800391c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
        }
      }
    }
  }
  return HAL_OK;
<<<<<<< HEAD
 8004726:	2300      	movs	r3, #0
}
 8004728:	4618      	mov	r0, r3
 800472a:	3710      	adds	r7, #16
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}

08004730 <I2C_WaitOnSTOPFlagUntilTimeout>:
=======
 8003992:	2300      	movs	r3, #0
}
 8003994:	4618      	mov	r0, r3
 8003996:	3710      	adds	r7, #16
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}

0800399c <I2C_WaitOnSTOPFlagUntilTimeout>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
<<<<<<< HEAD
 8004730:	b580      	push	{r7, lr}
 8004732:	b084      	sub	sp, #16
 8004734:	af00      	add	r7, sp, #0
 8004736:	60f8      	str	r0, [r7, #12]
 8004738:	60b9      	str	r1, [r7, #8]
 800473a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800473c:	e02f      	b.n	800479e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800473e:	687a      	ldr	r2, [r7, #4]
 8004740:	68b9      	ldr	r1, [r7, #8]
 8004742:	68f8      	ldr	r0, [r7, #12]
 8004744:	f000 f838 	bl	80047b8 <I2C_IsErrorOccurred>
 8004748:	4603      	mov	r3, r0
 800474a:	2b00      	cmp	r3, #0
 800474c:	d001      	beq.n	8004752 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e02d      	b.n	80047ae <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
=======
 800399c:	b580      	push	{r7, lr}
 800399e:	b084      	sub	sp, #16
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	60f8      	str	r0, [r7, #12]
 80039a4:	60b9      	str	r1, [r7, #8]
 80039a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80039a8:	e02f      	b.n	8003a0a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80039aa:	687a      	ldr	r2, [r7, #4]
 80039ac:	68b9      	ldr	r1, [r7, #8]
 80039ae:	68f8      	ldr	r0, [r7, #12]
 80039b0:	f000 f838 	bl	8003a24 <I2C_IsErrorOccurred>
 80039b4:	4603      	mov	r3, r0
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d001      	beq.n	80039be <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	e02d      	b.n	8003a1a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
<<<<<<< HEAD
 8004752:	f7fd fa4f 	bl	8001bf4 <HAL_GetTick>
 8004756:	4602      	mov	r2, r0
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	1ad3      	subs	r3, r2, r3
 800475c:	68ba      	ldr	r2, [r7, #8]
 800475e:	429a      	cmp	r2, r3
 8004760:	d302      	bcc.n	8004768 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d11a      	bne.n	800479e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	699b      	ldr	r3, [r3, #24]
 800476e:	f003 0320 	and.w	r3, r3, #32
 8004772:	2b20      	cmp	r3, #32
 8004774:	d013      	beq.n	800479e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800477a:	f043 0220 	orr.w	r2, r3, #32
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2220      	movs	r2, #32
 8004786:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2200      	movs	r2, #0
 800478e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2200      	movs	r2, #0
 8004796:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800479a:	2301      	movs	r3, #1
 800479c:	e007      	b.n	80047ae <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	699b      	ldr	r3, [r3, #24]
 80047a4:	f003 0320 	and.w	r3, r3, #32
 80047a8:	2b20      	cmp	r3, #32
 80047aa:	d1c8      	bne.n	800473e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
=======
 80039be:	f7fd fa3d 	bl	8000e3c <HAL_GetTick>
 80039c2:	4602      	mov	r2, r0
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	1ad3      	subs	r3, r2, r3
 80039c8:	68ba      	ldr	r2, [r7, #8]
 80039ca:	429a      	cmp	r2, r3
 80039cc:	d302      	bcc.n	80039d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d11a      	bne.n	8003a0a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	699b      	ldr	r3, [r3, #24]
 80039da:	f003 0320 	and.w	r3, r3, #32
 80039de:	2b20      	cmp	r3, #32
 80039e0:	d013      	beq.n	8003a0a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039e6:	f043 0220 	orr.w	r2, r3, #32
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	2220      	movs	r2, #32
 80039f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	2200      	movs	r2, #0
 80039fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2200      	movs	r2, #0
 8003a02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e007      	b.n	8003a1a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	699b      	ldr	r3, [r3, #24]
 8003a10:	f003 0320 	and.w	r3, r3, #32
 8003a14:	2b20      	cmp	r3, #32
 8003a16:	d1c8      	bne.n	80039aa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
    }
  }
  return HAL_OK;
<<<<<<< HEAD
 80047ac:	2300      	movs	r3, #0
}
 80047ae:	4618      	mov	r0, r3
 80047b0:	3710      	adds	r7, #16
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}
	...

080047b8 <I2C_IsErrorOccurred>:
=======
 8003a18:	2300      	movs	r3, #0
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3710      	adds	r7, #16
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd80      	pop	{r7, pc}
	...

08003a24 <I2C_IsErrorOccurred>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
<<<<<<< HEAD
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b08a      	sub	sp, #40	@ 0x28
 80047bc:	af00      	add	r7, sp, #0
 80047be:	60f8      	str	r0, [r7, #12]
 80047c0:	60b9      	str	r1, [r7, #8]
 80047c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047c4:	2300      	movs	r3, #0
 80047c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	699b      	ldr	r3, [r3, #24]
 80047d0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80047d2:	2300      	movs	r3, #0
 80047d4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	61fb      	str	r3, [r7, #28]
=======
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b08a      	sub	sp, #40	@ 0x28
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	60f8      	str	r0, [r7, #12]
 8003a2c:	60b9      	str	r1, [r7, #8]
 8003a2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a30:	2300      	movs	r3, #0
 8003a32:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	699b      	ldr	r3, [r3, #24]
 8003a3c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	61fb      	str	r3, [r7, #28]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
<<<<<<< HEAD
 80047da:	69bb      	ldr	r3, [r7, #24]
 80047dc:	f003 0310 	and.w	r3, r3, #16
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d068      	beq.n	80048b6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	2210      	movs	r2, #16
 80047ea:	61da      	str	r2, [r3, #28]
=======
 8003a46:	69bb      	ldr	r3, [r7, #24]
 8003a48:	f003 0310 	and.w	r3, r3, #16
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d068      	beq.n	8003b22 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	2210      	movs	r2, #16
 8003a56:	61da      	str	r2, [r3, #28]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
<<<<<<< HEAD
 80047ec:	e049      	b.n	8004882 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047f4:	d045      	beq.n	8004882 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80047f6:	f7fd f9fd 	bl	8001bf4 <HAL_GetTick>
 80047fa:	4602      	mov	r2, r0
 80047fc:	69fb      	ldr	r3, [r7, #28]
 80047fe:	1ad3      	subs	r3, r2, r3
 8004800:	68ba      	ldr	r2, [r7, #8]
 8004802:	429a      	cmp	r2, r3
 8004804:	d302      	bcc.n	800480c <I2C_IsErrorOccurred+0x54>
 8004806:	68bb      	ldr	r3, [r7, #8]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d13a      	bne.n	8004882 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004816:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800481e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	699b      	ldr	r3, [r3, #24]
 8004826:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800482a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800482e:	d121      	bne.n	8004874 <I2C_IsErrorOccurred+0xbc>
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004836:	d01d      	beq.n	8004874 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004838:	7cfb      	ldrb	r3, [r7, #19]
 800483a:	2b20      	cmp	r3, #32
 800483c:	d01a      	beq.n	8004874 <I2C_IsErrorOccurred+0xbc>
=======
 8003a58:	e049      	b.n	8003aee <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a60:	d045      	beq.n	8003aee <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003a62:	f7fd f9eb 	bl	8000e3c <HAL_GetTick>
 8003a66:	4602      	mov	r2, r0
 8003a68:	69fb      	ldr	r3, [r7, #28]
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	68ba      	ldr	r2, [r7, #8]
 8003a6e:	429a      	cmp	r2, r3
 8003a70:	d302      	bcc.n	8003a78 <I2C_IsErrorOccurred+0x54>
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d13a      	bne.n	8003aee <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a82:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003a8a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	699b      	ldr	r3, [r3, #24]
 8003a92:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a9a:	d121      	bne.n	8003ae0 <I2C_IsErrorOccurred+0xbc>
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003aa2:	d01d      	beq.n	8003ae0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003aa4:	7cfb      	ldrb	r3, [r7, #19]
 8003aa6:	2b20      	cmp	r3, #32
 8003aa8:	d01a      	beq.n	8003ae0 <I2C_IsErrorOccurred+0xbc>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
<<<<<<< HEAD
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	685a      	ldr	r2, [r3, #4]
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800484c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800484e:	f7fd f9d1 	bl	8001bf4 <HAL_GetTick>
 8004852:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004854:	e00e      	b.n	8004874 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004856:	f7fd f9cd 	bl	8001bf4 <HAL_GetTick>
 800485a:	4602      	mov	r2, r0
 800485c:	69fb      	ldr	r3, [r7, #28]
 800485e:	1ad3      	subs	r3, r2, r3
 8004860:	2b19      	cmp	r3, #25
 8004862:	d907      	bls.n	8004874 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004864:	6a3b      	ldr	r3, [r7, #32]
 8004866:	f043 0320 	orr.w	r3, r3, #32
 800486a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800486c:	2301      	movs	r3, #1
 800486e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004872:	e006      	b.n	8004882 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	699b      	ldr	r3, [r3, #24]
 800487a:	f003 0320 	and.w	r3, r3, #32
 800487e:	2b20      	cmp	r3, #32
 8004880:	d1e9      	bne.n	8004856 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	699b      	ldr	r3, [r3, #24]
 8004888:	f003 0320 	and.w	r3, r3, #32
 800488c:	2b20      	cmp	r3, #32
 800488e:	d003      	beq.n	8004898 <I2C_IsErrorOccurred+0xe0>
 8004890:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004894:	2b00      	cmp	r3, #0
 8004896:	d0aa      	beq.n	80047ee <I2C_IsErrorOccurred+0x36>
=======
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	685a      	ldr	r2, [r3, #4]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003ab8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003aba:	f7fd f9bf 	bl	8000e3c <HAL_GetTick>
 8003abe:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ac0:	e00e      	b.n	8003ae0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003ac2:	f7fd f9bb 	bl	8000e3c <HAL_GetTick>
 8003ac6:	4602      	mov	r2, r0
 8003ac8:	69fb      	ldr	r3, [r7, #28]
 8003aca:	1ad3      	subs	r3, r2, r3
 8003acc:	2b19      	cmp	r3, #25
 8003ace:	d907      	bls.n	8003ae0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003ad0:	6a3b      	ldr	r3, [r7, #32]
 8003ad2:	f043 0320 	orr.w	r3, r3, #32
 8003ad6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003ade:	e006      	b.n	8003aee <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	699b      	ldr	r3, [r3, #24]
 8003ae6:	f003 0320 	and.w	r3, r3, #32
 8003aea:	2b20      	cmp	r3, #32
 8003aec:	d1e9      	bne.n	8003ac2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	699b      	ldr	r3, [r3, #24]
 8003af4:	f003 0320 	and.w	r3, r3, #32
 8003af8:	2b20      	cmp	r3, #32
 8003afa:	d003      	beq.n	8003b04 <I2C_IsErrorOccurred+0xe0>
 8003afc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d0aa      	beq.n	8003a5a <I2C_IsErrorOccurred+0x36>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
<<<<<<< HEAD
 8004898:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800489c:	2b00      	cmp	r3, #0
 800489e:	d103      	bne.n	80048a8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	2220      	movs	r2, #32
 80048a6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80048a8:	6a3b      	ldr	r3, [r7, #32]
 80048aa:	f043 0304 	orr.w	r3, r3, #4
 80048ae:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
=======
 8003b04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d103      	bne.n	8003b14 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	2220      	movs	r2, #32
 8003b12:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003b14:	6a3b      	ldr	r3, [r7, #32]
 8003b16:	f043 0304 	orr.w	r3, r3, #4
 8003b1a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
<<<<<<< HEAD
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	699b      	ldr	r3, [r3, #24]
 80048bc:	61bb      	str	r3, [r7, #24]
=======
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	699b      	ldr	r3, [r3, #24]
 8003b28:	61bb      	str	r3, [r7, #24]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
<<<<<<< HEAD
 80048be:	69bb      	ldr	r3, [r7, #24]
 80048c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d00b      	beq.n	80048e0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80048c8:	6a3b      	ldr	r3, [r7, #32]
 80048ca:	f043 0301 	orr.w	r3, r3, #1
 80048ce:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80048d8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
=======
 8003b2a:	69bb      	ldr	r3, [r7, #24]
 8003b2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d00b      	beq.n	8003b4c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003b34:	6a3b      	ldr	r3, [r7, #32]
 8003b36:	f043 0301 	orr.w	r3, r3, #1
 8003b3a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003b44:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
<<<<<<< HEAD
 80048e0:	69bb      	ldr	r3, [r7, #24]
 80048e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d00b      	beq.n	8004902 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80048ea:	6a3b      	ldr	r3, [r7, #32]
 80048ec:	f043 0308 	orr.w	r3, r3, #8
 80048f0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80048fa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80048fc:	2301      	movs	r3, #1
 80048fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
=======
 8003b4c:	69bb      	ldr	r3, [r7, #24]
 8003b4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d00b      	beq.n	8003b6e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003b56:	6a3b      	ldr	r3, [r7, #32]
 8003b58:	f043 0308 	orr.w	r3, r3, #8
 8003b5c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003b66:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
<<<<<<< HEAD
 8004902:	69bb      	ldr	r3, [r7, #24]
 8004904:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004908:	2b00      	cmp	r3, #0
 800490a:	d00b      	beq.n	8004924 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800490c:	6a3b      	ldr	r3, [r7, #32]
 800490e:	f043 0302 	orr.w	r3, r3, #2
 8004912:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800491c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004924:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004928:	2b00      	cmp	r3, #0
 800492a:	d01c      	beq.n	8004966 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800492c:	68f8      	ldr	r0, [r7, #12]
 800492e:	f7ff fe3b 	bl	80045a8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	6859      	ldr	r1, [r3, #4]
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	4b0d      	ldr	r3, [pc, #52]	@ (8004974 <I2C_IsErrorOccurred+0x1bc>)
 800493e:	400b      	ands	r3, r1
 8004940:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004946:	6a3b      	ldr	r3, [r7, #32]
 8004948:	431a      	orrs	r2, r3
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	2220      	movs	r2, #32
 8004952:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2200      	movs	r2, #0
 800495a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2200      	movs	r2, #0
 8004962:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004966:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800496a:	4618      	mov	r0, r3
 800496c:	3728      	adds	r7, #40	@ 0x28
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}
 8004972:	bf00      	nop
 8004974:	fe00e800 	.word	0xfe00e800

08004978 <I2C_TransferConfig>:
=======
 8003b6e:	69bb      	ldr	r3, [r7, #24]
 8003b70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d00b      	beq.n	8003b90 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003b78:	6a3b      	ldr	r3, [r7, #32]
 8003b7a:	f043 0302 	orr.w	r3, r3, #2
 8003b7e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b88:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003b90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d01c      	beq.n	8003bd2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003b98:	68f8      	ldr	r0, [r7, #12]
 8003b9a:	f7ff fe3b 	bl	8003814 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	6859      	ldr	r1, [r3, #4]
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	4b0d      	ldr	r3, [pc, #52]	@ (8003be0 <I2C_IsErrorOccurred+0x1bc>)
 8003baa:	400b      	ands	r3, r1
 8003bac:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003bb2:	6a3b      	ldr	r3, [r7, #32]
 8003bb4:	431a      	orrs	r2, r3
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2220      	movs	r2, #32
 8003bbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003bd2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	3728      	adds	r7, #40	@ 0x28
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}
 8003bde:	bf00      	nop
 8003be0:	fe00e800 	.word	0xfe00e800

08003be4 <I2C_TransferConfig>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
<<<<<<< HEAD
 8004978:	b480      	push	{r7}
 800497a:	b087      	sub	sp, #28
 800497c:	af00      	add	r7, sp, #0
 800497e:	60f8      	str	r0, [r7, #12]
 8004980:	607b      	str	r3, [r7, #4]
 8004982:	460b      	mov	r3, r1
 8004984:	817b      	strh	r3, [r7, #10]
 8004986:	4613      	mov	r3, r2
 8004988:	727b      	strb	r3, [r7, #9]
=======
 8003be4:	b480      	push	{r7}
 8003be6:	b087      	sub	sp, #28
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	60f8      	str	r0, [r7, #12]
 8003bec:	607b      	str	r3, [r7, #4]
 8003bee:	460b      	mov	r3, r1
 8003bf0:	817b      	strh	r3, [r7, #10]
 8003bf2:	4613      	mov	r3, r2
 8003bf4:	727b      	strb	r3, [r7, #9]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
<<<<<<< HEAD
 800498a:	897b      	ldrh	r3, [r7, #10]
 800498c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004990:	7a7b      	ldrb	r3, [r7, #9]
 8004992:	041b      	lsls	r3, r3, #16
 8004994:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004998:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800499e:	6a3b      	ldr	r3, [r7, #32]
 80049a0:	4313      	orrs	r3, r2
 80049a2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80049a6:	617b      	str	r3, [r7, #20]
=======
 8003bf6:	897b      	ldrh	r3, [r7, #10]
 8003bf8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003bfc:	7a7b      	ldrb	r3, [r7, #9]
 8003bfe:	041b      	lsls	r3, r3, #16
 8003c00:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c04:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c0a:	6a3b      	ldr	r3, [r7, #32]
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003c12:	617b      	str	r3, [r7, #20]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
<<<<<<< HEAD
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	685a      	ldr	r2, [r3, #4]
 80049ae:	6a3b      	ldr	r3, [r7, #32]
 80049b0:	0d5b      	lsrs	r3, r3, #21
 80049b2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80049b6:	4b08      	ldr	r3, [pc, #32]	@ (80049d8 <I2C_TransferConfig+0x60>)
 80049b8:	430b      	orrs	r3, r1
 80049ba:	43db      	mvns	r3, r3
 80049bc:	ea02 0103 	and.w	r1, r2, r3
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	697a      	ldr	r2, [r7, #20]
 80049c6:	430a      	orrs	r2, r1
 80049c8:	605a      	str	r2, [r3, #4]
=======
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	685a      	ldr	r2, [r3, #4]
 8003c1a:	6a3b      	ldr	r3, [r7, #32]
 8003c1c:	0d5b      	lsrs	r3, r3, #21
 8003c1e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003c22:	4b08      	ldr	r3, [pc, #32]	@ (8003c44 <I2C_TransferConfig+0x60>)
 8003c24:	430b      	orrs	r3, r1
 8003c26:	43db      	mvns	r3, r3
 8003c28:	ea02 0103 	and.w	r1, r2, r3
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	697a      	ldr	r2, [r7, #20]
 8003c32:	430a      	orrs	r2, r1
 8003c34:	605a      	str	r2, [r3, #4]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
<<<<<<< HEAD
 80049ca:	bf00      	nop
 80049cc:	371c      	adds	r7, #28
 80049ce:	46bd      	mov	sp, r7
 80049d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d4:	4770      	bx	lr
 80049d6:	bf00      	nop
 80049d8:	03ff63ff 	.word	0x03ff63ff

080049dc <HAL_I2CEx_ConfigAnalogFilter>:
=======
 8003c36:	bf00      	nop
 8003c38:	371c      	adds	r7, #28
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr
 8003c42:	bf00      	nop
 8003c44:	03ff63ff 	.word	0x03ff63ff

08003c48 <HAL_I2CEx_ConfigAnalogFilter>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
<<<<<<< HEAD
 80049dc:	b480      	push	{r7}
 80049de:	b083      	sub	sp, #12
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
 80049e4:	6039      	str	r1, [r7, #0]
=======
 8003c48:	b480      	push	{r7}
 8003c4a:	b083      	sub	sp, #12
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
 8003c50:	6039      	str	r1, [r7, #0]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
<<<<<<< HEAD
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	2b20      	cmp	r3, #32
 80049f0:	d138      	bne.n	8004a64 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d101      	bne.n	8004a00 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80049fc:	2302      	movs	r3, #2
 80049fe:	e032      	b.n	8004a66 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2224      	movs	r2, #36	@ 0x24
 8004a0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	681a      	ldr	r2, [r3, #0]
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f022 0201 	bic.w	r2, r2, #1
 8004a1e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004a2e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	6819      	ldr	r1, [r3, #0]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	683a      	ldr	r2, [r7, #0]
 8004a3c:	430a      	orrs	r2, r1
 8004a3e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f042 0201 	orr.w	r2, r2, #1
 8004a4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2220      	movs	r2, #32
 8004a54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004a60:	2300      	movs	r3, #0
 8004a62:	e000      	b.n	8004a66 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
=======
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	2b20      	cmp	r3, #32
 8003c5c:	d138      	bne.n	8003cd0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	d101      	bne.n	8003c6c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003c68:	2302      	movs	r3, #2
 8003c6a:	e032      	b.n	8003cd2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2201      	movs	r2, #1
 8003c70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2224      	movs	r2, #36	@ 0x24
 8003c78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f022 0201 	bic.w	r2, r2, #1
 8003c8a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003c9a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	6819      	ldr	r1, [r3, #0]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	683a      	ldr	r2, [r7, #0]
 8003ca8:	430a      	orrs	r2, r1
 8003caa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	681a      	ldr	r2, [r3, #0]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f042 0201 	orr.w	r2, r2, #1
 8003cba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2220      	movs	r2, #32
 8003cc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	e000      	b.n	8003cd2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }
  else
  {
    return HAL_BUSY;
<<<<<<< HEAD
 8004a64:	2302      	movs	r3, #2
  }
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	370c      	adds	r7, #12
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a70:	4770      	bx	lr

08004a72 <HAL_I2CEx_ConfigDigitalFilter>:
=======
 8003cd0:	2302      	movs	r3, #2
  }
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	370c      	adds	r7, #12
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cdc:	4770      	bx	lr

08003cde <HAL_I2CEx_ConfigDigitalFilter>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
<<<<<<< HEAD
 8004a72:	b480      	push	{r7}
 8004a74:	b085      	sub	sp, #20
 8004a76:	af00      	add	r7, sp, #0
 8004a78:	6078      	str	r0, [r7, #4]
 8004a7a:	6039      	str	r1, [r7, #0]
=======
 8003cde:	b480      	push	{r7}
 8003ce0:	b085      	sub	sp, #20
 8003ce2:	af00      	add	r7, sp, #0
 8003ce4:	6078      	str	r0, [r7, #4]
 8003ce6:	6039      	str	r1, [r7, #0]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
<<<<<<< HEAD
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a82:	b2db      	uxtb	r3, r3
 8004a84:	2b20      	cmp	r3, #32
 8004a86:	d139      	bne.n	8004afc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a8e:	2b01      	cmp	r3, #1
 8004a90:	d101      	bne.n	8004a96 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004a92:	2302      	movs	r3, #2
 8004a94:	e033      	b.n	8004afe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2201      	movs	r2, #1
 8004a9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2224      	movs	r2, #36	@ 0x24
 8004aa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	681a      	ldr	r2, [r3, #0]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f022 0201 	bic.w	r2, r2, #1
 8004ab4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004ac4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	021b      	lsls	r3, r3, #8
 8004aca:	68fa      	ldr	r2, [r7, #12]
 8004acc:	4313      	orrs	r3, r2
 8004ace:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	68fa      	ldr	r2, [r7, #12]
 8004ad6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	681a      	ldr	r2, [r3, #0]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f042 0201 	orr.w	r2, r2, #1
 8004ae6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2220      	movs	r2, #32
 8004aec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2200      	movs	r2, #0
 8004af4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004af8:	2300      	movs	r3, #0
 8004afa:	e000      	b.n	8004afe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
=======
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	2b20      	cmp	r3, #32
 8003cf2:	d139      	bne.n	8003d68 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003cfa:	2b01      	cmp	r3, #1
 8003cfc:	d101      	bne.n	8003d02 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003cfe:	2302      	movs	r3, #2
 8003d00:	e033      	b.n	8003d6a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2201      	movs	r2, #1
 8003d06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2224      	movs	r2, #36	@ 0x24
 8003d0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	681a      	ldr	r2, [r3, #0]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f022 0201 	bic.w	r2, r2, #1
 8003d20:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003d30:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	021b      	lsls	r3, r3, #8
 8003d36:	68fa      	ldr	r2, [r7, #12]
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	68fa      	ldr	r2, [r7, #12]
 8003d42:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f042 0201 	orr.w	r2, r2, #1
 8003d52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2220      	movs	r2, #32
 8003d58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003d64:	2300      	movs	r3, #0
 8003d66:	e000      	b.n	8003d6a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }
  else
  {
    return HAL_BUSY;
<<<<<<< HEAD
 8004afc:	2302      	movs	r3, #2
  }
}
 8004afe:	4618      	mov	r0, r3
 8004b00:	3714      	adds	r7, #20
 8004b02:	46bd      	mov	sp, r7
 8004b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b08:	4770      	bx	lr
	...

08004b0c <HAL_PWREx_ControlVoltageScaling>:
=======
 8003d68:	2302      	movs	r3, #2
  }
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3714      	adds	r7, #20
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d74:	4770      	bx	lr
	...

08003d78 <HAL_PWREx_ControlVoltageScaling>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
<<<<<<< HEAD
 8004b0c:	b480      	push	{r7}
 8004b0e:	b085      	sub	sp, #20
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
=======
 8003d78:	b480      	push	{r7}
 8003d7a:	b085      	sub	sp, #20
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
<<<<<<< HEAD
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d141      	bne.n	8004b9e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004b1a:	4b4b      	ldr	r3, [pc, #300]	@ (8004c48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004b22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b26:	d131      	bne.n	8004b8c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004b28:	4b47      	ldr	r3, [pc, #284]	@ (8004c48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b2e:	4a46      	ldr	r2, [pc, #280]	@ (8004c48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b34:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004b38:	4b43      	ldr	r3, [pc, #268]	@ (8004c48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004b40:	4a41      	ldr	r2, [pc, #260]	@ (8004c48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b42:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004b46:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004b48:	4b40      	ldr	r3, [pc, #256]	@ (8004c4c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	2232      	movs	r2, #50	@ 0x32
 8004b4e:	fb02 f303 	mul.w	r3, r2, r3
 8004b52:	4a3f      	ldr	r2, [pc, #252]	@ (8004c50 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004b54:	fba2 2303 	umull	r2, r3, r2, r3
 8004b58:	0c9b      	lsrs	r3, r3, #18
 8004b5a:	3301      	adds	r3, #1
 8004b5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b5e:	e002      	b.n	8004b66 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	3b01      	subs	r3, #1
 8004b64:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b66:	4b38      	ldr	r3, [pc, #224]	@ (8004c48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b68:	695b      	ldr	r3, [r3, #20]
 8004b6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b72:	d102      	bne.n	8004b7a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d1f2      	bne.n	8004b60 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004b7a:	4b33      	ldr	r3, [pc, #204]	@ (8004c48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b7c:	695b      	ldr	r3, [r3, #20]
 8004b7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b86:	d158      	bne.n	8004c3a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004b88:	2303      	movs	r3, #3
 8004b8a:	e057      	b.n	8004c3c <HAL_PWREx_ControlVoltageScaling+0x130>
=======
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d141      	bne.n	8003e0a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003d86:	4b4b      	ldr	r3, [pc, #300]	@ (8003eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003d8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d92:	d131      	bne.n	8003df8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d94:	4b47      	ldr	r3, [pc, #284]	@ (8003eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d9a:	4a46      	ldr	r2, [pc, #280]	@ (8003eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003da0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003da4:	4b43      	ldr	r3, [pc, #268]	@ (8003eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003dac:	4a41      	ldr	r2, [pc, #260]	@ (8003eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003db2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003db4:	4b40      	ldr	r3, [pc, #256]	@ (8003eb8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	2232      	movs	r2, #50	@ 0x32
 8003dba:	fb02 f303 	mul.w	r3, r2, r3
 8003dbe:	4a3f      	ldr	r2, [pc, #252]	@ (8003ebc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003dc0:	fba2 2303 	umull	r2, r3, r2, r3
 8003dc4:	0c9b      	lsrs	r3, r3, #18
 8003dc6:	3301      	adds	r3, #1
 8003dc8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003dca:	e002      	b.n	8003dd2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	3b01      	subs	r3, #1
 8003dd0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003dd2:	4b38      	ldr	r3, [pc, #224]	@ (8003eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dd4:	695b      	ldr	r3, [r3, #20]
 8003dd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dde:	d102      	bne.n	8003de6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d1f2      	bne.n	8003dcc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003de6:	4b33      	ldr	r3, [pc, #204]	@ (8003eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003de8:	695b      	ldr	r3, [r3, #20]
 8003dea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003df2:	d158      	bne.n	8003ea6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003df4:	2303      	movs	r3, #3
 8003df6:	e057      	b.n	8003ea8 <HAL_PWREx_ControlVoltageScaling+0x130>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
<<<<<<< HEAD
 8004b8c:	4b2e      	ldr	r3, [pc, #184]	@ (8004c48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b92:	4a2d      	ldr	r2, [pc, #180]	@ (8004c48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b98:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004b9c:	e04d      	b.n	8004c3a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ba4:	d141      	bne.n	8004c2a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004ba6:	4b28      	ldr	r3, [pc, #160]	@ (8004c48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004bae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bb2:	d131      	bne.n	8004c18 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004bb4:	4b24      	ldr	r3, [pc, #144]	@ (8004c48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004bba:	4a23      	ldr	r2, [pc, #140]	@ (8004c48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bc0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004bc4:	4b20      	ldr	r3, [pc, #128]	@ (8004c48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004bcc:	4a1e      	ldr	r2, [pc, #120]	@ (8004c48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004bd2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004bd4:	4b1d      	ldr	r3, [pc, #116]	@ (8004c4c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	2232      	movs	r2, #50	@ 0x32
 8004bda:	fb02 f303 	mul.w	r3, r2, r3
 8004bde:	4a1c      	ldr	r2, [pc, #112]	@ (8004c50 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004be0:	fba2 2303 	umull	r2, r3, r2, r3
 8004be4:	0c9b      	lsrs	r3, r3, #18
 8004be6:	3301      	adds	r3, #1
 8004be8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004bea:	e002      	b.n	8004bf2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	3b01      	subs	r3, #1
 8004bf0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004bf2:	4b15      	ldr	r3, [pc, #84]	@ (8004c48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bf4:	695b      	ldr	r3, [r3, #20]
 8004bf6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bfa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bfe:	d102      	bne.n	8004c06 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d1f2      	bne.n	8004bec <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004c06:	4b10      	ldr	r3, [pc, #64]	@ (8004c48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c08:	695b      	ldr	r3, [r3, #20]
 8004c0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c12:	d112      	bne.n	8004c3a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004c14:	2303      	movs	r3, #3
 8004c16:	e011      	b.n	8004c3c <HAL_PWREx_ControlVoltageScaling+0x130>
=======
 8003df8:	4b2e      	ldr	r3, [pc, #184]	@ (8003eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003dfe:	4a2d      	ldr	r2, [pc, #180]	@ (8003eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e04:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003e08:	e04d      	b.n	8003ea6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e10:	d141      	bne.n	8003e96 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003e12:	4b28      	ldr	r3, [pc, #160]	@ (8003eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003e1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e1e:	d131      	bne.n	8003e84 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003e20:	4b24      	ldr	r3, [pc, #144]	@ (8003eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e26:	4a23      	ldr	r2, [pc, #140]	@ (8003eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e2c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003e30:	4b20      	ldr	r3, [pc, #128]	@ (8003eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003e38:	4a1e      	ldr	r2, [pc, #120]	@ (8003eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e3a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003e3e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003e40:	4b1d      	ldr	r3, [pc, #116]	@ (8003eb8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	2232      	movs	r2, #50	@ 0x32
 8003e46:	fb02 f303 	mul.w	r3, r2, r3
 8003e4a:	4a1c      	ldr	r2, [pc, #112]	@ (8003ebc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e50:	0c9b      	lsrs	r3, r3, #18
 8003e52:	3301      	adds	r3, #1
 8003e54:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003e56:	e002      	b.n	8003e5e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	3b01      	subs	r3, #1
 8003e5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003e5e:	4b15      	ldr	r3, [pc, #84]	@ (8003eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e60:	695b      	ldr	r3, [r3, #20]
 8003e62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e6a:	d102      	bne.n	8003e72 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d1f2      	bne.n	8003e58 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003e72:	4b10      	ldr	r3, [pc, #64]	@ (8003eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e74:	695b      	ldr	r3, [r3, #20]
 8003e76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e7e:	d112      	bne.n	8003ea6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003e80:	2303      	movs	r3, #3
 8003e82:	e011      	b.n	8003ea8 <HAL_PWREx_ControlVoltageScaling+0x130>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
<<<<<<< HEAD
 8004c18:	4b0b      	ldr	r3, [pc, #44]	@ (8004c48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c1e:	4a0a      	ldr	r2, [pc, #40]	@ (8004c48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c24:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004c28:	e007      	b.n	8004c3a <HAL_PWREx_ControlVoltageScaling+0x12e>
=======
 8003e84:	4b0b      	ldr	r3, [pc, #44]	@ (8003eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e8a:	4a0a      	ldr	r2, [pc, #40]	@ (8003eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e90:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003e94:	e007      	b.n	8003ea6 <HAL_PWREx_ControlVoltageScaling+0x12e>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
<<<<<<< HEAD
 8004c2a:	4b07      	ldr	r3, [pc, #28]	@ (8004c48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004c32:	4a05      	ldr	r2, [pc, #20]	@ (8004c48 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c34:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004c38:	6013      	str	r3, [r2, #0]
=======
 8003e96:	4b07      	ldr	r3, [pc, #28]	@ (8003eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003e9e:	4a05      	ldr	r2, [pc, #20]	@ (8003eb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ea0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003ea4:	6013      	str	r3, [r2, #0]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
<<<<<<< HEAD
 8004c3a:	2300      	movs	r3, #0
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	3714      	adds	r7, #20
 8004c40:	46bd      	mov	sp, r7
 8004c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c46:	4770      	bx	lr
 8004c48:	40007000 	.word	0x40007000
 8004c4c:	20000004 	.word	0x20000004
 8004c50:	431bde83 	.word	0x431bde83

08004c54 <HAL_PWREx_DisableUCPDDeadBattery>:
=======
 8003ea6:	2300      	movs	r3, #0
}
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	3714      	adds	r7, #20
 8003eac:	46bd      	mov	sp, r7
 8003eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb2:	4770      	bx	lr
 8003eb4:	40007000 	.word	0x40007000
 8003eb8:	20000000 	.word	0x20000000
 8003ebc:	431bde83 	.word	0x431bde83

08003ec0 <HAL_PWREx_DisableUCPDDeadBattery>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
<<<<<<< HEAD
 8004c54:	b480      	push	{r7}
 8004c56:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004c58:	4b05      	ldr	r3, [pc, #20]	@ (8004c70 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	4a04      	ldr	r2, [pc, #16]	@ (8004c70 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004c5e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004c62:	6093      	str	r3, [r2, #8]
}
 8004c64:	bf00      	nop
 8004c66:	46bd      	mov	sp, r7
 8004c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6c:	4770      	bx	lr
 8004c6e:	bf00      	nop
 8004c70:	40007000 	.word	0x40007000

08004c74 <HAL_RCC_OscConfig>:
=======
 8003ec0:	b480      	push	{r7}
 8003ec2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003ec4:	4b05      	ldr	r3, [pc, #20]	@ (8003edc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	4a04      	ldr	r2, [pc, #16]	@ (8003edc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003eca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ece:	6093      	str	r3, [r2, #8]
}
 8003ed0:	bf00      	nop
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed8:	4770      	bx	lr
 8003eda:	bf00      	nop
 8003edc:	40007000 	.word	0x40007000

08003ee0 <HAL_RCC_OscConfig>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
<<<<<<< HEAD
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b088      	sub	sp, #32
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
=======
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b088      	sub	sp, #32
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
<<<<<<< HEAD
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d101      	bne.n	8004c86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	e2fe      	b.n	8005284 <HAL_RCC_OscConfig+0x610>
=======
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d101      	bne.n	8003ef2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	e2fe      	b.n	80044f0 <HAL_RCC_OscConfig+0x610>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
<<<<<<< HEAD
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f003 0301 	and.w	r3, r3, #1
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d075      	beq.n	8004d7e <HAL_RCC_OscConfig+0x10a>
=======
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 0301 	and.w	r3, r3, #1
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d075      	beq.n	8003fea <HAL_RCC_OscConfig+0x10a>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
<<<<<<< HEAD
 8004c92:	4b97      	ldr	r3, [pc, #604]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	f003 030c 	and.w	r3, r3, #12
 8004c9a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004c9c:	4b94      	ldr	r3, [pc, #592]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004c9e:	68db      	ldr	r3, [r3, #12]
 8004ca0:	f003 0303 	and.w	r3, r3, #3
 8004ca4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004ca6:	69bb      	ldr	r3, [r7, #24]
 8004ca8:	2b0c      	cmp	r3, #12
 8004caa:	d102      	bne.n	8004cb2 <HAL_RCC_OscConfig+0x3e>
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	2b03      	cmp	r3, #3
 8004cb0:	d002      	beq.n	8004cb8 <HAL_RCC_OscConfig+0x44>
 8004cb2:	69bb      	ldr	r3, [r7, #24]
 8004cb4:	2b08      	cmp	r3, #8
 8004cb6:	d10b      	bne.n	8004cd0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cb8:	4b8d      	ldr	r3, [pc, #564]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d05b      	beq.n	8004d7c <HAL_RCC_OscConfig+0x108>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d157      	bne.n	8004d7c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	e2d9      	b.n	8005284 <HAL_RCC_OscConfig+0x610>
=======
 8003efe:	4b97      	ldr	r3, [pc, #604]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	f003 030c 	and.w	r3, r3, #12
 8003f06:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f08:	4b94      	ldr	r3, [pc, #592]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 8003f0a:	68db      	ldr	r3, [r3, #12]
 8003f0c:	f003 0303 	and.w	r3, r3, #3
 8003f10:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003f12:	69bb      	ldr	r3, [r7, #24]
 8003f14:	2b0c      	cmp	r3, #12
 8003f16:	d102      	bne.n	8003f1e <HAL_RCC_OscConfig+0x3e>
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	2b03      	cmp	r3, #3
 8003f1c:	d002      	beq.n	8003f24 <HAL_RCC_OscConfig+0x44>
 8003f1e:	69bb      	ldr	r3, [r7, #24]
 8003f20:	2b08      	cmp	r3, #8
 8003f22:	d10b      	bne.n	8003f3c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f24:	4b8d      	ldr	r3, [pc, #564]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d05b      	beq.n	8003fe8 <HAL_RCC_OscConfig+0x108>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d157      	bne.n	8003fe8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	e2d9      	b.n	80044f0 <HAL_RCC_OscConfig+0x610>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
<<<<<<< HEAD
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cd8:	d106      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x74>
 8004cda:	4b85      	ldr	r3, [pc, #532]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4a84      	ldr	r2, [pc, #528]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004ce0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ce4:	6013      	str	r3, [r2, #0]
 8004ce6:	e01d      	b.n	8004d24 <HAL_RCC_OscConfig+0xb0>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004cf0:	d10c      	bne.n	8004d0c <HAL_RCC_OscConfig+0x98>
 8004cf2:	4b7f      	ldr	r3, [pc, #508]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a7e      	ldr	r2, [pc, #504]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004cf8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004cfc:	6013      	str	r3, [r2, #0]
 8004cfe:	4b7c      	ldr	r3, [pc, #496]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4a7b      	ldr	r2, [pc, #492]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004d04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d08:	6013      	str	r3, [r2, #0]
 8004d0a:	e00b      	b.n	8004d24 <HAL_RCC_OscConfig+0xb0>
 8004d0c:	4b78      	ldr	r3, [pc, #480]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a77      	ldr	r2, [pc, #476]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004d12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d16:	6013      	str	r3, [r2, #0]
 8004d18:	4b75      	ldr	r3, [pc, #468]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a74      	ldr	r2, [pc, #464]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004d1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d013      	beq.n	8004d54 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d2c:	f7fc ff62 	bl	8001bf4 <HAL_GetTick>
 8004d30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d32:	e008      	b.n	8004d46 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d34:	f7fc ff5e 	bl	8001bf4 <HAL_GetTick>
 8004d38:	4602      	mov	r2, r0
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	1ad3      	subs	r3, r2, r3
 8004d3e:	2b64      	cmp	r3, #100	@ 0x64
 8004d40:	d901      	bls.n	8004d46 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004d42:	2303      	movs	r3, #3
 8004d44:	e29e      	b.n	8005284 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d46:	4b6a      	ldr	r3, [pc, #424]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d0f0      	beq.n	8004d34 <HAL_RCC_OscConfig+0xc0>
 8004d52:	e014      	b.n	8004d7e <HAL_RCC_OscConfig+0x10a>
=======
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f44:	d106      	bne.n	8003f54 <HAL_RCC_OscConfig+0x74>
 8003f46:	4b85      	ldr	r3, [pc, #532]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a84      	ldr	r2, [pc, #528]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 8003f4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f50:	6013      	str	r3, [r2, #0]
 8003f52:	e01d      	b.n	8003f90 <HAL_RCC_OscConfig+0xb0>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f5c:	d10c      	bne.n	8003f78 <HAL_RCC_OscConfig+0x98>
 8003f5e:	4b7f      	ldr	r3, [pc, #508]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a7e      	ldr	r2, [pc, #504]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 8003f64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f68:	6013      	str	r3, [r2, #0]
 8003f6a:	4b7c      	ldr	r3, [pc, #496]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a7b      	ldr	r2, [pc, #492]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 8003f70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f74:	6013      	str	r3, [r2, #0]
 8003f76:	e00b      	b.n	8003f90 <HAL_RCC_OscConfig+0xb0>
 8003f78:	4b78      	ldr	r3, [pc, #480]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a77      	ldr	r2, [pc, #476]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 8003f7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f82:	6013      	str	r3, [r2, #0]
 8003f84:	4b75      	ldr	r3, [pc, #468]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a74      	ldr	r2, [pc, #464]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 8003f8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d013      	beq.n	8003fc0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f98:	f7fc ff50 	bl	8000e3c <HAL_GetTick>
 8003f9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f9e:	e008      	b.n	8003fb2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fa0:	f7fc ff4c 	bl	8000e3c <HAL_GetTick>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	1ad3      	subs	r3, r2, r3
 8003faa:	2b64      	cmp	r3, #100	@ 0x64
 8003fac:	d901      	bls.n	8003fb2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003fae:	2303      	movs	r3, #3
 8003fb0:	e29e      	b.n	80044f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003fb2:	4b6a      	ldr	r3, [pc, #424]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d0f0      	beq.n	8003fa0 <HAL_RCC_OscConfig+0xc0>
 8003fbe:	e014      	b.n	8003fea <HAL_RCC_OscConfig+0x10a>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
<<<<<<< HEAD
 8004d54:	f7fc ff4e 	bl	8001bf4 <HAL_GetTick>
 8004d58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004d5a:	e008      	b.n	8004d6e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d5c:	f7fc ff4a 	bl	8001bf4 <HAL_GetTick>
 8004d60:	4602      	mov	r2, r0
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	1ad3      	subs	r3, r2, r3
 8004d66:	2b64      	cmp	r3, #100	@ 0x64
 8004d68:	d901      	bls.n	8004d6e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004d6a:	2303      	movs	r3, #3
 8004d6c:	e28a      	b.n	8005284 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004d6e:	4b60      	ldr	r3, [pc, #384]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d1f0      	bne.n	8004d5c <HAL_RCC_OscConfig+0xe8>
 8004d7a:	e000      	b.n	8004d7e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d7c:	bf00      	nop
=======
 8003fc0:	f7fc ff3c 	bl	8000e3c <HAL_GetTick>
 8003fc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003fc6:	e008      	b.n	8003fda <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fc8:	f7fc ff38 	bl	8000e3c <HAL_GetTick>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	2b64      	cmp	r3, #100	@ 0x64
 8003fd4:	d901      	bls.n	8003fda <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	e28a      	b.n	80044f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003fda:	4b60      	ldr	r3, [pc, #384]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d1f0      	bne.n	8003fc8 <HAL_RCC_OscConfig+0xe8>
 8003fe6:	e000      	b.n	8003fea <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fe8:	bf00      	nop
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
<<<<<<< HEAD
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f003 0302 	and.w	r3, r3, #2
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d075      	beq.n	8004e76 <HAL_RCC_OscConfig+0x202>
=======
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f003 0302 	and.w	r3, r3, #2
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d075      	beq.n	80040e2 <HAL_RCC_OscConfig+0x202>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
<<<<<<< HEAD
 8004d8a:	4b59      	ldr	r3, [pc, #356]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004d8c:	689b      	ldr	r3, [r3, #8]
 8004d8e:	f003 030c 	and.w	r3, r3, #12
 8004d92:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004d94:	4b56      	ldr	r3, [pc, #344]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004d96:	68db      	ldr	r3, [r3, #12]
 8004d98:	f003 0303 	and.w	r3, r3, #3
 8004d9c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004d9e:	69bb      	ldr	r3, [r7, #24]
 8004da0:	2b0c      	cmp	r3, #12
 8004da2:	d102      	bne.n	8004daa <HAL_RCC_OscConfig+0x136>
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	2b02      	cmp	r3, #2
 8004da8:	d002      	beq.n	8004db0 <HAL_RCC_OscConfig+0x13c>
 8004daa:	69bb      	ldr	r3, [r7, #24]
 8004dac:	2b04      	cmp	r3, #4
 8004dae:	d11f      	bne.n	8004df0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004db0:	4b4f      	ldr	r3, [pc, #316]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d005      	beq.n	8004dc8 <HAL_RCC_OscConfig+0x154>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	68db      	ldr	r3, [r3, #12]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d101      	bne.n	8004dc8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	e25d      	b.n	8005284 <HAL_RCC_OscConfig+0x610>
=======
 8003ff6:	4b59      	ldr	r3, [pc, #356]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	f003 030c 	and.w	r3, r3, #12
 8003ffe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004000:	4b56      	ldr	r3, [pc, #344]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 8004002:	68db      	ldr	r3, [r3, #12]
 8004004:	f003 0303 	and.w	r3, r3, #3
 8004008:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800400a:	69bb      	ldr	r3, [r7, #24]
 800400c:	2b0c      	cmp	r3, #12
 800400e:	d102      	bne.n	8004016 <HAL_RCC_OscConfig+0x136>
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	2b02      	cmp	r3, #2
 8004014:	d002      	beq.n	800401c <HAL_RCC_OscConfig+0x13c>
 8004016:	69bb      	ldr	r3, [r7, #24]
 8004018:	2b04      	cmp	r3, #4
 800401a:	d11f      	bne.n	800405c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800401c:	4b4f      	ldr	r3, [pc, #316]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004024:	2b00      	cmp	r3, #0
 8004026:	d005      	beq.n	8004034 <HAL_RCC_OscConfig+0x154>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	68db      	ldr	r3, [r3, #12]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d101      	bne.n	8004034 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004030:	2301      	movs	r3, #1
 8004032:	e25d      	b.n	80044f0 <HAL_RCC_OscConfig+0x610>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
<<<<<<< HEAD
 8004dc8:	4b49      	ldr	r3, [pc, #292]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	691b      	ldr	r3, [r3, #16]
 8004dd4:	061b      	lsls	r3, r3, #24
 8004dd6:	4946      	ldr	r1, [pc, #280]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004ddc:	4b45      	ldr	r3, [pc, #276]	@ (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4618      	mov	r0, r3
 8004de2:	f7fc febb 	bl	8001b5c <HAL_InitTick>
 8004de6:	4603      	mov	r3, r0
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d043      	beq.n	8004e74 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004dec:	2301      	movs	r3, #1
 8004dee:	e249      	b.n	8005284 <HAL_RCC_OscConfig+0x610>
=======
 8004034:	4b49      	ldr	r3, [pc, #292]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	691b      	ldr	r3, [r3, #16]
 8004040:	061b      	lsls	r3, r3, #24
 8004042:	4946      	ldr	r1, [pc, #280]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 8004044:	4313      	orrs	r3, r2
 8004046:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004048:	4b45      	ldr	r3, [pc, #276]	@ (8004160 <HAL_RCC_OscConfig+0x280>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4618      	mov	r0, r3
 800404e:	f7fc fea9 	bl	8000da4 <HAL_InitTick>
 8004052:	4603      	mov	r3, r0
 8004054:	2b00      	cmp	r3, #0
 8004056:	d043      	beq.n	80040e0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	e249      	b.n	80044f0 <HAL_RCC_OscConfig+0x610>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
<<<<<<< HEAD
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	68db      	ldr	r3, [r3, #12]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d023      	beq.n	8004e40 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004df8:	4b3d      	ldr	r3, [pc, #244]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a3c      	ldr	r2, [pc, #240]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004dfe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e02:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e04:	f7fc fef6 	bl	8001bf4 <HAL_GetTick>
 8004e08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e0a:	e008      	b.n	8004e1e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e0c:	f7fc fef2 	bl	8001bf4 <HAL_GetTick>
 8004e10:	4602      	mov	r2, r0
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	1ad3      	subs	r3, r2, r3
 8004e16:	2b02      	cmp	r3, #2
 8004e18:	d901      	bls.n	8004e1e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004e1a:	2303      	movs	r3, #3
 8004e1c:	e232      	b.n	8005284 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e1e:	4b34      	ldr	r3, [pc, #208]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d0f0      	beq.n	8004e0c <HAL_RCC_OscConfig+0x198>
=======
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	68db      	ldr	r3, [r3, #12]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d023      	beq.n	80040ac <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004064:	4b3d      	ldr	r3, [pc, #244]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a3c      	ldr	r2, [pc, #240]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 800406a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800406e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004070:	f7fc fee4 	bl	8000e3c <HAL_GetTick>
 8004074:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004076:	e008      	b.n	800408a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004078:	f7fc fee0 	bl	8000e3c <HAL_GetTick>
 800407c:	4602      	mov	r2, r0
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	1ad3      	subs	r3, r2, r3
 8004082:	2b02      	cmp	r3, #2
 8004084:	d901      	bls.n	800408a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004086:	2303      	movs	r3, #3
 8004088:	e232      	b.n	80044f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800408a:	4b34      	ldr	r3, [pc, #208]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004092:	2b00      	cmp	r3, #0
 8004094:	d0f0      	beq.n	8004078 <HAL_RCC_OscConfig+0x198>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
<<<<<<< HEAD
 8004e2a:	4b31      	ldr	r3, [pc, #196]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	691b      	ldr	r3, [r3, #16]
 8004e36:	061b      	lsls	r3, r3, #24
 8004e38:	492d      	ldr	r1, [pc, #180]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	604b      	str	r3, [r1, #4]
 8004e3e:	e01a      	b.n	8004e76 <HAL_RCC_OscConfig+0x202>
=======
 8004096:	4b31      	ldr	r3, [pc, #196]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	691b      	ldr	r3, [r3, #16]
 80040a2:	061b      	lsls	r3, r3, #24
 80040a4:	492d      	ldr	r1, [pc, #180]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 80040a6:	4313      	orrs	r3, r2
 80040a8:	604b      	str	r3, [r1, #4]
 80040aa:	e01a      	b.n	80040e2 <HAL_RCC_OscConfig+0x202>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
<<<<<<< HEAD
 8004e40:	4b2b      	ldr	r3, [pc, #172]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a2a      	ldr	r2, [pc, #168]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004e46:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e4c:	f7fc fed2 	bl	8001bf4 <HAL_GetTick>
 8004e50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004e52:	e008      	b.n	8004e66 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e54:	f7fc fece 	bl	8001bf4 <HAL_GetTick>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	1ad3      	subs	r3, r2, r3
 8004e5e:	2b02      	cmp	r3, #2
 8004e60:	d901      	bls.n	8004e66 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004e62:	2303      	movs	r3, #3
 8004e64:	e20e      	b.n	8005284 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004e66:	4b22      	ldr	r3, [pc, #136]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d1f0      	bne.n	8004e54 <HAL_RCC_OscConfig+0x1e0>
 8004e72:	e000      	b.n	8004e76 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004e74:	bf00      	nop
=======
 80040ac:	4b2b      	ldr	r3, [pc, #172]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a2a      	ldr	r2, [pc, #168]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 80040b2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80040b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040b8:	f7fc fec0 	bl	8000e3c <HAL_GetTick>
 80040bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80040be:	e008      	b.n	80040d2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040c0:	f7fc febc 	bl	8000e3c <HAL_GetTick>
 80040c4:	4602      	mov	r2, r0
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	1ad3      	subs	r3, r2, r3
 80040ca:	2b02      	cmp	r3, #2
 80040cc:	d901      	bls.n	80040d2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80040ce:	2303      	movs	r3, #3
 80040d0:	e20e      	b.n	80044f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80040d2:	4b22      	ldr	r3, [pc, #136]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d1f0      	bne.n	80040c0 <HAL_RCC_OscConfig+0x1e0>
 80040de:	e000      	b.n	80040e2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80040e0:	bf00      	nop
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
<<<<<<< HEAD
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f003 0308 	and.w	r3, r3, #8
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d041      	beq.n	8004f06 <HAL_RCC_OscConfig+0x292>
=======
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f003 0308 	and.w	r3, r3, #8
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d041      	beq.n	8004172 <HAL_RCC_OscConfig+0x292>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
<<<<<<< HEAD
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	695b      	ldr	r3, [r3, #20]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d01c      	beq.n	8004ec4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e8a:	4b19      	ldr	r3, [pc, #100]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004e8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e90:	4a17      	ldr	r2, [pc, #92]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004e92:	f043 0301 	orr.w	r3, r3, #1
 8004e96:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e9a:	f7fc feab 	bl	8001bf4 <HAL_GetTick>
 8004e9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004ea0:	e008      	b.n	8004eb4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ea2:	f7fc fea7 	bl	8001bf4 <HAL_GetTick>
 8004ea6:	4602      	mov	r2, r0
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	1ad3      	subs	r3, r2, r3
 8004eac:	2b02      	cmp	r3, #2
 8004eae:	d901      	bls.n	8004eb4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004eb0:	2303      	movs	r3, #3
 8004eb2:	e1e7      	b.n	8005284 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004eb4:	4b0e      	ldr	r3, [pc, #56]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004eb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004eba:	f003 0302 	and.w	r3, r3, #2
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d0ef      	beq.n	8004ea2 <HAL_RCC_OscConfig+0x22e>
 8004ec2:	e020      	b.n	8004f06 <HAL_RCC_OscConfig+0x292>
=======
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	695b      	ldr	r3, [r3, #20]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d01c      	beq.n	8004130 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040f6:	4b19      	ldr	r3, [pc, #100]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 80040f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040fc:	4a17      	ldr	r2, [pc, #92]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 80040fe:	f043 0301 	orr.w	r3, r3, #1
 8004102:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004106:	f7fc fe99 	bl	8000e3c <HAL_GetTick>
 800410a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800410c:	e008      	b.n	8004120 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800410e:	f7fc fe95 	bl	8000e3c <HAL_GetTick>
 8004112:	4602      	mov	r2, r0
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	1ad3      	subs	r3, r2, r3
 8004118:	2b02      	cmp	r3, #2
 800411a:	d901      	bls.n	8004120 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800411c:	2303      	movs	r3, #3
 800411e:	e1e7      	b.n	80044f0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004120:	4b0e      	ldr	r3, [pc, #56]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 8004122:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004126:	f003 0302 	and.w	r3, r3, #2
 800412a:	2b00      	cmp	r3, #0
 800412c:	d0ef      	beq.n	800410e <HAL_RCC_OscConfig+0x22e>
 800412e:	e020      	b.n	8004172 <HAL_RCC_OscConfig+0x292>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
<<<<<<< HEAD
 8004ec4:	4b0a      	ldr	r3, [pc, #40]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004ec6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004eca:	4a09      	ldr	r2, [pc, #36]	@ (8004ef0 <HAL_RCC_OscConfig+0x27c>)
 8004ecc:	f023 0301 	bic.w	r3, r3, #1
 8004ed0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ed4:	f7fc fe8e 	bl	8001bf4 <HAL_GetTick>
 8004ed8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004eda:	e00d      	b.n	8004ef8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004edc:	f7fc fe8a 	bl	8001bf4 <HAL_GetTick>
 8004ee0:	4602      	mov	r2, r0
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	1ad3      	subs	r3, r2, r3
 8004ee6:	2b02      	cmp	r3, #2
 8004ee8:	d906      	bls.n	8004ef8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004eea:	2303      	movs	r3, #3
 8004eec:	e1ca      	b.n	8005284 <HAL_RCC_OscConfig+0x610>
 8004eee:	bf00      	nop
 8004ef0:	40021000 	.word	0x40021000
 8004ef4:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004ef8:	4b8c      	ldr	r3, [pc, #560]	@ (800512c <HAL_RCC_OscConfig+0x4b8>)
 8004efa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004efe:	f003 0302 	and.w	r3, r3, #2
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d1ea      	bne.n	8004edc <HAL_RCC_OscConfig+0x268>
=======
 8004130:	4b0a      	ldr	r3, [pc, #40]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 8004132:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004136:	4a09      	ldr	r2, [pc, #36]	@ (800415c <HAL_RCC_OscConfig+0x27c>)
 8004138:	f023 0301 	bic.w	r3, r3, #1
 800413c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004140:	f7fc fe7c 	bl	8000e3c <HAL_GetTick>
 8004144:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004146:	e00d      	b.n	8004164 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004148:	f7fc fe78 	bl	8000e3c <HAL_GetTick>
 800414c:	4602      	mov	r2, r0
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	1ad3      	subs	r3, r2, r3
 8004152:	2b02      	cmp	r3, #2
 8004154:	d906      	bls.n	8004164 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004156:	2303      	movs	r3, #3
 8004158:	e1ca      	b.n	80044f0 <HAL_RCC_OscConfig+0x610>
 800415a:	bf00      	nop
 800415c:	40021000 	.word	0x40021000
 8004160:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004164:	4b8c      	ldr	r3, [pc, #560]	@ (8004398 <HAL_RCC_OscConfig+0x4b8>)
 8004166:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800416a:	f003 0302 	and.w	r3, r3, #2
 800416e:	2b00      	cmp	r3, #0
 8004170:	d1ea      	bne.n	8004148 <HAL_RCC_OscConfig+0x268>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
<<<<<<< HEAD
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f003 0304 	and.w	r3, r3, #4
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	f000 80a6 	beq.w	8005060 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f14:	2300      	movs	r3, #0
 8004f16:	77fb      	strb	r3, [r7, #31]
=======
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f003 0304 	and.w	r3, r3, #4
 800417a:	2b00      	cmp	r3, #0
 800417c:	f000 80a6 	beq.w	80042cc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004180:	2300      	movs	r3, #0
 8004182:	77fb      	strb	r3, [r7, #31]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
<<<<<<< HEAD
 8004f18:	4b84      	ldr	r3, [pc, #528]	@ (800512c <HAL_RCC_OscConfig+0x4b8>)
 8004f1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d101      	bne.n	8004f28 <HAL_RCC_OscConfig+0x2b4>
 8004f24:	2301      	movs	r3, #1
 8004f26:	e000      	b.n	8004f2a <HAL_RCC_OscConfig+0x2b6>
 8004f28:	2300      	movs	r3, #0
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d00d      	beq.n	8004f4a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f2e:	4b7f      	ldr	r3, [pc, #508]	@ (800512c <HAL_RCC_OscConfig+0x4b8>)
 8004f30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f32:	4a7e      	ldr	r2, [pc, #504]	@ (800512c <HAL_RCC_OscConfig+0x4b8>)
 8004f34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f38:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f3a:	4b7c      	ldr	r3, [pc, #496]	@ (800512c <HAL_RCC_OscConfig+0x4b8>)
 8004f3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f42:	60fb      	str	r3, [r7, #12]
 8004f44:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004f46:	2301      	movs	r3, #1
 8004f48:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f4a:	4b79      	ldr	r3, [pc, #484]	@ (8005130 <HAL_RCC_OscConfig+0x4bc>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d118      	bne.n	8004f88 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004f56:	4b76      	ldr	r3, [pc, #472]	@ (8005130 <HAL_RCC_OscConfig+0x4bc>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a75      	ldr	r2, [pc, #468]	@ (8005130 <HAL_RCC_OscConfig+0x4bc>)
 8004f5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f62:	f7fc fe47 	bl	8001bf4 <HAL_GetTick>
 8004f66:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f68:	e008      	b.n	8004f7c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f6a:	f7fc fe43 	bl	8001bf4 <HAL_GetTick>
 8004f6e:	4602      	mov	r2, r0
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	1ad3      	subs	r3, r2, r3
 8004f74:	2b02      	cmp	r3, #2
 8004f76:	d901      	bls.n	8004f7c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004f78:	2303      	movs	r3, #3
 8004f7a:	e183      	b.n	8005284 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f7c:	4b6c      	ldr	r3, [pc, #432]	@ (8005130 <HAL_RCC_OscConfig+0x4bc>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d0f0      	beq.n	8004f6a <HAL_RCC_OscConfig+0x2f6>
=======
 8004184:	4b84      	ldr	r3, [pc, #528]	@ (8004398 <HAL_RCC_OscConfig+0x4b8>)
 8004186:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004188:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800418c:	2b00      	cmp	r3, #0
 800418e:	d101      	bne.n	8004194 <HAL_RCC_OscConfig+0x2b4>
 8004190:	2301      	movs	r3, #1
 8004192:	e000      	b.n	8004196 <HAL_RCC_OscConfig+0x2b6>
 8004194:	2300      	movs	r3, #0
 8004196:	2b00      	cmp	r3, #0
 8004198:	d00d      	beq.n	80041b6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800419a:	4b7f      	ldr	r3, [pc, #508]	@ (8004398 <HAL_RCC_OscConfig+0x4b8>)
 800419c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800419e:	4a7e      	ldr	r2, [pc, #504]	@ (8004398 <HAL_RCC_OscConfig+0x4b8>)
 80041a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80041a6:	4b7c      	ldr	r3, [pc, #496]	@ (8004398 <HAL_RCC_OscConfig+0x4b8>)
 80041a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041ae:	60fb      	str	r3, [r7, #12]
 80041b0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80041b2:	2301      	movs	r3, #1
 80041b4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041b6:	4b79      	ldr	r3, [pc, #484]	@ (800439c <HAL_RCC_OscConfig+0x4bc>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d118      	bne.n	80041f4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80041c2:	4b76      	ldr	r3, [pc, #472]	@ (800439c <HAL_RCC_OscConfig+0x4bc>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a75      	ldr	r2, [pc, #468]	@ (800439c <HAL_RCC_OscConfig+0x4bc>)
 80041c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041ce:	f7fc fe35 	bl	8000e3c <HAL_GetTick>
 80041d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041d4:	e008      	b.n	80041e8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041d6:	f7fc fe31 	bl	8000e3c <HAL_GetTick>
 80041da:	4602      	mov	r2, r0
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	1ad3      	subs	r3, r2, r3
 80041e0:	2b02      	cmp	r3, #2
 80041e2:	d901      	bls.n	80041e8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80041e4:	2303      	movs	r3, #3
 80041e6:	e183      	b.n	80044f0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041e8:	4b6c      	ldr	r3, [pc, #432]	@ (800439c <HAL_RCC_OscConfig+0x4bc>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d0f0      	beq.n	80041d6 <HAL_RCC_OscConfig+0x2f6>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
<<<<<<< HEAD
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	d108      	bne.n	8004fa2 <HAL_RCC_OscConfig+0x32e>
 8004f90:	4b66      	ldr	r3, [pc, #408]	@ (800512c <HAL_RCC_OscConfig+0x4b8>)
 8004f92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f96:	4a65      	ldr	r2, [pc, #404]	@ (800512c <HAL_RCC_OscConfig+0x4b8>)
 8004f98:	f043 0301 	orr.w	r3, r3, #1
 8004f9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004fa0:	e024      	b.n	8004fec <HAL_RCC_OscConfig+0x378>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	2b05      	cmp	r3, #5
 8004fa8:	d110      	bne.n	8004fcc <HAL_RCC_OscConfig+0x358>
 8004faa:	4b60      	ldr	r3, [pc, #384]	@ (800512c <HAL_RCC_OscConfig+0x4b8>)
 8004fac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fb0:	4a5e      	ldr	r2, [pc, #376]	@ (800512c <HAL_RCC_OscConfig+0x4b8>)
 8004fb2:	f043 0304 	orr.w	r3, r3, #4
 8004fb6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004fba:	4b5c      	ldr	r3, [pc, #368]	@ (800512c <HAL_RCC_OscConfig+0x4b8>)
 8004fbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fc0:	4a5a      	ldr	r2, [pc, #360]	@ (800512c <HAL_RCC_OscConfig+0x4b8>)
 8004fc2:	f043 0301 	orr.w	r3, r3, #1
 8004fc6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004fca:	e00f      	b.n	8004fec <HAL_RCC_OscConfig+0x378>
 8004fcc:	4b57      	ldr	r3, [pc, #348]	@ (800512c <HAL_RCC_OscConfig+0x4b8>)
 8004fce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fd2:	4a56      	ldr	r2, [pc, #344]	@ (800512c <HAL_RCC_OscConfig+0x4b8>)
 8004fd4:	f023 0301 	bic.w	r3, r3, #1
 8004fd8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004fdc:	4b53      	ldr	r3, [pc, #332]	@ (800512c <HAL_RCC_OscConfig+0x4b8>)
 8004fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fe2:	4a52      	ldr	r2, [pc, #328]	@ (800512c <HAL_RCC_OscConfig+0x4b8>)
 8004fe4:	f023 0304 	bic.w	r3, r3, #4
 8004fe8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d016      	beq.n	8005022 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ff4:	f7fc fdfe 	bl	8001bf4 <HAL_GetTick>
 8004ff8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ffa:	e00a      	b.n	8005012 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ffc:	f7fc fdfa 	bl	8001bf4 <HAL_GetTick>
 8005000:	4602      	mov	r2, r0
 8005002:	693b      	ldr	r3, [r7, #16]
 8005004:	1ad3      	subs	r3, r2, r3
 8005006:	f241 3288 	movw	r2, #5000	@ 0x1388
 800500a:	4293      	cmp	r3, r2
 800500c:	d901      	bls.n	8005012 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800500e:	2303      	movs	r3, #3
 8005010:	e138      	b.n	8005284 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005012:	4b46      	ldr	r3, [pc, #280]	@ (800512c <HAL_RCC_OscConfig+0x4b8>)
 8005014:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005018:	f003 0302 	and.w	r3, r3, #2
 800501c:	2b00      	cmp	r3, #0
 800501e:	d0ed      	beq.n	8004ffc <HAL_RCC_OscConfig+0x388>
 8005020:	e015      	b.n	800504e <HAL_RCC_OscConfig+0x3da>
=======
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	689b      	ldr	r3, [r3, #8]
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	d108      	bne.n	800420e <HAL_RCC_OscConfig+0x32e>
 80041fc:	4b66      	ldr	r3, [pc, #408]	@ (8004398 <HAL_RCC_OscConfig+0x4b8>)
 80041fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004202:	4a65      	ldr	r2, [pc, #404]	@ (8004398 <HAL_RCC_OscConfig+0x4b8>)
 8004204:	f043 0301 	orr.w	r3, r3, #1
 8004208:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800420c:	e024      	b.n	8004258 <HAL_RCC_OscConfig+0x378>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	689b      	ldr	r3, [r3, #8]
 8004212:	2b05      	cmp	r3, #5
 8004214:	d110      	bne.n	8004238 <HAL_RCC_OscConfig+0x358>
 8004216:	4b60      	ldr	r3, [pc, #384]	@ (8004398 <HAL_RCC_OscConfig+0x4b8>)
 8004218:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800421c:	4a5e      	ldr	r2, [pc, #376]	@ (8004398 <HAL_RCC_OscConfig+0x4b8>)
 800421e:	f043 0304 	orr.w	r3, r3, #4
 8004222:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004226:	4b5c      	ldr	r3, [pc, #368]	@ (8004398 <HAL_RCC_OscConfig+0x4b8>)
 8004228:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800422c:	4a5a      	ldr	r2, [pc, #360]	@ (8004398 <HAL_RCC_OscConfig+0x4b8>)
 800422e:	f043 0301 	orr.w	r3, r3, #1
 8004232:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004236:	e00f      	b.n	8004258 <HAL_RCC_OscConfig+0x378>
 8004238:	4b57      	ldr	r3, [pc, #348]	@ (8004398 <HAL_RCC_OscConfig+0x4b8>)
 800423a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800423e:	4a56      	ldr	r2, [pc, #344]	@ (8004398 <HAL_RCC_OscConfig+0x4b8>)
 8004240:	f023 0301 	bic.w	r3, r3, #1
 8004244:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004248:	4b53      	ldr	r3, [pc, #332]	@ (8004398 <HAL_RCC_OscConfig+0x4b8>)
 800424a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800424e:	4a52      	ldr	r2, [pc, #328]	@ (8004398 <HAL_RCC_OscConfig+0x4b8>)
 8004250:	f023 0304 	bic.w	r3, r3, #4
 8004254:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d016      	beq.n	800428e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004260:	f7fc fdec 	bl	8000e3c <HAL_GetTick>
 8004264:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004266:	e00a      	b.n	800427e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004268:	f7fc fde8 	bl	8000e3c <HAL_GetTick>
 800426c:	4602      	mov	r2, r0
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	1ad3      	subs	r3, r2, r3
 8004272:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004276:	4293      	cmp	r3, r2
 8004278:	d901      	bls.n	800427e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800427a:	2303      	movs	r3, #3
 800427c:	e138      	b.n	80044f0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800427e:	4b46      	ldr	r3, [pc, #280]	@ (8004398 <HAL_RCC_OscConfig+0x4b8>)
 8004280:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004284:	f003 0302 	and.w	r3, r3, #2
 8004288:	2b00      	cmp	r3, #0
 800428a:	d0ed      	beq.n	8004268 <HAL_RCC_OscConfig+0x388>
 800428c:	e015      	b.n	80042ba <HAL_RCC_OscConfig+0x3da>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
<<<<<<< HEAD
 8005022:	f7fc fde7 	bl	8001bf4 <HAL_GetTick>
 8005026:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005028:	e00a      	b.n	8005040 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800502a:	f7fc fde3 	bl	8001bf4 <HAL_GetTick>
 800502e:	4602      	mov	r2, r0
 8005030:	693b      	ldr	r3, [r7, #16]
 8005032:	1ad3      	subs	r3, r2, r3
 8005034:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005038:	4293      	cmp	r3, r2
 800503a:	d901      	bls.n	8005040 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800503c:	2303      	movs	r3, #3
 800503e:	e121      	b.n	8005284 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005040:	4b3a      	ldr	r3, [pc, #232]	@ (800512c <HAL_RCC_OscConfig+0x4b8>)
 8005042:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005046:	f003 0302 	and.w	r3, r3, #2
 800504a:	2b00      	cmp	r3, #0
 800504c:	d1ed      	bne.n	800502a <HAL_RCC_OscConfig+0x3b6>
=======
 800428e:	f7fc fdd5 	bl	8000e3c <HAL_GetTick>
 8004292:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004294:	e00a      	b.n	80042ac <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004296:	f7fc fdd1 	bl	8000e3c <HAL_GetTick>
 800429a:	4602      	mov	r2, r0
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	1ad3      	subs	r3, r2, r3
 80042a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d901      	bls.n	80042ac <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80042a8:	2303      	movs	r3, #3
 80042aa:	e121      	b.n	80044f0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80042ac:	4b3a      	ldr	r3, [pc, #232]	@ (8004398 <HAL_RCC_OscConfig+0x4b8>)
 80042ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042b2:	f003 0302 	and.w	r3, r3, #2
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d1ed      	bne.n	8004296 <HAL_RCC_OscConfig+0x3b6>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
<<<<<<< HEAD
 800504e:	7ffb      	ldrb	r3, [r7, #31]
 8005050:	2b01      	cmp	r3, #1
 8005052:	d105      	bne.n	8005060 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005054:	4b35      	ldr	r3, [pc, #212]	@ (800512c <HAL_RCC_OscConfig+0x4b8>)
 8005056:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005058:	4a34      	ldr	r2, [pc, #208]	@ (800512c <HAL_RCC_OscConfig+0x4b8>)
 800505a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800505e:	6593      	str	r3, [r2, #88]	@ 0x58
=======
 80042ba:	7ffb      	ldrb	r3, [r7, #31]
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d105      	bne.n	80042cc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042c0:	4b35      	ldr	r3, [pc, #212]	@ (8004398 <HAL_RCC_OscConfig+0x4b8>)
 80042c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042c4:	4a34      	ldr	r2, [pc, #208]	@ (8004398 <HAL_RCC_OscConfig+0x4b8>)
 80042c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042ca:	6593      	str	r3, [r2, #88]	@ 0x58
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
<<<<<<< HEAD
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 0320 	and.w	r3, r3, #32
 8005068:	2b00      	cmp	r3, #0
 800506a:	d03c      	beq.n	80050e6 <HAL_RCC_OscConfig+0x472>
=======
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f003 0320 	and.w	r3, r3, #32
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d03c      	beq.n	8004352 <HAL_RCC_OscConfig+0x472>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
<<<<<<< HEAD
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	699b      	ldr	r3, [r3, #24]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d01c      	beq.n	80050ae <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005074:	4b2d      	ldr	r3, [pc, #180]	@ (800512c <HAL_RCC_OscConfig+0x4b8>)
 8005076:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800507a:	4a2c      	ldr	r2, [pc, #176]	@ (800512c <HAL_RCC_OscConfig+0x4b8>)
 800507c:	f043 0301 	orr.w	r3, r3, #1
 8005080:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005084:	f7fc fdb6 	bl	8001bf4 <HAL_GetTick>
 8005088:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800508a:	e008      	b.n	800509e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800508c:	f7fc fdb2 	bl	8001bf4 <HAL_GetTick>
 8005090:	4602      	mov	r2, r0
 8005092:	693b      	ldr	r3, [r7, #16]
 8005094:	1ad3      	subs	r3, r2, r3
 8005096:	2b02      	cmp	r3, #2
 8005098:	d901      	bls.n	800509e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800509a:	2303      	movs	r3, #3
 800509c:	e0f2      	b.n	8005284 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800509e:	4b23      	ldr	r3, [pc, #140]	@ (800512c <HAL_RCC_OscConfig+0x4b8>)
 80050a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80050a4:	f003 0302 	and.w	r3, r3, #2
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d0ef      	beq.n	800508c <HAL_RCC_OscConfig+0x418>
 80050ac:	e01b      	b.n	80050e6 <HAL_RCC_OscConfig+0x472>
=======
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	699b      	ldr	r3, [r3, #24]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d01c      	beq.n	800431a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80042e0:	4b2d      	ldr	r3, [pc, #180]	@ (8004398 <HAL_RCC_OscConfig+0x4b8>)
 80042e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80042e6:	4a2c      	ldr	r2, [pc, #176]	@ (8004398 <HAL_RCC_OscConfig+0x4b8>)
 80042e8:	f043 0301 	orr.w	r3, r3, #1
 80042ec:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042f0:	f7fc fda4 	bl	8000e3c <HAL_GetTick>
 80042f4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80042f6:	e008      	b.n	800430a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80042f8:	f7fc fda0 	bl	8000e3c <HAL_GetTick>
 80042fc:	4602      	mov	r2, r0
 80042fe:	693b      	ldr	r3, [r7, #16]
 8004300:	1ad3      	subs	r3, r2, r3
 8004302:	2b02      	cmp	r3, #2
 8004304:	d901      	bls.n	800430a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	e0f2      	b.n	80044f0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800430a:	4b23      	ldr	r3, [pc, #140]	@ (8004398 <HAL_RCC_OscConfig+0x4b8>)
 800430c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004310:	f003 0302 	and.w	r3, r3, #2
 8004314:	2b00      	cmp	r3, #0
 8004316:	d0ef      	beq.n	80042f8 <HAL_RCC_OscConfig+0x418>
 8004318:	e01b      	b.n	8004352 <HAL_RCC_OscConfig+0x472>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
<<<<<<< HEAD
 80050ae:	4b1f      	ldr	r3, [pc, #124]	@ (800512c <HAL_RCC_OscConfig+0x4b8>)
 80050b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80050b4:	4a1d      	ldr	r2, [pc, #116]	@ (800512c <HAL_RCC_OscConfig+0x4b8>)
 80050b6:	f023 0301 	bic.w	r3, r3, #1
 80050ba:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050be:	f7fc fd99 	bl	8001bf4 <HAL_GetTick>
 80050c2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80050c4:	e008      	b.n	80050d8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80050c6:	f7fc fd95 	bl	8001bf4 <HAL_GetTick>
 80050ca:	4602      	mov	r2, r0
 80050cc:	693b      	ldr	r3, [r7, #16]
 80050ce:	1ad3      	subs	r3, r2, r3
 80050d0:	2b02      	cmp	r3, #2
 80050d2:	d901      	bls.n	80050d8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80050d4:	2303      	movs	r3, #3
 80050d6:	e0d5      	b.n	8005284 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80050d8:	4b14      	ldr	r3, [pc, #80]	@ (800512c <HAL_RCC_OscConfig+0x4b8>)
 80050da:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80050de:	f003 0302 	and.w	r3, r3, #2
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d1ef      	bne.n	80050c6 <HAL_RCC_OscConfig+0x452>
=======
 800431a:	4b1f      	ldr	r3, [pc, #124]	@ (8004398 <HAL_RCC_OscConfig+0x4b8>)
 800431c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004320:	4a1d      	ldr	r2, [pc, #116]	@ (8004398 <HAL_RCC_OscConfig+0x4b8>)
 8004322:	f023 0301 	bic.w	r3, r3, #1
 8004326:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800432a:	f7fc fd87 	bl	8000e3c <HAL_GetTick>
 800432e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004330:	e008      	b.n	8004344 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004332:	f7fc fd83 	bl	8000e3c <HAL_GetTick>
 8004336:	4602      	mov	r2, r0
 8004338:	693b      	ldr	r3, [r7, #16]
 800433a:	1ad3      	subs	r3, r2, r3
 800433c:	2b02      	cmp	r3, #2
 800433e:	d901      	bls.n	8004344 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004340:	2303      	movs	r3, #3
 8004342:	e0d5      	b.n	80044f0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004344:	4b14      	ldr	r3, [pc, #80]	@ (8004398 <HAL_RCC_OscConfig+0x4b8>)
 8004346:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800434a:	f003 0302 	and.w	r3, r3, #2
 800434e:	2b00      	cmp	r3, #0
 8004350:	d1ef      	bne.n	8004332 <HAL_RCC_OscConfig+0x452>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
<<<<<<< HEAD
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	69db      	ldr	r3, [r3, #28]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	f000 80c9 	beq.w	8005282 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80050f0:	4b0e      	ldr	r3, [pc, #56]	@ (800512c <HAL_RCC_OscConfig+0x4b8>)
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	f003 030c 	and.w	r3, r3, #12
 80050f8:	2b0c      	cmp	r3, #12
 80050fa:	f000 8083 	beq.w	8005204 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	69db      	ldr	r3, [r3, #28]
 8005102:	2b02      	cmp	r3, #2
 8005104:	d15e      	bne.n	80051c4 <HAL_RCC_OscConfig+0x550>
=======
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	69db      	ldr	r3, [r3, #28]
 8004356:	2b00      	cmp	r3, #0
 8004358:	f000 80c9 	beq.w	80044ee <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800435c:	4b0e      	ldr	r3, [pc, #56]	@ (8004398 <HAL_RCC_OscConfig+0x4b8>)
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	f003 030c 	and.w	r3, r3, #12
 8004364:	2b0c      	cmp	r3, #12
 8004366:	f000 8083 	beq.w	8004470 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	69db      	ldr	r3, [r3, #28]
 800436e:	2b02      	cmp	r3, #2
 8004370:	d15e      	bne.n	8004430 <HAL_RCC_OscConfig+0x550>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
<<<<<<< HEAD
 8005106:	4b09      	ldr	r3, [pc, #36]	@ (800512c <HAL_RCC_OscConfig+0x4b8>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a08      	ldr	r2, [pc, #32]	@ (800512c <HAL_RCC_OscConfig+0x4b8>)
 800510c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005110:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005112:	f7fc fd6f 	bl	8001bf4 <HAL_GetTick>
 8005116:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005118:	e00c      	b.n	8005134 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800511a:	f7fc fd6b 	bl	8001bf4 <HAL_GetTick>
 800511e:	4602      	mov	r2, r0
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	1ad3      	subs	r3, r2, r3
 8005124:	2b02      	cmp	r3, #2
 8005126:	d905      	bls.n	8005134 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005128:	2303      	movs	r3, #3
 800512a:	e0ab      	b.n	8005284 <HAL_RCC_OscConfig+0x610>
 800512c:	40021000 	.word	0x40021000
 8005130:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005134:	4b55      	ldr	r3, [pc, #340]	@ (800528c <HAL_RCC_OscConfig+0x618>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800513c:	2b00      	cmp	r3, #0
 800513e:	d1ec      	bne.n	800511a <HAL_RCC_OscConfig+0x4a6>
=======
 8004372:	4b09      	ldr	r3, [pc, #36]	@ (8004398 <HAL_RCC_OscConfig+0x4b8>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a08      	ldr	r2, [pc, #32]	@ (8004398 <HAL_RCC_OscConfig+0x4b8>)
 8004378:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800437c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800437e:	f7fc fd5d 	bl	8000e3c <HAL_GetTick>
 8004382:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004384:	e00c      	b.n	80043a0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004386:	f7fc fd59 	bl	8000e3c <HAL_GetTick>
 800438a:	4602      	mov	r2, r0
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	1ad3      	subs	r3, r2, r3
 8004390:	2b02      	cmp	r3, #2
 8004392:	d905      	bls.n	80043a0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004394:	2303      	movs	r3, #3
 8004396:	e0ab      	b.n	80044f0 <HAL_RCC_OscConfig+0x610>
 8004398:	40021000 	.word	0x40021000
 800439c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043a0:	4b55      	ldr	r3, [pc, #340]	@ (80044f8 <HAL_RCC_OscConfig+0x618>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d1ec      	bne.n	8004386 <HAL_RCC_OscConfig+0x4a6>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
<<<<<<< HEAD
 8005140:	4b52      	ldr	r3, [pc, #328]	@ (800528c <HAL_RCC_OscConfig+0x618>)
 8005142:	68da      	ldr	r2, [r3, #12]
 8005144:	4b52      	ldr	r3, [pc, #328]	@ (8005290 <HAL_RCC_OscConfig+0x61c>)
 8005146:	4013      	ands	r3, r2
 8005148:	687a      	ldr	r2, [r7, #4]
 800514a:	6a11      	ldr	r1, [r2, #32]
 800514c:	687a      	ldr	r2, [r7, #4]
 800514e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005150:	3a01      	subs	r2, #1
 8005152:	0112      	lsls	r2, r2, #4
 8005154:	4311      	orrs	r1, r2
 8005156:	687a      	ldr	r2, [r7, #4]
 8005158:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800515a:	0212      	lsls	r2, r2, #8
 800515c:	4311      	orrs	r1, r2
 800515e:	687a      	ldr	r2, [r7, #4]
 8005160:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005162:	0852      	lsrs	r2, r2, #1
 8005164:	3a01      	subs	r2, #1
 8005166:	0552      	lsls	r2, r2, #21
 8005168:	4311      	orrs	r1, r2
 800516a:	687a      	ldr	r2, [r7, #4]
 800516c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800516e:	0852      	lsrs	r2, r2, #1
 8005170:	3a01      	subs	r2, #1
 8005172:	0652      	lsls	r2, r2, #25
 8005174:	4311      	orrs	r1, r2
 8005176:	687a      	ldr	r2, [r7, #4]
 8005178:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800517a:	06d2      	lsls	r2, r2, #27
 800517c:	430a      	orrs	r2, r1
 800517e:	4943      	ldr	r1, [pc, #268]	@ (800528c <HAL_RCC_OscConfig+0x618>)
 8005180:	4313      	orrs	r3, r2
 8005182:	60cb      	str	r3, [r1, #12]
=======
 80043ac:	4b52      	ldr	r3, [pc, #328]	@ (80044f8 <HAL_RCC_OscConfig+0x618>)
 80043ae:	68da      	ldr	r2, [r3, #12]
 80043b0:	4b52      	ldr	r3, [pc, #328]	@ (80044fc <HAL_RCC_OscConfig+0x61c>)
 80043b2:	4013      	ands	r3, r2
 80043b4:	687a      	ldr	r2, [r7, #4]
 80043b6:	6a11      	ldr	r1, [r2, #32]
 80043b8:	687a      	ldr	r2, [r7, #4]
 80043ba:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80043bc:	3a01      	subs	r2, #1
 80043be:	0112      	lsls	r2, r2, #4
 80043c0:	4311      	orrs	r1, r2
 80043c2:	687a      	ldr	r2, [r7, #4]
 80043c4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80043c6:	0212      	lsls	r2, r2, #8
 80043c8:	4311      	orrs	r1, r2
 80043ca:	687a      	ldr	r2, [r7, #4]
 80043cc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80043ce:	0852      	lsrs	r2, r2, #1
 80043d0:	3a01      	subs	r2, #1
 80043d2:	0552      	lsls	r2, r2, #21
 80043d4:	4311      	orrs	r1, r2
 80043d6:	687a      	ldr	r2, [r7, #4]
 80043d8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80043da:	0852      	lsrs	r2, r2, #1
 80043dc:	3a01      	subs	r2, #1
 80043de:	0652      	lsls	r2, r2, #25
 80043e0:	4311      	orrs	r1, r2
 80043e2:	687a      	ldr	r2, [r7, #4]
 80043e4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80043e6:	06d2      	lsls	r2, r2, #27
 80043e8:	430a      	orrs	r2, r1
 80043ea:	4943      	ldr	r1, [pc, #268]	@ (80044f8 <HAL_RCC_OscConfig+0x618>)
 80043ec:	4313      	orrs	r3, r2
 80043ee:	60cb      	str	r3, [r1, #12]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
<<<<<<< HEAD
 8005184:	4b41      	ldr	r3, [pc, #260]	@ (800528c <HAL_RCC_OscConfig+0x618>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a40      	ldr	r2, [pc, #256]	@ (800528c <HAL_RCC_OscConfig+0x618>)
 800518a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800518e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005190:	4b3e      	ldr	r3, [pc, #248]	@ (800528c <HAL_RCC_OscConfig+0x618>)
 8005192:	68db      	ldr	r3, [r3, #12]
 8005194:	4a3d      	ldr	r2, [pc, #244]	@ (800528c <HAL_RCC_OscConfig+0x618>)
 8005196:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800519a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800519c:	f7fc fd2a 	bl	8001bf4 <HAL_GetTick>
 80051a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051a2:	e008      	b.n	80051b6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051a4:	f7fc fd26 	bl	8001bf4 <HAL_GetTick>
 80051a8:	4602      	mov	r2, r0
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	1ad3      	subs	r3, r2, r3
 80051ae:	2b02      	cmp	r3, #2
 80051b0:	d901      	bls.n	80051b6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80051b2:	2303      	movs	r3, #3
 80051b4:	e066      	b.n	8005284 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051b6:	4b35      	ldr	r3, [pc, #212]	@ (800528c <HAL_RCC_OscConfig+0x618>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d0f0      	beq.n	80051a4 <HAL_RCC_OscConfig+0x530>
 80051c2:	e05e      	b.n	8005282 <HAL_RCC_OscConfig+0x60e>
=======
 80043f0:	4b41      	ldr	r3, [pc, #260]	@ (80044f8 <HAL_RCC_OscConfig+0x618>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a40      	ldr	r2, [pc, #256]	@ (80044f8 <HAL_RCC_OscConfig+0x618>)
 80043f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80043fa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80043fc:	4b3e      	ldr	r3, [pc, #248]	@ (80044f8 <HAL_RCC_OscConfig+0x618>)
 80043fe:	68db      	ldr	r3, [r3, #12]
 8004400:	4a3d      	ldr	r2, [pc, #244]	@ (80044f8 <HAL_RCC_OscConfig+0x618>)
 8004402:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004406:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004408:	f7fc fd18 	bl	8000e3c <HAL_GetTick>
 800440c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800440e:	e008      	b.n	8004422 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004410:	f7fc fd14 	bl	8000e3c <HAL_GetTick>
 8004414:	4602      	mov	r2, r0
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	1ad3      	subs	r3, r2, r3
 800441a:	2b02      	cmp	r3, #2
 800441c:	d901      	bls.n	8004422 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800441e:	2303      	movs	r3, #3
 8004420:	e066      	b.n	80044f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004422:	4b35      	ldr	r3, [pc, #212]	@ (80044f8 <HAL_RCC_OscConfig+0x618>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800442a:	2b00      	cmp	r3, #0
 800442c:	d0f0      	beq.n	8004410 <HAL_RCC_OscConfig+0x530>
 800442e:	e05e      	b.n	80044ee <HAL_RCC_OscConfig+0x60e>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
<<<<<<< HEAD
 80051c4:	4b31      	ldr	r3, [pc, #196]	@ (800528c <HAL_RCC_OscConfig+0x618>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4a30      	ldr	r2, [pc, #192]	@ (800528c <HAL_RCC_OscConfig+0x618>)
 80051ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80051ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051d0:	f7fc fd10 	bl	8001bf4 <HAL_GetTick>
 80051d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80051d6:	e008      	b.n	80051ea <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051d8:	f7fc fd0c 	bl	8001bf4 <HAL_GetTick>
 80051dc:	4602      	mov	r2, r0
 80051de:	693b      	ldr	r3, [r7, #16]
 80051e0:	1ad3      	subs	r3, r2, r3
 80051e2:	2b02      	cmp	r3, #2
 80051e4:	d901      	bls.n	80051ea <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80051e6:	2303      	movs	r3, #3
 80051e8:	e04c      	b.n	8005284 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80051ea:	4b28      	ldr	r3, [pc, #160]	@ (800528c <HAL_RCC_OscConfig+0x618>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d1f0      	bne.n	80051d8 <HAL_RCC_OscConfig+0x564>
=======
 8004430:	4b31      	ldr	r3, [pc, #196]	@ (80044f8 <HAL_RCC_OscConfig+0x618>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a30      	ldr	r2, [pc, #192]	@ (80044f8 <HAL_RCC_OscConfig+0x618>)
 8004436:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800443a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800443c:	f7fc fcfe 	bl	8000e3c <HAL_GetTick>
 8004440:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004442:	e008      	b.n	8004456 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004444:	f7fc fcfa 	bl	8000e3c <HAL_GetTick>
 8004448:	4602      	mov	r2, r0
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	1ad3      	subs	r3, r2, r3
 800444e:	2b02      	cmp	r3, #2
 8004450:	d901      	bls.n	8004456 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004452:	2303      	movs	r3, #3
 8004454:	e04c      	b.n	80044f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004456:	4b28      	ldr	r3, [pc, #160]	@ (80044f8 <HAL_RCC_OscConfig+0x618>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800445e:	2b00      	cmp	r3, #0
 8004460:	d1f0      	bne.n	8004444 <HAL_RCC_OscConfig+0x564>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
<<<<<<< HEAD
 80051f6:	4b25      	ldr	r3, [pc, #148]	@ (800528c <HAL_RCC_OscConfig+0x618>)
 80051f8:	68da      	ldr	r2, [r3, #12]
 80051fa:	4924      	ldr	r1, [pc, #144]	@ (800528c <HAL_RCC_OscConfig+0x618>)
 80051fc:	4b25      	ldr	r3, [pc, #148]	@ (8005294 <HAL_RCC_OscConfig+0x620>)
 80051fe:	4013      	ands	r3, r2
 8005200:	60cb      	str	r3, [r1, #12]
 8005202:	e03e      	b.n	8005282 <HAL_RCC_OscConfig+0x60e>
=======
 8004462:	4b25      	ldr	r3, [pc, #148]	@ (80044f8 <HAL_RCC_OscConfig+0x618>)
 8004464:	68da      	ldr	r2, [r3, #12]
 8004466:	4924      	ldr	r1, [pc, #144]	@ (80044f8 <HAL_RCC_OscConfig+0x618>)
 8004468:	4b25      	ldr	r3, [pc, #148]	@ (8004500 <HAL_RCC_OscConfig+0x620>)
 800446a:	4013      	ands	r3, r2
 800446c:	60cb      	str	r3, [r1, #12]
 800446e:	e03e      	b.n	80044ee <HAL_RCC_OscConfig+0x60e>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
<<<<<<< HEAD
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	69db      	ldr	r3, [r3, #28]
 8005208:	2b01      	cmp	r3, #1
 800520a:	d101      	bne.n	8005210 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800520c:	2301      	movs	r3, #1
 800520e:	e039      	b.n	8005284 <HAL_RCC_OscConfig+0x610>
=======
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	69db      	ldr	r3, [r3, #28]
 8004474:	2b01      	cmp	r3, #1
 8004476:	d101      	bne.n	800447c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	e039      	b.n	80044f0 <HAL_RCC_OscConfig+0x610>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
<<<<<<< HEAD
 8005210:	4b1e      	ldr	r3, [pc, #120]	@ (800528c <HAL_RCC_OscConfig+0x618>)
 8005212:	68db      	ldr	r3, [r3, #12]
 8005214:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	f003 0203 	and.w	r2, r3, #3
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6a1b      	ldr	r3, [r3, #32]
 8005220:	429a      	cmp	r2, r3
 8005222:	d12c      	bne.n	800527e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005224:	697b      	ldr	r3, [r7, #20]
 8005226:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800522e:	3b01      	subs	r3, #1
 8005230:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005232:	429a      	cmp	r2, r3
 8005234:	d123      	bne.n	800527e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005240:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005242:	429a      	cmp	r2, r3
 8005244:	d11b      	bne.n	800527e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005246:	697b      	ldr	r3, [r7, #20]
 8005248:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005250:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005252:	429a      	cmp	r2, r3
 8005254:	d113      	bne.n	800527e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005256:	697b      	ldr	r3, [r7, #20]
 8005258:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005260:	085b      	lsrs	r3, r3, #1
 8005262:	3b01      	subs	r3, #1
 8005264:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005266:	429a      	cmp	r2, r3
 8005268:	d109      	bne.n	800527e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800526a:	697b      	ldr	r3, [r7, #20]
 800526c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005274:	085b      	lsrs	r3, r3, #1
 8005276:	3b01      	subs	r3, #1
 8005278:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800527a:	429a      	cmp	r2, r3
 800527c:	d001      	beq.n	8005282 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800527e:	2301      	movs	r3, #1
 8005280:	e000      	b.n	8005284 <HAL_RCC_OscConfig+0x610>
=======
 800447c:	4b1e      	ldr	r3, [pc, #120]	@ (80044f8 <HAL_RCC_OscConfig+0x618>)
 800447e:	68db      	ldr	r3, [r3, #12]
 8004480:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	f003 0203 	and.w	r2, r3, #3
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6a1b      	ldr	r3, [r3, #32]
 800448c:	429a      	cmp	r2, r3
 800448e:	d12c      	bne.n	80044ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800449a:	3b01      	subs	r3, #1
 800449c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800449e:	429a      	cmp	r2, r3
 80044a0:	d123      	bne.n	80044ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044ac:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80044ae:	429a      	cmp	r2, r3
 80044b0:	d11b      	bne.n	80044ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044bc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80044be:	429a      	cmp	r2, r3
 80044c0:	d113      	bne.n	80044ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044cc:	085b      	lsrs	r3, r3, #1
 80044ce:	3b01      	subs	r3, #1
 80044d0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80044d2:	429a      	cmp	r2, r3
 80044d4:	d109      	bne.n	80044ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80044d6:	697b      	ldr	r3, [r7, #20]
 80044d8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044e0:	085b      	lsrs	r3, r3, #1
 80044e2:	3b01      	subs	r3, #1
 80044e4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80044e6:	429a      	cmp	r2, r3
 80044e8:	d001      	beq.n	80044ee <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	e000      	b.n	80044f0 <HAL_RCC_OscConfig+0x610>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
    }
  }
  }

  return HAL_OK;
<<<<<<< HEAD
 8005282:	2300      	movs	r3, #0
}
 8005284:	4618      	mov	r0, r3
 8005286:	3720      	adds	r7, #32
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}
 800528c:	40021000 	.word	0x40021000
 8005290:	019f800c 	.word	0x019f800c
 8005294:	feeefffc 	.word	0xfeeefffc

08005298 <HAL_RCC_ClockConfig>:
=======
 80044ee:	2300      	movs	r3, #0
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	3720      	adds	r7, #32
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bd80      	pop	{r7, pc}
 80044f8:	40021000 	.word	0x40021000
 80044fc:	019f800c 	.word	0x019f800c
 8004500:	feeefffc 	.word	0xfeeefffc

08004504 <HAL_RCC_ClockConfig>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
<<<<<<< HEAD
 8005298:	b580      	push	{r7, lr}
 800529a:	b086      	sub	sp, #24
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
 80052a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80052a2:	2300      	movs	r3, #0
 80052a4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d101      	bne.n	80052b0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	e11e      	b.n	80054ee <HAL_RCC_ClockConfig+0x256>
=======
 8004504:	b580      	push	{r7, lr}
 8004506:	b086      	sub	sp, #24
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800450e:	2300      	movs	r3, #0
 8004510:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d101      	bne.n	800451c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004518:	2301      	movs	r3, #1
 800451a:	e11e      	b.n	800475a <HAL_RCC_ClockConfig+0x256>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
<<<<<<< HEAD
 80052b0:	4b91      	ldr	r3, [pc, #580]	@ (80054f8 <HAL_RCC_ClockConfig+0x260>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f003 030f 	and.w	r3, r3, #15
 80052b8:	683a      	ldr	r2, [r7, #0]
 80052ba:	429a      	cmp	r2, r3
 80052bc:	d910      	bls.n	80052e0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052be:	4b8e      	ldr	r3, [pc, #568]	@ (80054f8 <HAL_RCC_ClockConfig+0x260>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f023 020f 	bic.w	r2, r3, #15
 80052c6:	498c      	ldr	r1, [pc, #560]	@ (80054f8 <HAL_RCC_ClockConfig+0x260>)
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	4313      	orrs	r3, r2
 80052cc:	600b      	str	r3, [r1, #0]
=======
 800451c:	4b91      	ldr	r3, [pc, #580]	@ (8004764 <HAL_RCC_ClockConfig+0x260>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f003 030f 	and.w	r3, r3, #15
 8004524:	683a      	ldr	r2, [r7, #0]
 8004526:	429a      	cmp	r2, r3
 8004528:	d910      	bls.n	800454c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800452a:	4b8e      	ldr	r3, [pc, #568]	@ (8004764 <HAL_RCC_ClockConfig+0x260>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f023 020f 	bic.w	r2, r3, #15
 8004532:	498c      	ldr	r1, [pc, #560]	@ (8004764 <HAL_RCC_ClockConfig+0x260>)
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	4313      	orrs	r3, r2
 8004538:	600b      	str	r3, [r1, #0]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
<<<<<<< HEAD
 80052ce:	4b8a      	ldr	r3, [pc, #552]	@ (80054f8 <HAL_RCC_ClockConfig+0x260>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f003 030f 	and.w	r3, r3, #15
 80052d6:	683a      	ldr	r2, [r7, #0]
 80052d8:	429a      	cmp	r2, r3
 80052da:	d001      	beq.n	80052e0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	e106      	b.n	80054ee <HAL_RCC_ClockConfig+0x256>
=======
 800453a:	4b8a      	ldr	r3, [pc, #552]	@ (8004764 <HAL_RCC_ClockConfig+0x260>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f003 030f 	and.w	r3, r3, #15
 8004542:	683a      	ldr	r2, [r7, #0]
 8004544:	429a      	cmp	r2, r3
 8004546:	d001      	beq.n	800454c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004548:	2301      	movs	r3, #1
 800454a:	e106      	b.n	800475a <HAL_RCC_ClockConfig+0x256>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
<<<<<<< HEAD
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f003 0301 	and.w	r3, r3, #1
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d073      	beq.n	80053d4 <HAL_RCC_ClockConfig+0x13c>
=======
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f003 0301 	and.w	r3, r3, #1
 8004554:	2b00      	cmp	r3, #0
 8004556:	d073      	beq.n	8004640 <HAL_RCC_ClockConfig+0x13c>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
<<<<<<< HEAD
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	2b03      	cmp	r3, #3
 80052f2:	d129      	bne.n	8005348 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052f4:	4b81      	ldr	r3, [pc, #516]	@ (80054fc <HAL_RCC_ClockConfig+0x264>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d101      	bne.n	8005304 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005300:	2301      	movs	r3, #1
 8005302:	e0f4      	b.n	80054ee <HAL_RCC_ClockConfig+0x256>
=======
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	2b03      	cmp	r3, #3
 800455e:	d129      	bne.n	80045b4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004560:	4b81      	ldr	r3, [pc, #516]	@ (8004768 <HAL_RCC_ClockConfig+0x264>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004568:	2b00      	cmp	r3, #0
 800456a:	d101      	bne.n	8004570 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	e0f4      	b.n	800475a <HAL_RCC_ClockConfig+0x256>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
<<<<<<< HEAD
 8005304:	f000 f966 	bl	80055d4 <RCC_GetSysClockFreqFromPLLSource>
 8005308:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800530a:	693b      	ldr	r3, [r7, #16]
 800530c:	4a7c      	ldr	r2, [pc, #496]	@ (8005500 <HAL_RCC_ClockConfig+0x268>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d93f      	bls.n	8005392 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005312:	4b7a      	ldr	r3, [pc, #488]	@ (80054fc <HAL_RCC_ClockConfig+0x264>)
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800531a:	2b00      	cmp	r3, #0
 800531c:	d009      	beq.n	8005332 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005326:	2b00      	cmp	r3, #0
 8005328:	d033      	beq.n	8005392 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800532e:	2b00      	cmp	r3, #0
 8005330:	d12f      	bne.n	8005392 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005332:	4b72      	ldr	r3, [pc, #456]	@ (80054fc <HAL_RCC_ClockConfig+0x264>)
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800533a:	4a70      	ldr	r2, [pc, #448]	@ (80054fc <HAL_RCC_ClockConfig+0x264>)
 800533c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005340:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005342:	2380      	movs	r3, #128	@ 0x80
 8005344:	617b      	str	r3, [r7, #20]
 8005346:	e024      	b.n	8005392 <HAL_RCC_ClockConfig+0xfa>
=======
 8004570:	f000 f966 	bl	8004840 <RCC_GetSysClockFreqFromPLLSource>
 8004574:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	4a7c      	ldr	r2, [pc, #496]	@ (800476c <HAL_RCC_ClockConfig+0x268>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d93f      	bls.n	80045fe <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800457e:	4b7a      	ldr	r3, [pc, #488]	@ (8004768 <HAL_RCC_ClockConfig+0x264>)
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004586:	2b00      	cmp	r3, #0
 8004588:	d009      	beq.n	800459e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004592:	2b00      	cmp	r3, #0
 8004594:	d033      	beq.n	80045fe <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800459a:	2b00      	cmp	r3, #0
 800459c:	d12f      	bne.n	80045fe <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800459e:	4b72      	ldr	r3, [pc, #456]	@ (8004768 <HAL_RCC_ClockConfig+0x264>)
 80045a0:	689b      	ldr	r3, [r3, #8]
 80045a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80045a6:	4a70      	ldr	r2, [pc, #448]	@ (8004768 <HAL_RCC_ClockConfig+0x264>)
 80045a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045ac:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80045ae:	2380      	movs	r3, #128	@ 0x80
 80045b0:	617b      	str	r3, [r7, #20]
 80045b2:	e024      	b.n	80045fe <HAL_RCC_ClockConfig+0xfa>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
<<<<<<< HEAD
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	2b02      	cmp	r3, #2
 800534e:	d107      	bne.n	8005360 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005350:	4b6a      	ldr	r3, [pc, #424]	@ (80054fc <HAL_RCC_ClockConfig+0x264>)
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005358:	2b00      	cmp	r3, #0
 800535a:	d109      	bne.n	8005370 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800535c:	2301      	movs	r3, #1
 800535e:	e0c6      	b.n	80054ee <HAL_RCC_ClockConfig+0x256>
=======
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	2b02      	cmp	r3, #2
 80045ba:	d107      	bne.n	80045cc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80045bc:	4b6a      	ldr	r3, [pc, #424]	@ (8004768 <HAL_RCC_ClockConfig+0x264>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d109      	bne.n	80045dc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80045c8:	2301      	movs	r3, #1
 80045ca:	e0c6      	b.n	800475a <HAL_RCC_ClockConfig+0x256>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
<<<<<<< HEAD
 8005360:	4b66      	ldr	r3, [pc, #408]	@ (80054fc <HAL_RCC_ClockConfig+0x264>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005368:	2b00      	cmp	r3, #0
 800536a:	d101      	bne.n	8005370 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800536c:	2301      	movs	r3, #1
 800536e:	e0be      	b.n	80054ee <HAL_RCC_ClockConfig+0x256>
=======
 80045cc:	4b66      	ldr	r3, [pc, #408]	@ (8004768 <HAL_RCC_ClockConfig+0x264>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d101      	bne.n	80045dc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	e0be      	b.n	800475a <HAL_RCC_ClockConfig+0x256>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
<<<<<<< HEAD
 8005370:	f000 f8ce 	bl	8005510 <HAL_RCC_GetSysClockFreq>
 8005374:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	4a61      	ldr	r2, [pc, #388]	@ (8005500 <HAL_RCC_ClockConfig+0x268>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d909      	bls.n	8005392 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800537e:	4b5f      	ldr	r3, [pc, #380]	@ (80054fc <HAL_RCC_ClockConfig+0x264>)
 8005380:	689b      	ldr	r3, [r3, #8]
 8005382:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005386:	4a5d      	ldr	r2, [pc, #372]	@ (80054fc <HAL_RCC_ClockConfig+0x264>)
 8005388:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800538c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800538e:	2380      	movs	r3, #128	@ 0x80
 8005390:	617b      	str	r3, [r7, #20]
=======
 80045dc:	f000 f8ce 	bl	800477c <HAL_RCC_GetSysClockFreq>
 80045e0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	4a61      	ldr	r2, [pc, #388]	@ (800476c <HAL_RCC_ClockConfig+0x268>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d909      	bls.n	80045fe <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80045ea:	4b5f      	ldr	r3, [pc, #380]	@ (8004768 <HAL_RCC_ClockConfig+0x264>)
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80045f2:	4a5d      	ldr	r2, [pc, #372]	@ (8004768 <HAL_RCC_ClockConfig+0x264>)
 80045f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045f8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80045fa:	2380      	movs	r3, #128	@ 0x80
 80045fc:	617b      	str	r3, [r7, #20]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
<<<<<<< HEAD
 8005392:	4b5a      	ldr	r3, [pc, #360]	@ (80054fc <HAL_RCC_ClockConfig+0x264>)
 8005394:	689b      	ldr	r3, [r3, #8]
 8005396:	f023 0203 	bic.w	r2, r3, #3
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	4957      	ldr	r1, [pc, #348]	@ (80054fc <HAL_RCC_ClockConfig+0x264>)
 80053a0:	4313      	orrs	r3, r2
 80053a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053a4:	f7fc fc26 	bl	8001bf4 <HAL_GetTick>
 80053a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053aa:	e00a      	b.n	80053c2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053ac:	f7fc fc22 	bl	8001bf4 <HAL_GetTick>
 80053b0:	4602      	mov	r2, r0
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	1ad3      	subs	r3, r2, r3
 80053b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d901      	bls.n	80053c2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80053be:	2303      	movs	r3, #3
 80053c0:	e095      	b.n	80054ee <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053c2:	4b4e      	ldr	r3, [pc, #312]	@ (80054fc <HAL_RCC_ClockConfig+0x264>)
 80053c4:	689b      	ldr	r3, [r3, #8]
 80053c6:	f003 020c 	and.w	r2, r3, #12
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	009b      	lsls	r3, r3, #2
 80053d0:	429a      	cmp	r2, r3
 80053d2:	d1eb      	bne.n	80053ac <HAL_RCC_ClockConfig+0x114>
=======
 80045fe:	4b5a      	ldr	r3, [pc, #360]	@ (8004768 <HAL_RCC_ClockConfig+0x264>)
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	f023 0203 	bic.w	r2, r3, #3
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	4957      	ldr	r1, [pc, #348]	@ (8004768 <HAL_RCC_ClockConfig+0x264>)
 800460c:	4313      	orrs	r3, r2
 800460e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004610:	f7fc fc14 	bl	8000e3c <HAL_GetTick>
 8004614:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004616:	e00a      	b.n	800462e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004618:	f7fc fc10 	bl	8000e3c <HAL_GetTick>
 800461c:	4602      	mov	r2, r0
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004626:	4293      	cmp	r3, r2
 8004628:	d901      	bls.n	800462e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800462a:	2303      	movs	r3, #3
 800462c:	e095      	b.n	800475a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800462e:	4b4e      	ldr	r3, [pc, #312]	@ (8004768 <HAL_RCC_ClockConfig+0x264>)
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	f003 020c 	and.w	r2, r3, #12
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	009b      	lsls	r3, r3, #2
 800463c:	429a      	cmp	r2, r3
 800463e:	d1eb      	bne.n	8004618 <HAL_RCC_ClockConfig+0x114>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
<<<<<<< HEAD
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f003 0302 	and.w	r3, r3, #2
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d023      	beq.n	8005428 <HAL_RCC_ClockConfig+0x190>
=======
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f003 0302 	and.w	r3, r3, #2
 8004648:	2b00      	cmp	r3, #0
 800464a:	d023      	beq.n	8004694 <HAL_RCC_ClockConfig+0x190>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
<<<<<<< HEAD
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f003 0304 	and.w	r3, r3, #4
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d005      	beq.n	80053f8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80053ec:	4b43      	ldr	r3, [pc, #268]	@ (80054fc <HAL_RCC_ClockConfig+0x264>)
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	4a42      	ldr	r2, [pc, #264]	@ (80054fc <HAL_RCC_ClockConfig+0x264>)
 80053f2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80053f6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f003 0308 	and.w	r3, r3, #8
 8005400:	2b00      	cmp	r3, #0
 8005402:	d007      	beq.n	8005414 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005404:	4b3d      	ldr	r3, [pc, #244]	@ (80054fc <HAL_RCC_ClockConfig+0x264>)
 8005406:	689b      	ldr	r3, [r3, #8]
 8005408:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800540c:	4a3b      	ldr	r2, [pc, #236]	@ (80054fc <HAL_RCC_ClockConfig+0x264>)
 800540e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005412:	6093      	str	r3, [r2, #8]
=======
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f003 0304 	and.w	r3, r3, #4
 8004654:	2b00      	cmp	r3, #0
 8004656:	d005      	beq.n	8004664 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004658:	4b43      	ldr	r3, [pc, #268]	@ (8004768 <HAL_RCC_ClockConfig+0x264>)
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	4a42      	ldr	r2, [pc, #264]	@ (8004768 <HAL_RCC_ClockConfig+0x264>)
 800465e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004662:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f003 0308 	and.w	r3, r3, #8
 800466c:	2b00      	cmp	r3, #0
 800466e:	d007      	beq.n	8004680 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004670:	4b3d      	ldr	r3, [pc, #244]	@ (8004768 <HAL_RCC_ClockConfig+0x264>)
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004678:	4a3b      	ldr	r2, [pc, #236]	@ (8004768 <HAL_RCC_ClockConfig+0x264>)
 800467a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800467e:	6093      	str	r3, [r2, #8]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
<<<<<<< HEAD
 8005414:	4b39      	ldr	r3, [pc, #228]	@ (80054fc <HAL_RCC_ClockConfig+0x264>)
 8005416:	689b      	ldr	r3, [r3, #8]
 8005418:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	689b      	ldr	r3, [r3, #8]
 8005420:	4936      	ldr	r1, [pc, #216]	@ (80054fc <HAL_RCC_ClockConfig+0x264>)
 8005422:	4313      	orrs	r3, r2
 8005424:	608b      	str	r3, [r1, #8]
 8005426:	e008      	b.n	800543a <HAL_RCC_ClockConfig+0x1a2>
=======
 8004680:	4b39      	ldr	r3, [pc, #228]	@ (8004768 <HAL_RCC_ClockConfig+0x264>)
 8004682:	689b      	ldr	r3, [r3, #8]
 8004684:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	4936      	ldr	r1, [pc, #216]	@ (8004768 <HAL_RCC_ClockConfig+0x264>)
 800468e:	4313      	orrs	r3, r2
 8004690:	608b      	str	r3, [r1, #8]
 8004692:	e008      	b.n	80046a6 <HAL_RCC_ClockConfig+0x1a2>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
<<<<<<< HEAD
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	2b80      	cmp	r3, #128	@ 0x80
 800542c:	d105      	bne.n	800543a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800542e:	4b33      	ldr	r3, [pc, #204]	@ (80054fc <HAL_RCC_ClockConfig+0x264>)
 8005430:	689b      	ldr	r3, [r3, #8]
 8005432:	4a32      	ldr	r2, [pc, #200]	@ (80054fc <HAL_RCC_ClockConfig+0x264>)
 8005434:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005438:	6093      	str	r3, [r2, #8]
=======
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	2b80      	cmp	r3, #128	@ 0x80
 8004698:	d105      	bne.n	80046a6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800469a:	4b33      	ldr	r3, [pc, #204]	@ (8004768 <HAL_RCC_ClockConfig+0x264>)
 800469c:	689b      	ldr	r3, [r3, #8]
 800469e:	4a32      	ldr	r2, [pc, #200]	@ (8004768 <HAL_RCC_ClockConfig+0x264>)
 80046a0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80046a4:	6093      	str	r3, [r2, #8]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
<<<<<<< HEAD
 800543a:	4b2f      	ldr	r3, [pc, #188]	@ (80054f8 <HAL_RCC_ClockConfig+0x260>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f003 030f 	and.w	r3, r3, #15
 8005442:	683a      	ldr	r2, [r7, #0]
 8005444:	429a      	cmp	r2, r3
 8005446:	d21d      	bcs.n	8005484 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005448:	4b2b      	ldr	r3, [pc, #172]	@ (80054f8 <HAL_RCC_ClockConfig+0x260>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f023 020f 	bic.w	r2, r3, #15
 8005450:	4929      	ldr	r1, [pc, #164]	@ (80054f8 <HAL_RCC_ClockConfig+0x260>)
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	4313      	orrs	r3, r2
 8005456:	600b      	str	r3, [r1, #0]
=======
 80046a6:	4b2f      	ldr	r3, [pc, #188]	@ (8004764 <HAL_RCC_ClockConfig+0x260>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f003 030f 	and.w	r3, r3, #15
 80046ae:	683a      	ldr	r2, [r7, #0]
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d21d      	bcs.n	80046f0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046b4:	4b2b      	ldr	r3, [pc, #172]	@ (8004764 <HAL_RCC_ClockConfig+0x260>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f023 020f 	bic.w	r2, r3, #15
 80046bc:	4929      	ldr	r1, [pc, #164]	@ (8004764 <HAL_RCC_ClockConfig+0x260>)
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	4313      	orrs	r3, r2
 80046c2:	600b      	str	r3, [r1, #0]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
<<<<<<< HEAD
 8005458:	f7fc fbcc 	bl	8001bf4 <HAL_GetTick>
 800545c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800545e:	e00a      	b.n	8005476 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005460:	f7fc fbc8 	bl	8001bf4 <HAL_GetTick>
 8005464:	4602      	mov	r2, r0
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	1ad3      	subs	r3, r2, r3
 800546a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800546e:	4293      	cmp	r3, r2
 8005470:	d901      	bls.n	8005476 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005472:	2303      	movs	r3, #3
 8005474:	e03b      	b.n	80054ee <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005476:	4b20      	ldr	r3, [pc, #128]	@ (80054f8 <HAL_RCC_ClockConfig+0x260>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f003 030f 	and.w	r3, r3, #15
 800547e:	683a      	ldr	r2, [r7, #0]
 8005480:	429a      	cmp	r2, r3
 8005482:	d1ed      	bne.n	8005460 <HAL_RCC_ClockConfig+0x1c8>
=======
 80046c4:	f7fc fbba 	bl	8000e3c <HAL_GetTick>
 80046c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ca:	e00a      	b.n	80046e2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046cc:	f7fc fbb6 	bl	8000e3c <HAL_GetTick>
 80046d0:	4602      	mov	r2, r0
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	1ad3      	subs	r3, r2, r3
 80046d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046da:	4293      	cmp	r3, r2
 80046dc:	d901      	bls.n	80046e2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80046de:	2303      	movs	r3, #3
 80046e0:	e03b      	b.n	800475a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046e2:	4b20      	ldr	r3, [pc, #128]	@ (8004764 <HAL_RCC_ClockConfig+0x260>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 030f 	and.w	r3, r3, #15
 80046ea:	683a      	ldr	r2, [r7, #0]
 80046ec:	429a      	cmp	r2, r3
 80046ee:	d1ed      	bne.n	80046cc <HAL_RCC_ClockConfig+0x1c8>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
<<<<<<< HEAD
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f003 0304 	and.w	r3, r3, #4
 800548c:	2b00      	cmp	r3, #0
 800548e:	d008      	beq.n	80054a2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005490:	4b1a      	ldr	r3, [pc, #104]	@ (80054fc <HAL_RCC_ClockConfig+0x264>)
 8005492:	689b      	ldr	r3, [r3, #8]
 8005494:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	68db      	ldr	r3, [r3, #12]
 800549c:	4917      	ldr	r1, [pc, #92]	@ (80054fc <HAL_RCC_ClockConfig+0x264>)
 800549e:	4313      	orrs	r3, r2
 80054a0:	608b      	str	r3, [r1, #8]
=======
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f003 0304 	and.w	r3, r3, #4
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d008      	beq.n	800470e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046fc:	4b1a      	ldr	r3, [pc, #104]	@ (8004768 <HAL_RCC_ClockConfig+0x264>)
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	68db      	ldr	r3, [r3, #12]
 8004708:	4917      	ldr	r1, [pc, #92]	@ (8004768 <HAL_RCC_ClockConfig+0x264>)
 800470a:	4313      	orrs	r3, r2
 800470c:	608b      	str	r3, [r1, #8]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
<<<<<<< HEAD
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f003 0308 	and.w	r3, r3, #8
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d009      	beq.n	80054c2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80054ae:	4b13      	ldr	r3, [pc, #76]	@ (80054fc <HAL_RCC_ClockConfig+0x264>)
 80054b0:	689b      	ldr	r3, [r3, #8]
 80054b2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	691b      	ldr	r3, [r3, #16]
 80054ba:	00db      	lsls	r3, r3, #3
 80054bc:	490f      	ldr	r1, [pc, #60]	@ (80054fc <HAL_RCC_ClockConfig+0x264>)
 80054be:	4313      	orrs	r3, r2
 80054c0:	608b      	str	r3, [r1, #8]
=======
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f003 0308 	and.w	r3, r3, #8
 8004716:	2b00      	cmp	r3, #0
 8004718:	d009      	beq.n	800472e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800471a:	4b13      	ldr	r3, [pc, #76]	@ (8004768 <HAL_RCC_ClockConfig+0x264>)
 800471c:	689b      	ldr	r3, [r3, #8]
 800471e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	691b      	ldr	r3, [r3, #16]
 8004726:	00db      	lsls	r3, r3, #3
 8004728:	490f      	ldr	r1, [pc, #60]	@ (8004768 <HAL_RCC_ClockConfig+0x264>)
 800472a:	4313      	orrs	r3, r2
 800472c:	608b      	str	r3, [r1, #8]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
<<<<<<< HEAD
 80054c2:	f000 f825 	bl	8005510 <HAL_RCC_GetSysClockFreq>
 80054c6:	4602      	mov	r2, r0
 80054c8:	4b0c      	ldr	r3, [pc, #48]	@ (80054fc <HAL_RCC_ClockConfig+0x264>)
 80054ca:	689b      	ldr	r3, [r3, #8]
 80054cc:	091b      	lsrs	r3, r3, #4
 80054ce:	f003 030f 	and.w	r3, r3, #15
 80054d2:	490c      	ldr	r1, [pc, #48]	@ (8005504 <HAL_RCC_ClockConfig+0x26c>)
 80054d4:	5ccb      	ldrb	r3, [r1, r3]
 80054d6:	f003 031f 	and.w	r3, r3, #31
 80054da:	fa22 f303 	lsr.w	r3, r2, r3
 80054de:	4a0a      	ldr	r2, [pc, #40]	@ (8005508 <HAL_RCC_ClockConfig+0x270>)
 80054e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80054e2:	4b0a      	ldr	r3, [pc, #40]	@ (800550c <HAL_RCC_ClockConfig+0x274>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4618      	mov	r0, r3
 80054e8:	f7fc fb38 	bl	8001b5c <HAL_InitTick>
 80054ec:	4603      	mov	r3, r0
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3718      	adds	r7, #24
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	40022000 	.word	0x40022000
 80054fc:	40021000 	.word	0x40021000
 8005500:	04c4b400 	.word	0x04c4b400
 8005504:	08005ab0 	.word	0x08005ab0
 8005508:	20000004 	.word	0x20000004
 800550c:	20000008 	.word	0x20000008

08005510 <HAL_RCC_GetSysClockFreq>:
=======
 800472e:	f000 f825 	bl	800477c <HAL_RCC_GetSysClockFreq>
 8004732:	4602      	mov	r2, r0
 8004734:	4b0c      	ldr	r3, [pc, #48]	@ (8004768 <HAL_RCC_ClockConfig+0x264>)
 8004736:	689b      	ldr	r3, [r3, #8]
 8004738:	091b      	lsrs	r3, r3, #4
 800473a:	f003 030f 	and.w	r3, r3, #15
 800473e:	490c      	ldr	r1, [pc, #48]	@ (8004770 <HAL_RCC_ClockConfig+0x26c>)
 8004740:	5ccb      	ldrb	r3, [r1, r3]
 8004742:	f003 031f 	and.w	r3, r3, #31
 8004746:	fa22 f303 	lsr.w	r3, r2, r3
 800474a:	4a0a      	ldr	r2, [pc, #40]	@ (8004774 <HAL_RCC_ClockConfig+0x270>)
 800474c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800474e:	4b0a      	ldr	r3, [pc, #40]	@ (8004778 <HAL_RCC_ClockConfig+0x274>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4618      	mov	r0, r3
 8004754:	f7fc fb26 	bl	8000da4 <HAL_InitTick>
 8004758:	4603      	mov	r3, r0
}
 800475a:	4618      	mov	r0, r3
 800475c:	3718      	adds	r7, #24
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}
 8004762:	bf00      	nop
 8004764:	40022000 	.word	0x40022000
 8004768:	40021000 	.word	0x40021000
 800476c:	04c4b400 	.word	0x04c4b400
 8004770:	08004d44 	.word	0x08004d44
 8004774:	20000000 	.word	0x20000000
 8004778:	20000004 	.word	0x20000004

0800477c <HAL_RCC_GetSysClockFreq>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
<<<<<<< HEAD
 8005510:	b480      	push	{r7}
 8005512:	b087      	sub	sp, #28
 8005514:	af00      	add	r7, sp, #0
=======
 800477c:	b480      	push	{r7}
 800477e:	b087      	sub	sp, #28
 8004780:	af00      	add	r7, sp, #0
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
<<<<<<< HEAD
 8005516:	4b2c      	ldr	r3, [pc, #176]	@ (80055c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005518:	689b      	ldr	r3, [r3, #8]
 800551a:	f003 030c 	and.w	r3, r3, #12
 800551e:	2b04      	cmp	r3, #4
 8005520:	d102      	bne.n	8005528 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005522:	4b2a      	ldr	r3, [pc, #168]	@ (80055cc <HAL_RCC_GetSysClockFreq+0xbc>)
 8005524:	613b      	str	r3, [r7, #16]
 8005526:	e047      	b.n	80055b8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005528:	4b27      	ldr	r3, [pc, #156]	@ (80055c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800552a:	689b      	ldr	r3, [r3, #8]
 800552c:	f003 030c 	and.w	r3, r3, #12
 8005530:	2b08      	cmp	r3, #8
 8005532:	d102      	bne.n	800553a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005534:	4b26      	ldr	r3, [pc, #152]	@ (80055d0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005536:	613b      	str	r3, [r7, #16]
 8005538:	e03e      	b.n	80055b8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800553a:	4b23      	ldr	r3, [pc, #140]	@ (80055c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	f003 030c 	and.w	r3, r3, #12
 8005542:	2b0c      	cmp	r3, #12
 8005544:	d136      	bne.n	80055b4 <HAL_RCC_GetSysClockFreq+0xa4>
=======
 8004782:	4b2c      	ldr	r3, [pc, #176]	@ (8004834 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	f003 030c 	and.w	r3, r3, #12
 800478a:	2b04      	cmp	r3, #4
 800478c:	d102      	bne.n	8004794 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800478e:	4b2a      	ldr	r3, [pc, #168]	@ (8004838 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004790:	613b      	str	r3, [r7, #16]
 8004792:	e047      	b.n	8004824 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004794:	4b27      	ldr	r3, [pc, #156]	@ (8004834 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004796:	689b      	ldr	r3, [r3, #8]
 8004798:	f003 030c 	and.w	r3, r3, #12
 800479c:	2b08      	cmp	r3, #8
 800479e:	d102      	bne.n	80047a6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80047a0:	4b26      	ldr	r3, [pc, #152]	@ (800483c <HAL_RCC_GetSysClockFreq+0xc0>)
 80047a2:	613b      	str	r3, [r7, #16]
 80047a4:	e03e      	b.n	8004824 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80047a6:	4b23      	ldr	r3, [pc, #140]	@ (8004834 <HAL_RCC_GetSysClockFreq+0xb8>)
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	f003 030c 	and.w	r3, r3, #12
 80047ae:	2b0c      	cmp	r3, #12
 80047b0:	d136      	bne.n	8004820 <HAL_RCC_GetSysClockFreq+0xa4>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
<<<<<<< HEAD
 8005546:	4b20      	ldr	r3, [pc, #128]	@ (80055c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005548:	68db      	ldr	r3, [r3, #12]
 800554a:	f003 0303 	and.w	r3, r3, #3
 800554e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005550:	4b1d      	ldr	r3, [pc, #116]	@ (80055c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005552:	68db      	ldr	r3, [r3, #12]
 8005554:	091b      	lsrs	r3, r3, #4
 8005556:	f003 030f 	and.w	r3, r3, #15
 800555a:	3301      	adds	r3, #1
 800555c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2b03      	cmp	r3, #3
 8005562:	d10c      	bne.n	800557e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005564:	4a1a      	ldr	r2, [pc, #104]	@ (80055d0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	fbb2 f3f3 	udiv	r3, r2, r3
 800556c:	4a16      	ldr	r2, [pc, #88]	@ (80055c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800556e:	68d2      	ldr	r2, [r2, #12]
 8005570:	0a12      	lsrs	r2, r2, #8
 8005572:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005576:	fb02 f303 	mul.w	r3, r2, r3
 800557a:	617b      	str	r3, [r7, #20]
      break;
 800557c:	e00c      	b.n	8005598 <HAL_RCC_GetSysClockFreq+0x88>
=======
 80047b2:	4b20      	ldr	r3, [pc, #128]	@ (8004834 <HAL_RCC_GetSysClockFreq+0xb8>)
 80047b4:	68db      	ldr	r3, [r3, #12]
 80047b6:	f003 0303 	and.w	r3, r3, #3
 80047ba:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80047bc:	4b1d      	ldr	r3, [pc, #116]	@ (8004834 <HAL_RCC_GetSysClockFreq+0xb8>)
 80047be:	68db      	ldr	r3, [r3, #12]
 80047c0:	091b      	lsrs	r3, r3, #4
 80047c2:	f003 030f 	and.w	r3, r3, #15
 80047c6:	3301      	adds	r3, #1
 80047c8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2b03      	cmp	r3, #3
 80047ce:	d10c      	bne.n	80047ea <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80047d0:	4a1a      	ldr	r2, [pc, #104]	@ (800483c <HAL_RCC_GetSysClockFreq+0xc0>)
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80047d8:	4a16      	ldr	r2, [pc, #88]	@ (8004834 <HAL_RCC_GetSysClockFreq+0xb8>)
 80047da:	68d2      	ldr	r2, [r2, #12]
 80047dc:	0a12      	lsrs	r2, r2, #8
 80047de:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80047e2:	fb02 f303 	mul.w	r3, r2, r3
 80047e6:	617b      	str	r3, [r7, #20]
      break;
 80047e8:	e00c      	b.n	8004804 <HAL_RCC_GetSysClockFreq+0x88>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
<<<<<<< HEAD
 800557e:	4a13      	ldr	r2, [pc, #76]	@ (80055cc <HAL_RCC_GetSysClockFreq+0xbc>)
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	fbb2 f3f3 	udiv	r3, r2, r3
 8005586:	4a10      	ldr	r2, [pc, #64]	@ (80055c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005588:	68d2      	ldr	r2, [r2, #12]
 800558a:	0a12      	lsrs	r2, r2, #8
 800558c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005590:	fb02 f303 	mul.w	r3, r2, r3
 8005594:	617b      	str	r3, [r7, #20]
      break;
 8005596:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005598:	4b0b      	ldr	r3, [pc, #44]	@ (80055c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800559a:	68db      	ldr	r3, [r3, #12]
 800559c:	0e5b      	lsrs	r3, r3, #25
 800559e:	f003 0303 	and.w	r3, r3, #3
 80055a2:	3301      	adds	r3, #1
 80055a4:	005b      	lsls	r3, r3, #1
 80055a6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80055a8:	697a      	ldr	r2, [r7, #20]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80055b0:	613b      	str	r3, [r7, #16]
 80055b2:	e001      	b.n	80055b8 <HAL_RCC_GetSysClockFreq+0xa8>
=======
 80047ea:	4a13      	ldr	r2, [pc, #76]	@ (8004838 <HAL_RCC_GetSysClockFreq+0xbc>)
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80047f2:	4a10      	ldr	r2, [pc, #64]	@ (8004834 <HAL_RCC_GetSysClockFreq+0xb8>)
 80047f4:	68d2      	ldr	r2, [r2, #12]
 80047f6:	0a12      	lsrs	r2, r2, #8
 80047f8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80047fc:	fb02 f303 	mul.w	r3, r2, r3
 8004800:	617b      	str	r3, [r7, #20]
      break;
 8004802:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004804:	4b0b      	ldr	r3, [pc, #44]	@ (8004834 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004806:	68db      	ldr	r3, [r3, #12]
 8004808:	0e5b      	lsrs	r3, r3, #25
 800480a:	f003 0303 	and.w	r3, r3, #3
 800480e:	3301      	adds	r3, #1
 8004810:	005b      	lsls	r3, r3, #1
 8004812:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004814:	697a      	ldr	r2, [r7, #20]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	fbb2 f3f3 	udiv	r3, r2, r3
 800481c:	613b      	str	r3, [r7, #16]
 800481e:	e001      	b.n	8004824 <HAL_RCC_GetSysClockFreq+0xa8>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }
  else
  {
    sysclockfreq = 0U;
<<<<<<< HEAD
 80055b4:	2300      	movs	r3, #0
 80055b6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80055b8:	693b      	ldr	r3, [r7, #16]
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	371c      	adds	r7, #28
 80055be:	46bd      	mov	sp, r7
 80055c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c4:	4770      	bx	lr
 80055c6:	bf00      	nop
 80055c8:	40021000 	.word	0x40021000
 80055cc:	00f42400 	.word	0x00f42400
 80055d0:	007a1200 	.word	0x007a1200

080055d4 <RCC_GetSysClockFreqFromPLLSource>:
=======
 8004820:	2300      	movs	r3, #0
 8004822:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004824:	693b      	ldr	r3, [r7, #16]
}
 8004826:	4618      	mov	r0, r3
 8004828:	371c      	adds	r7, #28
 800482a:	46bd      	mov	sp, r7
 800482c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004830:	4770      	bx	lr
 8004832:	bf00      	nop
 8004834:	40021000 	.word	0x40021000
 8004838:	00f42400 	.word	0x00f42400
 800483c:	007a1200 	.word	0x007a1200

08004840 <RCC_GetSysClockFreqFromPLLSource>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
<<<<<<< HEAD
 80055d4:	b480      	push	{r7}
 80055d6:	b087      	sub	sp, #28
 80055d8:	af00      	add	r7, sp, #0
=======
 8004840:	b480      	push	{r7}
 8004842:	b087      	sub	sp, #28
 8004844:	af00      	add	r7, sp, #0
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
<<<<<<< HEAD
 80055da:	4b1e      	ldr	r3, [pc, #120]	@ (8005654 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80055dc:	68db      	ldr	r3, [r3, #12]
 80055de:	f003 0303 	and.w	r3, r3, #3
 80055e2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80055e4:	4b1b      	ldr	r3, [pc, #108]	@ (8005654 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80055e6:	68db      	ldr	r3, [r3, #12]
 80055e8:	091b      	lsrs	r3, r3, #4
 80055ea:	f003 030f 	and.w	r3, r3, #15
 80055ee:	3301      	adds	r3, #1
 80055f0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	2b03      	cmp	r3, #3
 80055f6:	d10c      	bne.n	8005612 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80055f8:	4a17      	ldr	r2, [pc, #92]	@ (8005658 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005600:	4a14      	ldr	r2, [pc, #80]	@ (8005654 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005602:	68d2      	ldr	r2, [r2, #12]
 8005604:	0a12      	lsrs	r2, r2, #8
 8005606:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800560a:	fb02 f303 	mul.w	r3, r2, r3
 800560e:	617b      	str	r3, [r7, #20]
    break;
 8005610:	e00c      	b.n	800562c <RCC_GetSysClockFreqFromPLLSource+0x58>
=======
 8004846:	4b1e      	ldr	r3, [pc, #120]	@ (80048c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004848:	68db      	ldr	r3, [r3, #12]
 800484a:	f003 0303 	and.w	r3, r3, #3
 800484e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004850:	4b1b      	ldr	r3, [pc, #108]	@ (80048c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004852:	68db      	ldr	r3, [r3, #12]
 8004854:	091b      	lsrs	r3, r3, #4
 8004856:	f003 030f 	and.w	r3, r3, #15
 800485a:	3301      	adds	r3, #1
 800485c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	2b03      	cmp	r3, #3
 8004862:	d10c      	bne.n	800487e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004864:	4a17      	ldr	r2, [pc, #92]	@ (80048c4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	fbb2 f3f3 	udiv	r3, r2, r3
 800486c:	4a14      	ldr	r2, [pc, #80]	@ (80048c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800486e:	68d2      	ldr	r2, [r2, #12]
 8004870:	0a12      	lsrs	r2, r2, #8
 8004872:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004876:	fb02 f303 	mul.w	r3, r2, r3
 800487a:	617b      	str	r3, [r7, #20]
    break;
 800487c:	e00c      	b.n	8004898 <RCC_GetSysClockFreqFromPLLSource+0x58>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
<<<<<<< HEAD
 8005612:	4a12      	ldr	r2, [pc, #72]	@ (800565c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	fbb2 f3f3 	udiv	r3, r2, r3
 800561a:	4a0e      	ldr	r2, [pc, #56]	@ (8005654 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800561c:	68d2      	ldr	r2, [r2, #12]
 800561e:	0a12      	lsrs	r2, r2, #8
 8005620:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005624:	fb02 f303 	mul.w	r3, r2, r3
 8005628:	617b      	str	r3, [r7, #20]
    break;
 800562a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800562c:	4b09      	ldr	r3, [pc, #36]	@ (8005654 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800562e:	68db      	ldr	r3, [r3, #12]
 8005630:	0e5b      	lsrs	r3, r3, #25
 8005632:	f003 0303 	and.w	r3, r3, #3
 8005636:	3301      	adds	r3, #1
 8005638:	005b      	lsls	r3, r3, #1
 800563a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800563c:	697a      	ldr	r2, [r7, #20]
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	fbb2 f3f3 	udiv	r3, r2, r3
 8005644:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005646:	687b      	ldr	r3, [r7, #4]
}
 8005648:	4618      	mov	r0, r3
 800564a:	371c      	adds	r7, #28
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr
 8005654:	40021000 	.word	0x40021000
 8005658:	007a1200 	.word	0x007a1200
 800565c:	00f42400 	.word	0x00f42400

08005660 <HAL_RCCEx_PeriphCLKConfig>:
=======
 800487e:	4a12      	ldr	r2, [pc, #72]	@ (80048c8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	fbb2 f3f3 	udiv	r3, r2, r3
 8004886:	4a0e      	ldr	r2, [pc, #56]	@ (80048c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004888:	68d2      	ldr	r2, [r2, #12]
 800488a:	0a12      	lsrs	r2, r2, #8
 800488c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004890:	fb02 f303 	mul.w	r3, r2, r3
 8004894:	617b      	str	r3, [r7, #20]
    break;
 8004896:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004898:	4b09      	ldr	r3, [pc, #36]	@ (80048c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800489a:	68db      	ldr	r3, [r3, #12]
 800489c:	0e5b      	lsrs	r3, r3, #25
 800489e:	f003 0303 	and.w	r3, r3, #3
 80048a2:	3301      	adds	r3, #1
 80048a4:	005b      	lsls	r3, r3, #1
 80048a6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80048a8:	697a      	ldr	r2, [r7, #20]
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80048b0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80048b2:	687b      	ldr	r3, [r7, #4]
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	371c      	adds	r7, #28
 80048b8:	46bd      	mov	sp, r7
 80048ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048be:	4770      	bx	lr
 80048c0:	40021000 	.word	0x40021000
 80048c4:	007a1200 	.word	0x007a1200
 80048c8:	00f42400 	.word	0x00f42400

080048cc <HAL_RCCEx_PeriphCLKConfig>:
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
<<<<<<< HEAD
 8005660:	b580      	push	{r7, lr}
 8005662:	b086      	sub	sp, #24
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005668:	2300      	movs	r3, #0
 800566a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800566c:	2300      	movs	r3, #0
 800566e:	74bb      	strb	r3, [r7, #18]
=======
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b086      	sub	sp, #24
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80048d4:	2300      	movs	r3, #0
 80048d6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80048d8:	2300      	movs	r3, #0
 80048da:	74bb      	strb	r3, [r7, #18]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
<<<<<<< HEAD
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005678:	2b00      	cmp	r3, #0
 800567a:	f000 8098 	beq.w	80057ae <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800567e:	2300      	movs	r3, #0
 8005680:	747b      	strb	r3, [r7, #17]
=======
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	f000 8098 	beq.w	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80048ea:	2300      	movs	r3, #0
 80048ec:	747b      	strb	r3, [r7, #17]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
<<<<<<< HEAD
 8005682:	4b43      	ldr	r3, [pc, #268]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005684:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005686:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800568a:	2b00      	cmp	r3, #0
 800568c:	d10d      	bne.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800568e:	4b40      	ldr	r3, [pc, #256]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005690:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005692:	4a3f      	ldr	r2, [pc, #252]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005694:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005698:	6593      	str	r3, [r2, #88]	@ 0x58
 800569a:	4b3d      	ldr	r3, [pc, #244]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800569c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800569e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056a2:	60bb      	str	r3, [r7, #8]
 80056a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056a6:	2301      	movs	r3, #1
 80056a8:	747b      	strb	r3, [r7, #17]
=======
 80048ee:	4b43      	ldr	r3, [pc, #268]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d10d      	bne.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048fa:	4b40      	ldr	r3, [pc, #256]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048fe:	4a3f      	ldr	r2, [pc, #252]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004900:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004904:	6593      	str	r3, [r2, #88]	@ 0x58
 8004906:	4b3d      	ldr	r3, [pc, #244]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004908:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800490a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800490e:	60bb      	str	r3, [r7, #8]
 8004910:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004912:	2301      	movs	r3, #1
 8004914:	747b      	strb	r3, [r7, #17]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
<<<<<<< HEAD
 80056aa:	4b3a      	ldr	r3, [pc, #232]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a39      	ldr	r2, [pc, #228]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80056b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056b4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80056b6:	f7fc fa9d 	bl	8001bf4 <HAL_GetTick>
 80056ba:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80056bc:	e009      	b.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056be:	f7fc fa99 	bl	8001bf4 <HAL_GetTick>
 80056c2:	4602      	mov	r2, r0
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	1ad3      	subs	r3, r2, r3
 80056c8:	2b02      	cmp	r3, #2
 80056ca:	d902      	bls.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80056cc:	2303      	movs	r3, #3
 80056ce:	74fb      	strb	r3, [r7, #19]
        break;
 80056d0:	e005      	b.n	80056de <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80056d2:	4b30      	ldr	r3, [pc, #192]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d0ef      	beq.n	80056be <HAL_RCCEx_PeriphCLKConfig+0x5e>
=======
 8004916:	4b3a      	ldr	r3, [pc, #232]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4a39      	ldr	r2, [pc, #228]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800491c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004920:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004922:	f7fc fa8b 	bl	8000e3c <HAL_GetTick>
 8004926:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004928:	e009      	b.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800492a:	f7fc fa87 	bl	8000e3c <HAL_GetTick>
 800492e:	4602      	mov	r2, r0
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	1ad3      	subs	r3, r2, r3
 8004934:	2b02      	cmp	r3, #2
 8004936:	d902      	bls.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004938:	2303      	movs	r3, #3
 800493a:	74fb      	strb	r3, [r7, #19]
        break;
 800493c:	e005      	b.n	800494a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800493e:	4b30      	ldr	r3, [pc, #192]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004946:	2b00      	cmp	r3, #0
 8004948:	d0ef      	beq.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x5e>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
    }

    if(ret == HAL_OK)
<<<<<<< HEAD
 80056de:	7cfb      	ldrb	r3, [r7, #19]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d159      	bne.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80056e4:	4b2a      	ldr	r3, [pc, #168]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80056e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056ee:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d01e      	beq.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056fa:	697a      	ldr	r2, [r7, #20]
 80056fc:	429a      	cmp	r2, r3
 80056fe:	d019      	beq.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005700:	4b23      	ldr	r3, [pc, #140]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005702:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005706:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800570a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800570c:	4b20      	ldr	r3, [pc, #128]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800570e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005712:	4a1f      	ldr	r2, [pc, #124]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005714:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005718:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800571c:	4b1c      	ldr	r3, [pc, #112]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800571e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005722:	4a1b      	ldr	r2, [pc, #108]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005724:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005728:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800572c:	4a18      	ldr	r2, [pc, #96]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800572e:	697b      	ldr	r3, [r7, #20]
 8005730:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
=======
 800494a:	7cfb      	ldrb	r3, [r7, #19]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d159      	bne.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004950:	4b2a      	ldr	r3, [pc, #168]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004952:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004956:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800495a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d01e      	beq.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004966:	697a      	ldr	r2, [r7, #20]
 8004968:	429a      	cmp	r2, r3
 800496a:	d019      	beq.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800496c:	4b23      	ldr	r3, [pc, #140]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800496e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004972:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004976:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004978:	4b20      	ldr	r3, [pc, #128]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800497a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800497e:	4a1f      	ldr	r2, [pc, #124]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004980:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004984:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004988:	4b1c      	ldr	r3, [pc, #112]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800498a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800498e:	4a1b      	ldr	r2, [pc, #108]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004990:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004994:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004998:	4a18      	ldr	r2, [pc, #96]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
<<<<<<< HEAD
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	f003 0301 	and.w	r3, r3, #1
 800573a:	2b00      	cmp	r3, #0
 800573c:	d016      	beq.n	800576c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800573e:	f7fc fa59 	bl	8001bf4 <HAL_GetTick>
 8005742:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005744:	e00b      	b.n	800575e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005746:	f7fc fa55 	bl	8001bf4 <HAL_GetTick>
 800574a:	4602      	mov	r2, r0
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	1ad3      	subs	r3, r2, r3
 8005750:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005754:	4293      	cmp	r3, r2
 8005756:	d902      	bls.n	800575e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005758:	2303      	movs	r3, #3
 800575a:	74fb      	strb	r3, [r7, #19]
            break;
 800575c:	e006      	b.n	800576c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800575e:	4b0c      	ldr	r3, [pc, #48]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005760:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005764:	f003 0302 	and.w	r3, r3, #2
 8005768:	2b00      	cmp	r3, #0
 800576a:	d0ec      	beq.n	8005746 <HAL_RCCEx_PeriphCLKConfig+0xe6>
=======
 80049a0:	697b      	ldr	r3, [r7, #20]
 80049a2:	f003 0301 	and.w	r3, r3, #1
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d016      	beq.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049aa:	f7fc fa47 	bl	8000e3c <HAL_GetTick>
 80049ae:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80049b0:	e00b      	b.n	80049ca <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049b2:	f7fc fa43 	bl	8000e3c <HAL_GetTick>
 80049b6:	4602      	mov	r2, r0
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	1ad3      	subs	r3, r2, r3
 80049bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d902      	bls.n	80049ca <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80049c4:	2303      	movs	r3, #3
 80049c6:	74fb      	strb	r3, [r7, #19]
            break;
 80049c8:	e006      	b.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80049ca:	4b0c      	ldr	r3, [pc, #48]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049d0:	f003 0302 	and.w	r3, r3, #2
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d0ec      	beq.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
          }
        }
      }
      
      if(ret == HAL_OK)
<<<<<<< HEAD
 800576c:	7cfb      	ldrb	r3, [r7, #19]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d10b      	bne.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005772:	4b07      	ldr	r3, [pc, #28]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005774:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005778:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005780:	4903      	ldr	r1, [pc, #12]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005782:	4313      	orrs	r3, r2
 8005784:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005788:	e008      	b.n	800579c <HAL_RCCEx_PeriphCLKConfig+0x13c>
=======
 80049d8:	7cfb      	ldrb	r3, [r7, #19]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d10b      	bne.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80049de:	4b07      	ldr	r3, [pc, #28]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049e4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ec:	4903      	ldr	r1, [pc, #12]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049ee:	4313      	orrs	r3, r2
 80049f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80049f4:	e008      	b.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0x13c>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
      else
      {
        /* set overall return value */
        status = ret;
<<<<<<< HEAD
 800578a:	7cfb      	ldrb	r3, [r7, #19]
 800578c:	74bb      	strb	r3, [r7, #18]
 800578e:	e005      	b.n	800579c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005790:	40021000 	.word	0x40021000
 8005794:	40007000 	.word	0x40007000
=======
 80049f6:	7cfb      	ldrb	r3, [r7, #19]
 80049f8:	74bb      	strb	r3, [r7, #18]
 80049fa:	e005      	b.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80049fc:	40021000 	.word	0x40021000
 8004a00:	40007000 	.word	0x40007000
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
<<<<<<< HEAD
 8005798:	7cfb      	ldrb	r3, [r7, #19]
 800579a:	74bb      	strb	r3, [r7, #18]
=======
 8004a04:	7cfb      	ldrb	r3, [r7, #19]
 8004a06:	74bb      	strb	r3, [r7, #18]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
<<<<<<< HEAD
 800579c:	7c7b      	ldrb	r3, [r7, #17]
 800579e:	2b01      	cmp	r3, #1
 80057a0:	d105      	bne.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057a2:	4ba6      	ldr	r3, [pc, #664]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80057a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057a6:	4aa5      	ldr	r2, [pc, #660]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80057a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80057ac:	6593      	str	r3, [r2, #88]	@ 0x58
=======
 8004a08:	7c7b      	ldrb	r3, [r7, #17]
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	d105      	bne.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a0e:	4ba6      	ldr	r3, [pc, #664]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a12:	4aa5      	ldr	r2, [pc, #660]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a14:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a18:	6593      	str	r3, [r2, #88]	@ 0x58
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
<<<<<<< HEAD
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f003 0301 	and.w	r3, r3, #1
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d00a      	beq.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x170>
=======
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f003 0301 	and.w	r3, r3, #1
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d00a      	beq.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0x170>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
<<<<<<< HEAD
 80057ba:	4ba0      	ldr	r3, [pc, #640]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80057bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057c0:	f023 0203 	bic.w	r2, r3, #3
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	499c      	ldr	r1, [pc, #624]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80057ca:	4313      	orrs	r3, r2
 80057cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
=======
 8004a26:	4ba0      	ldr	r3, [pc, #640]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a2c:	f023 0203 	bic.w	r2, r3, #3
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	499c      	ldr	r1, [pc, #624]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a36:	4313      	orrs	r3, r2
 8004a38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
<<<<<<< HEAD
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f003 0302 	and.w	r3, r3, #2
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d00a      	beq.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x192>
=======
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f003 0302 	and.w	r3, r3, #2
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d00a      	beq.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x192>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
<<<<<<< HEAD
 80057dc:	4b97      	ldr	r3, [pc, #604]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80057de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057e2:	f023 020c 	bic.w	r2, r3, #12
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	689b      	ldr	r3, [r3, #8]
 80057ea:	4994      	ldr	r1, [pc, #592]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80057ec:	4313      	orrs	r3, r2
 80057ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
=======
 8004a48:	4b97      	ldr	r3, [pc, #604]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a4e:	f023 020c 	bic.w	r2, r3, #12
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	4994      	ldr	r1, [pc, #592]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
<<<<<<< HEAD
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f003 0304 	and.w	r3, r3, #4
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d00a      	beq.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
=======
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f003 0304 	and.w	r3, r3, #4
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d00a      	beq.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
<<<<<<< HEAD
 80057fe:	4b8f      	ldr	r3, [pc, #572]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005800:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005804:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	68db      	ldr	r3, [r3, #12]
 800580c:	498b      	ldr	r1, [pc, #556]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800580e:	4313      	orrs	r3, r2
 8005810:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
=======
 8004a6a:	4b8f      	ldr	r3, [pc, #572]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a70:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	68db      	ldr	r3, [r3, #12]
 8004a78:	498b      	ldr	r1, [pc, #556]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
<<<<<<< HEAD
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f003 0308 	and.w	r3, r3, #8
 800581c:	2b00      	cmp	r3, #0
 800581e:	d00a      	beq.n	8005836 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
=======
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f003 0308 	and.w	r3, r3, #8
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d00a      	beq.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
<<<<<<< HEAD
 8005820:	4b86      	ldr	r3, [pc, #536]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005822:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005826:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	691b      	ldr	r3, [r3, #16]
 800582e:	4983      	ldr	r1, [pc, #524]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005830:	4313      	orrs	r3, r2
 8005832:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
=======
 8004a8c:	4b86      	ldr	r3, [pc, #536]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a92:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	691b      	ldr	r3, [r3, #16]
 8004a9a:	4983      	ldr	r1, [pc, #524]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
<<<<<<< HEAD
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f003 0320 	and.w	r3, r3, #32
 800583e:	2b00      	cmp	r3, #0
 8005840:	d00a      	beq.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
=======
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 0320 	and.w	r3, r3, #32
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d00a      	beq.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
<<<<<<< HEAD
 8005842:	4b7e      	ldr	r3, [pc, #504]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005844:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005848:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	695b      	ldr	r3, [r3, #20]
 8005850:	497a      	ldr	r1, [pc, #488]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005852:	4313      	orrs	r3, r2
 8005854:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
=======
 8004aae:	4b7e      	ldr	r3, [pc, #504]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ab4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	695b      	ldr	r3, [r3, #20]
 8004abc:	497a      	ldr	r1, [pc, #488]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
<<<<<<< HEAD
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005860:	2b00      	cmp	r3, #0
 8005862:	d00a      	beq.n	800587a <HAL_RCCEx_PeriphCLKConfig+0x21a>
=======
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d00a      	beq.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
<<<<<<< HEAD
 8005864:	4b75      	ldr	r3, [pc, #468]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005866:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800586a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	699b      	ldr	r3, [r3, #24]
 8005872:	4972      	ldr	r1, [pc, #456]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005874:	4313      	orrs	r3, r2
 8005876:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
=======
 8004ad0:	4b75      	ldr	r3, [pc, #468]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ad6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	699b      	ldr	r3, [r3, #24]
 8004ade:	4972      	ldr	r1, [pc, #456]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
<<<<<<< HEAD
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005882:	2b00      	cmp	r3, #0
 8005884:	d00a      	beq.n	800589c <HAL_RCCEx_PeriphCLKConfig+0x23c>
=======
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d00a      	beq.n	8004b08 <HAL_RCCEx_PeriphCLKConfig+0x23c>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
<<<<<<< HEAD
 8005886:	4b6d      	ldr	r3, [pc, #436]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005888:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800588c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	69db      	ldr	r3, [r3, #28]
 8005894:	4969      	ldr	r1, [pc, #420]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005896:	4313      	orrs	r3, r2
 8005898:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
=======
 8004af2:	4b6d      	ldr	r3, [pc, #436]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004af8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	69db      	ldr	r3, [r3, #28]
 8004b00:	4969      	ldr	r1, [pc, #420]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b02:	4313      	orrs	r3, r2
 8004b04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
<<<<<<< HEAD
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d00a      	beq.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x25e>
=======
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d00a      	beq.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x25e>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
<<<<<<< HEAD
 80058a8:	4b64      	ldr	r3, [pc, #400]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80058aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058ae:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6a1b      	ldr	r3, [r3, #32]
 80058b6:	4961      	ldr	r1, [pc, #388]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80058b8:	4313      	orrs	r3, r2
 80058ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
=======
 8004b14:	4b64      	ldr	r3, [pc, #400]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b1a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6a1b      	ldr	r3, [r3, #32]
 8004b22:	4961      	ldr	r1, [pc, #388]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b24:	4313      	orrs	r3, r2
 8004b26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
<<<<<<< HEAD
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d00a      	beq.n	80058e0 <HAL_RCCEx_PeriphCLKConfig+0x280>
=======
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d00a      	beq.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x280>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
<<<<<<< HEAD
 80058ca:	4b5c      	ldr	r3, [pc, #368]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80058cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058d0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058d8:	4958      	ldr	r1, [pc, #352]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80058da:	4313      	orrs	r3, r2
 80058dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
=======
 8004b36:	4b5c      	ldr	r3, [pc, #368]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b3c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b44:	4958      	ldr	r1, [pc, #352]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b46:	4313      	orrs	r3, r2
 8004b48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
<<<<<<< HEAD
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d015      	beq.n	8005918 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
=======
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d015      	beq.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
<<<<<<< HEAD
 80058ec:	4b53      	ldr	r3, [pc, #332]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80058ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058f2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058fa:	4950      	ldr	r1, [pc, #320]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80058fc:	4313      	orrs	r3, r2
 80058fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005906:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800590a:	d105      	bne.n	8005918 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800590c:	4b4b      	ldr	r3, [pc, #300]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800590e:	68db      	ldr	r3, [r3, #12]
 8005910:	4a4a      	ldr	r2, [pc, #296]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005912:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005916:	60d3      	str	r3, [r2, #12]
=======
 8004b58:	4b53      	ldr	r3, [pc, #332]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b5e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b66:	4950      	ldr	r1, [pc, #320]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b76:	d105      	bne.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b78:	4b4b      	ldr	r3, [pc, #300]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b7a:	68db      	ldr	r3, [r3, #12]
 8004b7c:	4a4a      	ldr	r2, [pc, #296]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b7e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b82:	60d3      	str	r3, [r2, #12]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
<<<<<<< HEAD
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005920:	2b00      	cmp	r3, #0
 8005922:	d015      	beq.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
=======
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d015      	beq.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
<<<<<<< HEAD
 8005924:	4b45      	ldr	r3, [pc, #276]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005926:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800592a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005932:	4942      	ldr	r1, [pc, #264]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005934:	4313      	orrs	r3, r2
 8005936:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800593e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005942:	d105      	bne.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005944:	4b3d      	ldr	r3, [pc, #244]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005946:	68db      	ldr	r3, [r3, #12]
 8005948:	4a3c      	ldr	r2, [pc, #240]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800594a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800594e:	60d3      	str	r3, [r2, #12]
=======
 8004b90:	4b45      	ldr	r3, [pc, #276]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b96:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b9e:	4942      	ldr	r1, [pc, #264]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004baa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004bae:	d105      	bne.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bb0:	4b3d      	ldr	r3, [pc, #244]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bb2:	68db      	ldr	r3, [r3, #12]
 8004bb4:	4a3c      	ldr	r2, [pc, #240]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bb6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004bba:	60d3      	str	r3, [r2, #12]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
<<<<<<< HEAD
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005958:	2b00      	cmp	r3, #0
 800595a:	d015      	beq.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0x328>
=======
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d015      	beq.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x328>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
<<<<<<< HEAD
 800595c:	4b37      	ldr	r3, [pc, #220]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800595e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005962:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800596a:	4934      	ldr	r1, [pc, #208]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800596c:	4313      	orrs	r3, r2
 800596e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005976:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800597a:	d105      	bne.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800597c:	4b2f      	ldr	r3, [pc, #188]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800597e:	68db      	ldr	r3, [r3, #12]
 8005980:	4a2e      	ldr	r2, [pc, #184]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005982:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005986:	60d3      	str	r3, [r2, #12]
=======
 8004bc8:	4b37      	ldr	r3, [pc, #220]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bce:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bd6:	4934      	ldr	r1, [pc, #208]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004be2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004be6:	d105      	bne.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004be8:	4b2f      	ldr	r3, [pc, #188]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bea:	68db      	ldr	r3, [r3, #12]
 8004bec:	4a2e      	ldr	r2, [pc, #184]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004bf2:	60d3      	str	r3, [r2, #12]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
<<<<<<< HEAD
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005990:	2b00      	cmp	r3, #0
 8005992:	d015      	beq.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005994:	4b29      	ldr	r3, [pc, #164]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800599a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059a2:	4926      	ldr	r1, [pc, #152]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059a4:	4313      	orrs	r3, r2
 80059a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80059b2:	d105      	bne.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80059b4:	4b21      	ldr	r3, [pc, #132]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	4a20      	ldr	r2, [pc, #128]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80059be:	60d3      	str	r3, [r2, #12]
=======
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d015      	beq.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004c00:	4b29      	ldr	r3, [pc, #164]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c06:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c0e:	4926      	ldr	r1, [pc, #152]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c10:	4313      	orrs	r3, r2
 8004c12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c1a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c1e:	d105      	bne.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c20:	4b21      	ldr	r3, [pc, #132]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c22:	68db      	ldr	r3, [r3, #12]
 8004c24:	4a20      	ldr	r2, [pc, #128]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c2a:	60d3      	str	r3, [r2, #12]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
<<<<<<< HEAD
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d015      	beq.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80059cc:	4b1b      	ldr	r3, [pc, #108]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059d2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059da:	4918      	ldr	r1, [pc, #96]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059dc:	4313      	orrs	r3, r2
 80059de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80059ea:	d105      	bne.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80059ec:	4b13      	ldr	r3, [pc, #76]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059ee:	68db      	ldr	r3, [r3, #12]
 80059f0:	4a12      	ldr	r2, [pc, #72]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80059f6:	60d3      	str	r3, [r2, #12]
=======
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d015      	beq.n	8004c64 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004c38:	4b1b      	ldr	r3, [pc, #108]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c3e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c46:	4918      	ldr	r1, [pc, #96]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c52:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c56:	d105      	bne.n	8004c64 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c58:	4b13      	ldr	r3, [pc, #76]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c5a:	68db      	ldr	r3, [r3, #12]
 8004c5c:	4a12      	ldr	r2, [pc, #72]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c62:	60d3      	str	r3, [r2, #12]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
<<<<<<< HEAD
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d015      	beq.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
=======
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d015      	beq.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
<<<<<<< HEAD
 8005a04:	4b0d      	ldr	r3, [pc, #52]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a0a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a12:	490a      	ldr	r1, [pc, #40]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a14:	4313      	orrs	r3, r2
 8005a16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a1e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a22:	d105      	bne.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005a24:	4b05      	ldr	r3, [pc, #20]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a26:	68db      	ldr	r3, [r3, #12]
 8005a28:	4a04      	ldr	r2, [pc, #16]	@ (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a2e:	60d3      	str	r3, [r2, #12]
=======
 8004c70:	4b0d      	ldr	r3, [pc, #52]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c76:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c7e:	490a      	ldr	r1, [pc, #40]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c80:	4313      	orrs	r3, r2
 8004c82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c8a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004c8e:	d105      	bne.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004c90:	4b05      	ldr	r3, [pc, #20]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c92:	68db      	ldr	r3, [r3, #12]
 8004c94:	4a04      	ldr	r2, [pc, #16]	@ (8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c9a:	60d3      	str	r3, [r2, #12]
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
    }
  }

#endif /* QUADSPI */

  return status;
<<<<<<< HEAD
 8005a30:	7cbb      	ldrb	r3, [r7, #18]
}
 8005a32:	4618      	mov	r0, r3
 8005a34:	3718      	adds	r7, #24
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd80      	pop	{r7, pc}
 8005a3a:	bf00      	nop
 8005a3c:	40021000 	.word	0x40021000

08005a40 <memset>:
 8005a40:	4402      	add	r2, r0
 8005a42:	4603      	mov	r3, r0
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d100      	bne.n	8005a4a <memset+0xa>
 8005a48:	4770      	bx	lr
 8005a4a:	f803 1b01 	strb.w	r1, [r3], #1
 8005a4e:	e7f9      	b.n	8005a44 <memset+0x4>

08005a50 <__libc_init_array>:
 8005a50:	b570      	push	{r4, r5, r6, lr}
 8005a52:	4d0d      	ldr	r5, [pc, #52]	@ (8005a88 <__libc_init_array+0x38>)
 8005a54:	4c0d      	ldr	r4, [pc, #52]	@ (8005a8c <__libc_init_array+0x3c>)
 8005a56:	1b64      	subs	r4, r4, r5
 8005a58:	10a4      	asrs	r4, r4, #2
 8005a5a:	2600      	movs	r6, #0
 8005a5c:	42a6      	cmp	r6, r4
 8005a5e:	d109      	bne.n	8005a74 <__libc_init_array+0x24>
 8005a60:	4d0b      	ldr	r5, [pc, #44]	@ (8005a90 <__libc_init_array+0x40>)
 8005a62:	4c0c      	ldr	r4, [pc, #48]	@ (8005a94 <__libc_init_array+0x44>)
 8005a64:	f000 f818 	bl	8005a98 <_init>
 8005a68:	1b64      	subs	r4, r4, r5
 8005a6a:	10a4      	asrs	r4, r4, #2
 8005a6c:	2600      	movs	r6, #0
 8005a6e:	42a6      	cmp	r6, r4
 8005a70:	d105      	bne.n	8005a7e <__libc_init_array+0x2e>
 8005a72:	bd70      	pop	{r4, r5, r6, pc}
 8005a74:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a78:	4798      	blx	r3
 8005a7a:	3601      	adds	r6, #1
 8005a7c:	e7ee      	b.n	8005a5c <__libc_init_array+0xc>
 8005a7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a82:	4798      	blx	r3
 8005a84:	3601      	adds	r6, #1
 8005a86:	e7f2      	b.n	8005a6e <__libc_init_array+0x1e>
 8005a88:	08005ad0 	.word	0x08005ad0
 8005a8c:	08005ad0 	.word	0x08005ad0
 8005a90:	08005ad0 	.word	0x08005ad0
 8005a94:	08005ad4 	.word	0x08005ad4

08005a98 <_init>:
 8005a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a9a:	bf00      	nop
 8005a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a9e:	bc08      	pop	{r3}
 8005aa0:	469e      	mov	lr, r3
 8005aa2:	4770      	bx	lr

08005aa4 <_fini>:
 8005aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005aa6:	bf00      	nop
 8005aa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005aaa:	bc08      	pop	{r3}
 8005aac:	469e      	mov	lr, r3
 8005aae:	4770      	bx	lr
=======
 8004c9c:	7cbb      	ldrb	r3, [r7, #18]
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	3718      	adds	r7, #24
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}
 8004ca6:	bf00      	nop
 8004ca8:	40021000 	.word	0x40021000

08004cac <memcmp>:
 8004cac:	b510      	push	{r4, lr}
 8004cae:	3901      	subs	r1, #1
 8004cb0:	4402      	add	r2, r0
 8004cb2:	4290      	cmp	r0, r2
 8004cb4:	d101      	bne.n	8004cba <memcmp+0xe>
 8004cb6:	2000      	movs	r0, #0
 8004cb8:	e005      	b.n	8004cc6 <memcmp+0x1a>
 8004cba:	7803      	ldrb	r3, [r0, #0]
 8004cbc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8004cc0:	42a3      	cmp	r3, r4
 8004cc2:	d001      	beq.n	8004cc8 <memcmp+0x1c>
 8004cc4:	1b18      	subs	r0, r3, r4
 8004cc6:	bd10      	pop	{r4, pc}
 8004cc8:	3001      	adds	r0, #1
 8004cca:	e7f2      	b.n	8004cb2 <memcmp+0x6>

08004ccc <memset>:
 8004ccc:	4402      	add	r2, r0
 8004cce:	4603      	mov	r3, r0
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d100      	bne.n	8004cd6 <memset+0xa>
 8004cd4:	4770      	bx	lr
 8004cd6:	f803 1b01 	strb.w	r1, [r3], #1
 8004cda:	e7f9      	b.n	8004cd0 <memset+0x4>

08004cdc <__libc_init_array>:
 8004cdc:	b570      	push	{r4, r5, r6, lr}
 8004cde:	4d0d      	ldr	r5, [pc, #52]	@ (8004d14 <__libc_init_array+0x38>)
 8004ce0:	4c0d      	ldr	r4, [pc, #52]	@ (8004d18 <__libc_init_array+0x3c>)
 8004ce2:	1b64      	subs	r4, r4, r5
 8004ce4:	10a4      	asrs	r4, r4, #2
 8004ce6:	2600      	movs	r6, #0
 8004ce8:	42a6      	cmp	r6, r4
 8004cea:	d109      	bne.n	8004d00 <__libc_init_array+0x24>
 8004cec:	4d0b      	ldr	r5, [pc, #44]	@ (8004d1c <__libc_init_array+0x40>)
 8004cee:	4c0c      	ldr	r4, [pc, #48]	@ (8004d20 <__libc_init_array+0x44>)
 8004cf0:	f000 f818 	bl	8004d24 <_init>
 8004cf4:	1b64      	subs	r4, r4, r5
 8004cf6:	10a4      	asrs	r4, r4, #2
 8004cf8:	2600      	movs	r6, #0
 8004cfa:	42a6      	cmp	r6, r4
 8004cfc:	d105      	bne.n	8004d0a <__libc_init_array+0x2e>
 8004cfe:	bd70      	pop	{r4, r5, r6, pc}
 8004d00:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d04:	4798      	blx	r3
 8004d06:	3601      	adds	r6, #1
 8004d08:	e7ee      	b.n	8004ce8 <__libc_init_array+0xc>
 8004d0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d0e:	4798      	blx	r3
 8004d10:	3601      	adds	r6, #1
 8004d12:	e7f2      	b.n	8004cfa <__libc_init_array+0x1e>
 8004d14:	08004d64 	.word	0x08004d64
 8004d18:	08004d64 	.word	0x08004d64
 8004d1c:	08004d64 	.word	0x08004d64
 8004d20:	08004d68 	.word	0x08004d68

08004d24 <_init>:
 8004d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d26:	bf00      	nop
 8004d28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d2a:	bc08      	pop	{r3}
 8004d2c:	469e      	mov	lr, r3
 8004d2e:	4770      	bx	lr

08004d30 <_fini>:
 8004d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d32:	bf00      	nop
 8004d34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d36:	bc08      	pop	{r3}
 8004d38:	469e      	mov	lr, r3
 8004d3a:	4770      	bx	lr
>>>>>>> adf52397ba9ac4ad7150a408a85d07a9ca600c60
