`include "/nc/templates/mgmt_core_wrapper/verilog/rtl/defines.v"
`include "/nc/templates/caravel/verilog/rtl/defines.v"
`include "/nc/templates/caravel/verilog/rtl/user_defines.v"
`include "/workspace/verilog/rtl/user_project_wrapper.v"
`include "/workspace/verilog/rtl/user_project.v"
`include "/workspace/verilog/../ip/CF_IP_UTIL/hdl/cf_util_lib.v"
`include "/workspace/verilog/../ip/EF_IP_UTIL/hdl/ef_util_lib.v"
`include "/workspace/verilog/../ip/CF_SPI/hdl/rtl/CF_SPI.v"
`include "/workspace/verilog/../ip/CF_SPI/hdl/rtl/bus_wrappers/CF_SPI_WB.v"
`include "/workspace/verilog/../ip/EF_I2C/hdl/rtl/EF_I2C.v"
`include "/workspace/verilog/../ip/EF_I2C/hdl/rtl/bus_wrappers/EF_I2C_WB.v"
`include "/workspace/verilog/../ip/EF_GPIO8/hdl/rtl/EF_GPIO8.v"
`include "/workspace/verilog/../ip/EF_GPIO8/hdl/rtl/bus_wrappers/EF_GPIO8_WB.v"
`include "/nc/templates/mgmt_core_wrapper/verilog/dv/vip/tbuart.v"
`include "/nc/templates/mgmt_core_wrapper/verilog/dv/vip/spiflash.v"
`include "/nc/templates/mgmt_core_wrapper/verilog/dv/vip/wb_rw_test.v"
`include "/nc/templates/mgmt_core_wrapper/verilog/dv/vip/RAM256.v"
`include "/nc/templates/mgmt_core_wrapper/verilog/dv/vip/RAM128.v"
`include "/nc/templates/mgmt_core_wrapper/verilog/rtl/mgmt_core.v"
`include "/nc/templates/mgmt_core_wrapper/verilog/rtl/mgmt_core_wrapper.v"
`include "/nc/templates/mgmt_core_wrapper/verilog/rtl/VexRiscv_MinDebugCache.v"
`include "/nc/templates/caravel/verilog/rtl/pads.v"
`include "/nc/templates/caravel/verilog/rtl/mprj_io.v"
`include "/nc/templates/caravel/verilog/rtl/simple_por.v"
`include "/nc/templates/caravel/verilog/rtl/digital_pll_controller.v"
`include "/nc/templates/caravel/verilog/rtl/ring_osc2x13.v"
`include "/nc/templates/caravel/verilog/rtl/clock_div.v"
`include "/nc/templates/caravel/verilog/rtl/housekeeping_spi.v"
`include "/nc/templates/caravel/verilog/rtl/chip_io_alt.v"
`include "/nc/templates/caravel/verilog/rtl/chip_io.v"
`include "/nc/templates/caravel/verilog/rtl/mprj_logic_high.v"
`include "/nc/templates/caravel/verilog/rtl/mprj2_logic_high.v"
`include "/nc/templates/caravel/verilog/rtl/mgmt_protect.v"
`include "/nc/templates/caravel/verilog/rtl/mgmt_protect_hv.v"
`include "/nc/templates/caravel/verilog/rtl/gpio_control_block.v"
`include "/nc/templates/caravel/verilog/rtl/gpio_defaults_block.v"
`include "/nc/templates/caravel/verilog/rtl/gpio_logic_high.v"
`include "/nc/templates/caravel/verilog/rtl/constant_block.v"
`include "/nc/templates/caravel/verilog/rtl/xres_buf.v"
`include "/nc/templates/caravel/verilog/rtl/spare_logic_block.v"
`include "/nc/templates/caravel/verilog/rtl/housekeeping.v"
`include "/nc/templates/caravel/verilog/rtl/housekeeping_alt.v"
`include "/nc/templates/caravel/verilog/rtl/caravel_clocking.v"
`include "/nc/templates/caravel/verilog/rtl/digital_pll.v"
`include "/nc/templates/caravel/verilog/rtl/user_id_programming.v"
`include "/nc/templates/caravel/verilog/rtl/mprj_io_buffer.v"
`include "/nc/templates/caravel/verilog/rtl/buff_flash_clkrst.v"
`include "/nc/templates/caravel/verilog/rtl/gpio_signal_buffering.v"
`include "/nc/templates/caravel/verilog/rtl/caravel_core.v"
`include "/nc/templates/caravel/verilog/rtl/caravel.v"
`include "/nc/templates/caravel/verilog/rtl/gpio_signal_buffering_alt.v"
`include "/nc/templates/caravel/verilog/rtl/caravan.v"
`include "/nc/templates/caravel/verilog/rtl/caravan_core.v"
`include "/nc/templates/caravel/verilog/rtl/empty_macro.v"
`include "/nc/templates/caravel/verilog/rtl/manual_power_connections.v"
`include "/nc/templates/caravel/verilog/rtl/copyright_block.v"
`include "/nc/templates/caravel/verilog/rtl/copyright_block_a.v"
`include "/nc/templates/caravel/verilog/rtl/caravel_logo.v"
`include "/nc/templates/caravel/verilog/rtl/caravan_logo.v"
`include "/nc/templates/caravel/verilog/rtl/caravel_motto.v"
`include "/nc/templates/caravel/verilog/rtl/caravan_motto.v"
`include "/nc/templates/caravel/verilog/rtl/open_source.v"
`include "/nc/templates/caravel/verilog/rtl/user_id_textblock.v"
`include "/nc/templates/caravel/verilog/gl/gpio_defaults_block_0403.v"
`include "/nc/templates/caravel/verilog/gl/gpio_defaults_block_1803.v"
`include "/nc/templates/caravel/verilog/gl/gpio_defaults_block_0801.v"
`include "/nc/apps/pdk/sky130A/libs.ref/sky130_fd_io/verilog/sky130_fd_io.v"
`include "/nc/apps/pdk/sky130A/libs.ref/sky130_fd_io/verilog/sky130_ef_io.v"
`include "/nc/apps/pdk/sky130A/libs.ref/sky130_fd_sc_hd/verilog/primitives.v"
`include "/nc/apps/pdk/sky130A/libs.ref/sky130_fd_sc_hd/verilog/sky130_fd_sc_hd.v"
`include "/nc/apps/pdk/sky130A/libs.ref/sky130_fd_sc_hvl/verilog/primitives.v"
`include "/nc/apps/pdk/sky130A/libs.ref/sky130_fd_sc_hvl/verilog/sky130_fd_sc_hvl.v"
`include "/nc/templates/mgmt_core_wrapper/verilog/cvc-pdk/sky130_sram_2kbyte_1rw1r_32x512_8.v"
