Timing Analyzer report for riscv_single_cycle_processor
Mon Jan 01 22:27:01 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock_divide_half:clk_divide|clk'
 13. Slow 1200mV 85C Model Setup: 'clk50'
 14. Slow 1200mV 85C Model Hold: 'clock_divide_half:clk_divide|clk'
 15. Slow 1200mV 85C Model Hold: 'clk50'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clock_divide_half:clk_divide|clk'
 24. Slow 1200mV 0C Model Setup: 'clk50'
 25. Slow 1200mV 0C Model Hold: 'clock_divide_half:clk_divide|clk'
 26. Slow 1200mV 0C Model Hold: 'clk50'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clock_divide_half:clk_divide|clk'
 34. Fast 1200mV 0C Model Setup: 'clk50'
 35. Fast 1200mV 0C Model Hold: 'clock_divide_half:clk_divide|clk'
 36. Fast 1200mV 0C Model Hold: 'clk50'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; riscv_single_cycle_processor                        ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.63        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  29.5%      ;
;     Processor 3            ;  18.8%      ;
;     Processor 4            ;  14.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                             ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+
; Clock Name                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                              ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+
; clk50                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk50 }                            ;
; clock_divide_half:clk_divide|clk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divide_half:clk_divide|clk } ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                    ;
+-----------+-----------------+----------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                       ; Note ;
+-----------+-----------------+----------------------------------+------+
; 48.51 MHz ; 48.51 MHz       ; clock_divide_half:clk_divide|clk ;      ;
+-----------+-----------------+----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                        ;
+----------------------------------+---------+---------------+
; Clock                            ; Slack   ; End Point TNS ;
+----------------------------------+---------+---------------+
; clock_divide_half:clk_divide|clk ; -19.616 ; -33818.636    ;
; clk50                            ; -0.515  ; -0.515        ;
+----------------------------------+---------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                       ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; clock_divide_half:clk_divide|clk ; 0.385 ; 0.000         ;
; clk50                            ; 0.414 ; 0.000         ;
+----------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary         ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk50                            ; -3.000 ; -4.285        ;
; clock_divide_half:clk_divide|clk ; -1.285 ; -5389.290     ;
+----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divide_half:clk_divide|clk'                                                                                                                                                                                                                 ;
+---------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                             ; To Node                                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -19.616 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[112]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.108     ; 20.506     ;
; -19.606 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[100]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.108     ; 20.496     ;
; -19.606 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[111]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.108     ; 20.496     ;
; -19.606 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[113]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.108     ; 20.496     ;
; -19.606 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[81]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.108     ; 20.496     ;
; -19.606 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[79]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.108     ; 20.496     ;
; -19.589 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[110]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.319      ; 20.906     ;
; -19.576 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[0] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.099     ; 20.475     ;
; -19.576 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[1] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.099     ; 20.475     ;
; -19.574 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[101]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.107     ; 20.465     ;
; -19.574 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[97]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.107     ; 20.465     ;
; -19.574 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[124]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.107     ; 20.465     ;
; -19.574 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[127]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.107     ; 20.465     ;
; -19.574 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[99]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.107     ; 20.465     ;
; -19.569 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[84]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.101     ; 20.466     ;
; -19.569 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[91]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.101     ; 20.466     ;
; -19.561 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[107]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.109     ; 20.450     ;
; -19.546 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[42]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.099     ; 20.445     ;
; -19.546 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[103]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.099     ; 20.445     ;
; -19.528 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[38]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.098     ; 20.428     ;
; -19.525 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[114]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.109     ; 20.414     ;
; -19.525 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[105]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.109     ; 20.414     ;
; -19.525 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[104]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.109     ; 20.414     ;
; -19.497 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[112]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.107     ; 20.388     ;
; -19.487 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[100]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.107     ; 20.378     ;
; -19.487 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[111]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.107     ; 20.378     ;
; -19.487 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[113]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.107     ; 20.378     ;
; -19.487 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[81]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.107     ; 20.378     ;
; -19.487 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[79]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.107     ; 20.378     ;
; -19.480 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[112]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.107     ; 20.371     ;
; -19.470 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[100]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.107     ; 20.361     ;
; -19.470 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[111]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.107     ; 20.361     ;
; -19.470 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[113]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.107     ; 20.361     ;
; -19.470 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[81]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.107     ; 20.361     ;
; -19.470 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[79]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.107     ; 20.361     ;
; -19.470 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[110]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.320      ; 20.788     ;
; -19.468 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[52]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.097     ; 20.369     ;
; -19.457 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[0] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.098     ; 20.357     ;
; -19.457 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[1] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.098     ; 20.357     ;
; -19.455 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[101]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.106     ; 20.347     ;
; -19.455 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[97]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.106     ; 20.347     ;
; -19.455 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[124]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.106     ; 20.347     ;
; -19.455 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[127]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.106     ; 20.347     ;
; -19.455 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[99]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.106     ; 20.347     ;
; -19.453 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[110]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.320      ; 20.771     ;
; -19.450 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[84]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.100     ; 20.348     ;
; -19.450 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[91]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.100     ; 20.348     ;
; -19.442 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[107]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.108     ; 20.332     ;
; -19.440 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[0] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.098     ; 20.340     ;
; -19.440 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[1] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.098     ; 20.340     ;
; -19.438 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[101]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.106     ; 20.330     ;
; -19.438 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[97]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.106     ; 20.330     ;
; -19.438 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[124]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.106     ; 20.330     ;
; -19.438 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[127]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.106     ; 20.330     ;
; -19.438 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[99]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.106     ; 20.330     ;
; -19.434 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[112]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.091     ; 20.341     ;
; -19.433 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[84]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.100     ; 20.331     ;
; -19.433 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[91]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.100     ; 20.331     ;
; -19.427 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[42]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.098     ; 20.327     ;
; -19.427 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[103]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.098     ; 20.327     ;
; -19.425 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[107]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.108     ; 20.315     ;
; -19.424 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[100]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.091     ; 20.331     ;
; -19.424 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[111]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.091     ; 20.331     ;
; -19.424 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[113]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.091     ; 20.331     ;
; -19.424 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[81]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.091     ; 20.331     ;
; -19.424 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[79]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.091     ; 20.331     ;
; -19.410 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[42]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.098     ; 20.310     ;
; -19.410 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[103]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.098     ; 20.310     ;
; -19.409 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[38]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.097     ; 20.310     ;
; -19.407 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[110]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.336      ; 20.741     ;
; -19.406 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[114]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.108     ; 20.296     ;
; -19.406 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[105]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.108     ; 20.296     ;
; -19.406 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[104]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.108     ; 20.296     ;
; -19.394 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[66]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.307      ; 20.699     ;
; -19.394 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[78]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.307      ; 20.699     ;
; -19.394 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[89]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.307      ; 20.699     ;
; -19.394 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[121]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.307      ; 20.699     ;
; -19.394 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[0] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.082     ; 20.310     ;
; -19.394 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[1] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.082     ; 20.310     ;
; -19.392 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[38]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.097     ; 20.293     ;
; -19.392 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[101]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.090     ; 20.300     ;
; -19.392 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[97]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.090     ; 20.300     ;
; -19.392 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[124]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.090     ; 20.300     ;
; -19.392 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[127]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.090     ; 20.300     ;
; -19.392 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[99]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.090     ; 20.300     ;
; -19.389 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[114]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.108     ; 20.279     ;
; -19.389 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[105]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.108     ; 20.279     ;
; -19.389 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[104]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.108     ; 20.279     ;
; -19.387 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[84]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.084     ; 20.301     ;
; -19.387 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[91]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.084     ; 20.301     ;
; -19.379 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[107]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.092     ; 20.285     ;
; -19.368 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[112]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.107     ; 20.259     ;
; -19.364 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[42]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.082     ; 20.280     ;
; -19.364 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[103]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.082     ; 20.280     ;
; -19.358 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[100]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.107     ; 20.249     ;
; -19.358 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[111]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.107     ; 20.249     ;
; -19.358 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[113]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.107     ; 20.249     ;
; -19.358 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[81]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.107     ; 20.249     ;
; -19.358 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[79]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.107     ; 20.249     ;
; -19.349 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[52]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.096     ; 20.251     ;
+---------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk50'                                                                                                                                   ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.515 ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clk50       ; 0.500        ; 1.651      ; 2.886      ;
; -0.009 ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clk50       ; 1.000        ; 1.651      ; 2.880      ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divide_half:clk_divide|clk'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.385 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[5][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[5][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[1][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[1][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[3][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[3][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[0][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[0][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[2][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[2][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[7][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[7][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[6][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[6][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[4][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[4][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.098      ; 0.669      ;
; 0.401 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][0]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][0]        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][0]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][0]        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|dirty_bit_store[0][0] ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|dirty_bit_store[0][0] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|w_addr[0]             ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|w_addr[0]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][0][0]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][0][0]        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][0][0]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][0][0]        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|mem_write             ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|mem_write             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|lru_store[0]          ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|lru_store[0]          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|lru_store[1]          ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|lru_store[1]          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[33]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[33]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[44]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[44]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[0]                                                                           ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[0]                                                                           ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[6][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[6][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[7][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[7][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[5][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[5][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[2][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[2][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[0][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[0][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[1][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[1][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[3][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[3][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[4][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[4][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.079      ; 0.669      ;
; 0.413 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[20]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[20]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.097      ; 0.696      ;
; 0.424 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][5]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[5]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.082      ; 0.692      ;
; 0.425 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][2]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[2]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.692      ;
; 0.425 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][58]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[58]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.082      ; 0.693      ;
; 0.426 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][104]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[104]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.693      ;
; 0.426 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][88]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[88]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.693      ;
; 0.426 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][108]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[108]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.693      ;
; 0.426 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][4]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[4]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.082      ; 0.694      ;
; 0.426 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][37]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[37]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.693      ;
; 0.426 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][93]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[93]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.693      ;
; 0.426 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][83]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[83]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.082      ; 0.694      ;
; 0.426 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][121]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[121]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.693      ;
; 0.427 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][110]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[110]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][94]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[94]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][52]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[52]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][101]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[101]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][29]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[29]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][81]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[81]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][122]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[122]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][1]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[1]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][77]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[77]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][7]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[7]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][120]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[120]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[4]                                                                         ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[6]                                                                            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][102]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[102]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][84]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[84]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.696      ;
; 0.534 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[5]                                                                           ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[5]                                                                           ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.098      ; 0.818      ;
; 0.553 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[15]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[15]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[17]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[17]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.819      ;
; 0.554 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[3]                                                                           ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[3]                                                                           ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.820      ;
; 0.576 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[42]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[152]                                                                         ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.842      ;
; 0.581 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][48]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[48]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.082      ; 0.849      ;
; 0.581 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][36]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[36]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.082      ; 0.849      ;
; 0.581 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][64]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[64]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.847      ;
; 0.583 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][70]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[70]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.849      ;
; 0.585 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][86]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[86]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.085      ; 0.856      ;
; 0.587 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][10]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[10]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.083      ; 0.856      ;
; 0.589 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][67]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[67]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.856      ;
; 0.592 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][68]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[68]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.858      ;
; 0.608 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][69]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[69]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.874      ;
; 0.613 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][20]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[20]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.082      ; 0.881      ;
; 0.615 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][61]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[61]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.083      ; 0.884      ;
; 0.618 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][34]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[34]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.884      ;
; 0.620 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][115]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[115]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.080      ; 0.886      ;
; 0.620 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][65]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[65]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.082      ; 0.888      ;
; 0.622 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[18]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[18]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.097      ; 0.905      ;
; 0.622 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[72]                                                                        ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[74]                                                                           ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.889      ;
; 0.628 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][107]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[107]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.086      ; 0.900      ;
; 0.628 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][109]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[109]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.086      ; 0.900      ;
; 0.630 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[94]                                                                        ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[96]                                                                           ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.897      ;
; 0.632 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][43]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[43]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.899      ;
; 0.632 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][65]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[65]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.899      ;
; 0.632 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][127]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[127]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.899      ;
; 0.632 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][123]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[123]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.899      ;
; 0.633 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][51]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[51]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.900      ;
; 0.634 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][126]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[126]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.901      ;
; 0.634 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][90]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[90]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.901      ;
; 0.634 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][74]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[74]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.901      ;
; 0.635 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][50]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[50]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.902      ;
; 0.635 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][3]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[3]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.902      ;
; 0.635 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][78]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[78]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.902      ;
; 0.635 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][72]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[72]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.902      ;
; 0.636 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][6]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[6]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.903      ;
; 0.636 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][125]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[125]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.903      ;
; 0.636 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][36]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[36]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.903      ;
; 0.636 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][73]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[73]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.903      ;
; 0.636 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[83]                                                                        ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[85]                                                                           ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.903      ;
; 0.637 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][63]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[63]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.082      ; 0.905      ;
; 0.641 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[19]                                                             ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[20]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.097      ; 0.924      ;
; 0.641 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[11]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[11]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.081      ; 0.908      ;
; 0.643 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[17]                                                             ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[18]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.097      ; 0.926      ;
; 0.643 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[30]                                                             ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[31]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.097      ; 0.926      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk50'                                                                                                                                   ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.414 ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clk50       ; 0.000        ; 1.711      ; 2.573      ;
; 0.953 ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clk50       ; -0.500       ; 1.711      ; 2.612      ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                     ;
+-----------+-----------------+----------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                       ; Note ;
+-----------+-----------------+----------------------------------+------+
; 53.19 MHz ; 53.19 MHz       ; clock_divide_half:clk_divide|clk ;      ;
+-----------+-----------------+----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                         ;
+----------------------------------+---------+---------------+
; Clock                            ; Slack   ; End Point TNS ;
+----------------------------------+---------+---------------+
; clock_divide_half:clk_divide|clk ; -17.801 ; -30688.194    ;
; clk50                            ; -0.408  ; -0.408        ;
+----------------------------------+---------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                        ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; clock_divide_half:clk_divide|clk ; 0.339 ; 0.000         ;
; clk50                            ; 0.348 ; 0.000         ;
+----------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary          ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk50                            ; -3.000 ; -4.285        ;
; clock_divide_half:clk_divide|clk ; -1.285 ; -5389.290     ;
+----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divide_half:clk_divide|clk'                                                                                                                                                                                                                  ;
+---------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                             ; To Node                                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -17.801 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[112]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.094     ; 18.706     ;
; -17.799 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[110]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.297      ; 19.095     ;
; -17.790 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[100]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.093     ; 18.696     ;
; -17.790 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[111]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.093     ; 18.696     ;
; -17.790 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[113]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.093     ; 18.696     ;
; -17.790 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[81]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.093     ; 18.696     ;
; -17.790 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[79]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.093     ; 18.696     ;
; -17.766 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[101]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.092     ; 18.673     ;
; -17.766 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[97]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.092     ; 18.673     ;
; -17.766 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[124]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.092     ; 18.673     ;
; -17.766 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[127]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.092     ; 18.673     ;
; -17.766 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[99]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.092     ; 18.673     ;
; -17.761 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[84]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.088     ; 18.672     ;
; -17.761 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[91]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.088     ; 18.672     ;
; -17.759 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[0] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.087     ; 18.671     ;
; -17.759 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[1] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.087     ; 18.671     ;
; -17.746 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[107]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.094     ; 18.651     ;
; -17.740 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[42]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.087     ; 18.652     ;
; -17.740 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[103]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.087     ; 18.652     ;
; -17.733 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[112]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.081     ; 18.651     ;
; -17.731 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[110]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.310      ; 19.040     ;
; -17.722 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[100]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.080     ; 18.641     ;
; -17.722 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[111]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.080     ; 18.641     ;
; -17.722 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[113]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.080     ; 18.641     ;
; -17.722 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[81]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.080     ; 18.641     ;
; -17.722 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[79]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.080     ; 18.641     ;
; -17.718 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[114]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.094     ; 18.623     ;
; -17.718 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[105]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.094     ; 18.623     ;
; -17.718 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[104]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.094     ; 18.623     ;
; -17.716 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[38]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.086     ; 18.629     ;
; -17.698 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[101]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.079     ; 18.618     ;
; -17.698 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[97]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.079     ; 18.618     ;
; -17.698 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[124]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.079     ; 18.618     ;
; -17.698 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[127]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.079     ; 18.618     ;
; -17.698 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[99]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.079     ; 18.618     ;
; -17.693 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[84]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.075     ; 18.617     ;
; -17.693 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[91]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.075     ; 18.617     ;
; -17.691 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[0] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.074     ; 18.616     ;
; -17.691 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[1] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.074     ; 18.616     ;
; -17.684 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[112]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.093     ; 18.590     ;
; -17.682 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[110]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.298      ; 18.979     ;
; -17.678 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[107]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.081     ; 18.596     ;
; -17.673 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[100]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.092     ; 18.580     ;
; -17.673 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[111]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.092     ; 18.580     ;
; -17.673 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[113]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.092     ; 18.580     ;
; -17.673 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[81]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.092     ; 18.580     ;
; -17.673 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[79]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.092     ; 18.580     ;
; -17.672 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[42]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.074     ; 18.597     ;
; -17.672 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[103]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.074     ; 18.597     ;
; -17.663 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[112]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.093     ; 18.569     ;
; -17.662 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[52]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.084     ; 18.577     ;
; -17.661 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[110]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.298      ; 18.958     ;
; -17.652 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[100]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.092     ; 18.559     ;
; -17.652 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[111]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.092     ; 18.559     ;
; -17.652 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[113]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.092     ; 18.559     ;
; -17.652 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[81]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.092     ; 18.559     ;
; -17.652 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[79]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.092     ; 18.559     ;
; -17.650 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[114]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.081     ; 18.568     ;
; -17.650 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[105]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.081     ; 18.568     ;
; -17.650 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[104]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.081     ; 18.568     ;
; -17.649 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[101]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.091     ; 18.557     ;
; -17.649 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[97]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.091     ; 18.557     ;
; -17.649 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[124]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.091     ; 18.557     ;
; -17.649 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[127]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.091     ; 18.557     ;
; -17.649 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[99]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.091     ; 18.557     ;
; -17.648 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[38]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.073     ; 18.574     ;
; -17.644 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[84]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.087     ; 18.556     ;
; -17.644 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[91]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.087     ; 18.556     ;
; -17.642 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[0] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.086     ; 18.555     ;
; -17.642 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[1] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.086     ; 18.555     ;
; -17.629 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[107]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.093     ; 18.535     ;
; -17.628 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[101]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.091     ; 18.536     ;
; -17.628 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[97]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.091     ; 18.536     ;
; -17.628 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[124]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.091     ; 18.536     ;
; -17.628 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[127]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.091     ; 18.536     ;
; -17.628 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[99]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.091     ; 18.536     ;
; -17.623 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[84]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.087     ; 18.535     ;
; -17.623 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[91]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.087     ; 18.535     ;
; -17.623 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[42]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.086     ; 18.536     ;
; -17.623 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[103]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.086     ; 18.536     ;
; -17.621 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[0] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.086     ; 18.534     ;
; -17.621 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[1] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.086     ; 18.534     ;
; -17.611 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[66]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.286      ; 18.896     ;
; -17.611 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[121]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.286      ; 18.896     ;
; -17.608 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[107]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.093     ; 18.514     ;
; -17.607 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[78]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.286      ; 18.892     ;
; -17.607 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[89]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.286      ; 18.892     ;
; -17.602 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[42]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.086     ; 18.515     ;
; -17.602 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[103]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.086     ; 18.515     ;
; -17.601 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[114]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.093     ; 18.507     ;
; -17.601 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[105]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.093     ; 18.507     ;
; -17.601 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[104]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.093     ; 18.507     ;
; -17.599 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[38]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.085     ; 18.513     ;
; -17.594 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[52]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.071     ; 18.522     ;
; -17.580 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[114]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.093     ; 18.486     ;
; -17.580 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[105]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.093     ; 18.486     ;
; -17.580 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[104]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.093     ; 18.486     ;
; -17.578 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[38]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.085     ; 18.492     ;
; -17.570 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[112]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.093     ; 18.476     ;
; -17.568 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[114] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[110]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.298      ; 18.865     ;
+---------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk50'                                                                                                                                    ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.408 ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clk50       ; 0.500        ; 1.537      ; 2.647      ;
; 0.112  ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clk50       ; 1.000        ; 1.537      ; 2.627      ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divide_half:clk_divide|clk'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.339 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[5][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[5][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[1][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[1][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[3][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[3][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[0][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[0][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[2][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[2][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[7][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[7][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[6][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[6][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[4][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[4][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.087      ; 0.597      ;
; 0.353 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][0]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][0]        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][0]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][0]        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|dirty_bit_store[0][0] ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|dirty_bit_store[0][0] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|mem_write             ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|mem_write             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|lru_store[0]          ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|lru_store[0]          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|lru_store[1]          ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|lru_store[1]          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|w_addr[0]             ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|w_addr[0]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][0][0]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][0][0]        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][0][0]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][0][0]        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[33]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[33]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[44]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[44]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[0]                                                                           ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[0]                                                                           ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[2][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[2][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[0][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[0][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[1][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[1][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[3][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[3][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[6][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[6][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[4][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[4][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[7][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[7][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[5][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[5][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.597      ;
; 0.381 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[20]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[20]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.087      ; 0.639      ;
; 0.392 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][5]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[5]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.073      ; 0.636      ;
; 0.393 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][110]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[110]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.073      ; 0.637      ;
; 0.393 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][2]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[2]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.636      ;
; 0.393 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][104]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[104]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.073      ; 0.637      ;
; 0.393 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][108]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[108]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.073      ; 0.637      ;
; 0.393 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][93]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[93]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.073      ; 0.637      ;
; 0.393 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][58]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[58]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.073      ; 0.637      ;
; 0.393 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][81]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[81]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.073      ; 0.637      ;
; 0.393 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][121]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[121]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.636      ;
; 0.394 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][94]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[94]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.637      ;
; 0.394 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][88]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[88]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.637      ;
; 0.394 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][4]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[4]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.073      ; 0.638      ;
; 0.394 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][52]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[52]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.073      ; 0.638      ;
; 0.394 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][101]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[101]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.637      ;
; 0.394 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][37]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[37]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.637      ;
; 0.394 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][83]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[83]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.073      ; 0.638      ;
; 0.394 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][122]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[122]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.637      ;
; 0.395 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][1]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[1]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][84]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[84]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][29]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[29]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][77]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[77]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[4]                                                                         ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[6]                                                                            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][102]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[102]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][7]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[7]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][120]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[120]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.639      ;
; 0.490 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[5]                                                                           ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[5]                                                                           ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.088      ; 0.749      ;
; 0.507 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[15]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[15]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[17]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[17]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.750      ;
; 0.507 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[3]                                                                           ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[3]                                                                           ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.750      ;
; 0.528 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[42]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[152]                                                                         ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.771      ;
; 0.534 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][48]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[48]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.074      ; 0.779      ;
; 0.535 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][36]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[36]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.073      ; 0.779      ;
; 0.536 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][70]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[70]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.779      ;
; 0.536 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][64]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[64]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.779      ;
; 0.539 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][68]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[68]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.782      ;
; 0.540 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][86]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[86]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.075      ; 0.786      ;
; 0.543 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][10]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[10]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.074      ; 0.788      ;
; 0.547 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][67]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[67]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.790      ;
; 0.555 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][69]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[69]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.798      ;
; 0.565 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][20]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[20]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.073      ; 0.809      ;
; 0.565 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][61]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[61]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.074      ; 0.810      ;
; 0.568 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[72]                                                                        ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[74]                                                                           ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.811      ;
; 0.569 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[18]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[18]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.087      ; 0.827      ;
; 0.570 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][65]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[65]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.073      ; 0.814      ;
; 0.571 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][34]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[34]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.813      ;
; 0.571 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][115]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[115]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.071      ; 0.813      ;
; 0.576 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[94]                                                                        ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[96]                                                                           ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.819      ;
; 0.577 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][43]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[43]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.073      ; 0.821      ;
; 0.577 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][65]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[65]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.073      ; 0.821      ;
; 0.578 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][127]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[127]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.821      ;
; 0.578 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][123]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[123]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.821      ;
; 0.579 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][51]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[51]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.822      ;
; 0.580 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][126]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[126]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.073      ; 0.824      ;
; 0.580 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][90]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[90]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.823      ;
; 0.581 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][78]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[78]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.824      ;
; 0.581 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][74]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[74]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.824      ;
; 0.581 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[83]                                                                        ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[85]                                                                           ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.824      ;
; 0.582 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][50]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[50]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.825      ;
; 0.582 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][3]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[3]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.825      ;
; 0.582 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][125]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[125]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.073      ; 0.826      ;
; 0.582 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][72]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[72]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.825      ;
; 0.583 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][6]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[6]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.826      ;
; 0.583 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][36]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[36]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.826      ;
; 0.583 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][73]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[73]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.826      ;
; 0.586 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][63]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[63]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.073      ; 0.830      ;
; 0.586 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[19]                                                             ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[20]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.087      ; 0.844      ;
; 0.587 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[30]                                                             ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[31]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.087      ; 0.845      ;
; 0.587 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[11]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[11]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[17]                                                             ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[18]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.087      ; 0.846      ;
; 0.589 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][109]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[109]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.075      ; 0.835      ;
; 0.590 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][107]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[107]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.075      ; 0.836      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk50'                                                                                                                                    ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.348 ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clk50       ; 0.000        ; 1.591      ; 2.353      ;
; 0.888 ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clk50       ; -0.500       ; 1.591      ; 2.393      ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                        ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clock_divide_half:clk_divide|clk ; -9.177 ; -15778.585    ;
; clk50                            ; -0.033 ; -0.033        ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                        ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; clock_divide_half:clk_divide|clk ; 0.174 ; 0.000         ;
; clk50                            ; 0.208 ; 0.000         ;
+----------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary          ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk50                            ; -3.000 ; -4.303        ;
; clock_divide_half:clk_divide|clk ; -1.000 ; -4194.000     ;
+----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divide_half:clk_divide|clk'                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                        ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -9.177 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[112]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.050     ; 10.114     ;
; -9.165 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[100]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.049     ; 10.103     ;
; -9.165 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[111]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.049     ; 10.103     ;
; -9.165 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[113]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.049     ; 10.103     ;
; -9.165 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[81]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.049     ; 10.103     ;
; -9.165 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[79]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.049     ; 10.103     ;
; -9.158 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[101]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.048     ; 10.097     ;
; -9.158 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[97]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.048     ; 10.097     ;
; -9.158 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[124]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.048     ; 10.097     ;
; -9.158 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[127]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.048     ; 10.097     ;
; -9.158 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[99]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.048     ; 10.097     ;
; -9.156 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[112]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.060     ; 10.083     ;
; -9.147 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[110]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.160      ; 10.294     ;
; -9.144 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[107]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.051     ; 10.080     ;
; -9.144 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[100]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.059     ; 10.072     ;
; -9.144 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[111]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.059     ; 10.072     ;
; -9.144 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[113]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.059     ; 10.072     ;
; -9.144 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[81]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.059     ; 10.072     ;
; -9.144 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[79]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.059     ; 10.072     ;
; -9.139 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[84]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.045     ; 10.081     ;
; -9.139 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[91]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.045     ; 10.081     ;
; -9.137 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[52]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.040     ; 10.084     ;
; -9.137 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[101]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.058     ; 10.066     ;
; -9.137 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[97]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.058     ; 10.066     ;
; -9.137 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[124]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.058     ; 10.066     ;
; -9.137 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[127]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.058     ; 10.066     ;
; -9.137 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[99]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.058     ; 10.066     ;
; -9.132 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[42]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.044     ; 10.075     ;
; -9.132 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[103]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.044     ; 10.075     ;
; -9.129 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[38]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.043     ; 10.073     ;
; -9.126 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[110]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.150      ; 10.263     ;
; -9.123 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[107]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.061     ; 10.049     ;
; -9.121 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[0] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.044     ; 10.064     ;
; -9.121 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[1] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.044     ; 10.064     ;
; -9.120 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[114]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.051     ; 10.056     ;
; -9.120 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[105]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.051     ; 10.056     ;
; -9.120 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[104]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.051     ; 10.056     ;
; -9.118 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[84]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.055     ; 10.050     ;
; -9.118 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[91]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.055     ; 10.050     ;
; -9.116 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[52]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.050     ; 10.053     ;
; -9.115 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[112]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.059     ; 10.043     ;
; -9.111 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[42]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.054     ; 10.044     ;
; -9.111 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[103]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.054     ; 10.044     ;
; -9.108 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[38]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.053     ; 10.042     ;
; -9.103 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[100]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.058     ; 10.032     ;
; -9.103 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[111]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.058     ; 10.032     ;
; -9.103 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[113]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.058     ; 10.032     ;
; -9.103 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[81]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.058     ; 10.032     ;
; -9.103 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[79]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.058     ; 10.032     ;
; -9.100 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[0] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.054     ; 10.033     ;
; -9.100 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[1] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.054     ; 10.033     ;
; -9.099 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[114]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.061     ; 10.025     ;
; -9.099 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[105]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.061     ; 10.025     ;
; -9.099 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[104]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.061     ; 10.025     ;
; -9.096 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[101]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.057     ; 10.026     ;
; -9.096 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[97]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.057     ; 10.026     ;
; -9.096 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[124]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.057     ; 10.026     ;
; -9.096 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[127]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.057     ; 10.026     ;
; -9.096 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[99]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.057     ; 10.026     ;
; -9.085 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[110]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.151      ; 10.223     ;
; -9.082 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[107]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.060     ; 10.009     ;
; -9.077 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[84]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.054     ; 10.010     ;
; -9.077 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[91]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.054     ; 10.010     ;
; -9.075 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[52]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.049     ; 10.013     ;
; -9.071 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[78]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.149      ; 10.207     ;
; -9.071 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[89]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.149      ; 10.207     ;
; -9.070 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[42]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.053     ; 10.004     ;
; -9.070 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[103]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.053     ; 10.004     ;
; -9.067 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[38]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.052     ; 10.002     ;
; -9.065 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[66]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.149      ; 10.201     ;
; -9.065 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[121]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.149      ; 10.201     ;
; -9.061 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[112]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.059     ; 9.989      ;
; -9.059 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[0] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.053     ; 9.993      ;
; -9.059 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[1] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.053     ; 9.993      ;
; -9.058 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[114]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.060     ; 9.985      ;
; -9.058 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[105]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.060     ; 9.985      ;
; -9.058 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[111] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[104]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.060     ; 9.985      ;
; -9.050 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[78]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.139      ; 10.176     ;
; -9.050 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[89]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.139      ; 10.176     ;
; -9.049 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[100]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.058     ; 9.978      ;
; -9.049 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[111]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.058     ; 9.978      ;
; -9.049 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[113]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.058     ; 9.978      ;
; -9.049 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[81]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.058     ; 9.978      ;
; -9.049 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[79]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.058     ; 9.978      ;
; -9.044 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[43]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.042     ; 9.989      ;
; -9.044 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[66]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.139      ; 10.170     ;
; -9.044 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[121]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.139      ; 10.170     ;
; -9.042 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[101]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.057     ; 9.972      ;
; -9.042 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[97]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.057     ; 9.972      ;
; -9.042 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[124]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.057     ; 9.972      ;
; -9.042 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[127]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.057     ; 9.972      ;
; -9.042 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[99]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.057     ; 9.972      ;
; -9.031 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[110]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; 0.151      ; 10.169     ;
; -9.028 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[107]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.060     ; 9.955      ;
; -9.024 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[112] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[112]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.059     ; 9.952      ;
; -9.023 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[84]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.054     ; 9.956      ;
; -9.023 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[91]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.054     ; 9.956      ;
; -9.023 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[156]   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[43]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.052     ; 9.958      ;
; -9.021 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[113] ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[52]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.049     ; 9.959      ;
; -9.017 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[1]     ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[138]            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 1.000        ; -0.045     ; 9.959      ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk50'                                                                                                                                    ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.033 ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clk50       ; 0.500        ; 0.756      ; 1.371      ;
; 0.475  ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clk50       ; 1.000        ; 0.756      ; 1.363      ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divide_half:clk_divide|clk'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.174 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[5][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[5][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[1][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[1][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[3][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[3][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[0][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[0][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[2][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[2][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[7][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[7][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[6][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[6][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[4][1]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[4][1]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.049      ; 0.307      ;
; 0.180 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][0][0]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][0][0]        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][0][0]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][0][0]        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|dirty_bit_store[0][0] ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|dirty_bit_store[0][0] ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|lru_store[0]          ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|lru_store[0]          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|lru_store[1]          ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|lru_store[1]          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][0]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][0]        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][0]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][0]        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|w_addr[0]             ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|w_addr[0]             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|mem_write             ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|mem_write             ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[20]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[20]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[33]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[33]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[44]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[44]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[0]                                                                           ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[0]                                                                           ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[2][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[2][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[0][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[0][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[1][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[1][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[3][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[3][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[6][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[6][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[4][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[4][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[7][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[7][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[5][0]                        ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[5][0]                        ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.307      ;
; 0.186 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][2]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[2]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.312      ;
; 0.186 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][5]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[5]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.312      ;
; 0.187 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][58]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[58]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][104]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[104]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][101]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[101]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][37]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[37]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][93]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[93]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[4]                                                                         ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[6]                                                                            ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][29]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[29]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][110]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[110]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][108]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[108]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][52]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[52]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][1]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[1]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][121]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[121]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][122]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[122]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][83]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[83]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][81]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[81]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][7]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[7]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][94]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[94]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][88]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[88]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][4]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[4]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][84]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[84]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][77]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[77]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][120]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[120]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][102]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[102]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.316      ;
; 0.239 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[5]                                                                           ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[5]                                                                           ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.049      ; 0.372      ;
; 0.248 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[15]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[15]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[17]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[17]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.373      ;
; 0.249 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[3]                                                                           ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[3]                                                                           ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.374      ;
; 0.250 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][48]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[48]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.043      ; 0.377      ;
; 0.251 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][36]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[36]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.377      ;
; 0.252 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][70]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[70]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.377      ;
; 0.252 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][86]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[86]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.045      ; 0.381      ;
; 0.252 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][64]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[64]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.377      ;
; 0.254 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][10]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[10]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.043      ; 0.381      ;
; 0.256 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][68]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[68]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.381      ;
; 0.258 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][67]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[67]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.383      ;
; 0.260 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[42]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[152]                                                                         ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.385      ;
; 0.261 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][69]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[69]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.386      ;
; 0.263 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][61]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[61]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.043      ; 0.390      ;
; 0.265 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][20]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[20]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.391      ;
; 0.266 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][65]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[65]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.043      ; 0.393      ;
; 0.266 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][34]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[34]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.392      ;
; 0.267 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][115]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[115]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.392      ;
; 0.275 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][63]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[63]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.043      ; 0.402      ;
; 0.276 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[72]                                                                        ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[74]                                                                           ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.402      ;
; 0.279 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[94]                                                                        ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[96]                                                                           ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.404      ;
; 0.280 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][107]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[107]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.046      ; 0.410      ;
; 0.280 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][109]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[109]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.046      ; 0.410      ;
; 0.282 ; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[83]                                                                        ; riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[85]                                                                           ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.407      ;
; 0.283 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[18]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[18]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.049      ; 0.416      ;
; 0.287 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][43]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[43]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.413      ;
; 0.287 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][65]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[65]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.413      ;
; 0.288 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][74]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[74]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][126]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[126]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][50]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[50]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][51]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[51]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][3]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[3]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][127]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[127]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.413      ;
; 0.288 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][123]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[123]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.413      ;
; 0.289 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][72]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[72]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][125]      ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[125]   ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.415      ;
; 0.290 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][73]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[73]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][6]        ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[6]     ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][90]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[90]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][36]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[36]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.042      ; 0.416      ;
; 0.291 ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][78]       ; riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|data_to_memory[78]    ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.416      ;
; 0.292 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[19]                                                             ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[20]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.049      ; 0.425      ;
; 0.292 ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[11]                                                                          ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[11]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.041      ; 0.417      ;
; 0.293 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[17]                                                             ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[18]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.049      ; 0.426      ;
; 0.293 ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[30]                                                             ; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[31]                                                                          ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; 0.000        ; 0.049      ; 0.426      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk50'                                                                                                                                    ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.208 ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clk50       ; 0.000        ; 0.787      ; 1.214      ;
; 0.733 ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; clk50       ; -0.500       ; 0.787      ; 1.239      ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                               ;
+-----------------------------------+------------+-------+----------+---------+---------------------+
; Clock                             ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack                  ; -19.616    ; 0.174 ; N/A      ; N/A     ; -3.000              ;
;  clk50                            ; -0.515     ; 0.208 ; N/A      ; N/A     ; -3.000              ;
;  clock_divide_half:clk_divide|clk ; -19.616    ; 0.174 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                   ; -33819.151 ; 0.0   ; 0.0      ; 0.0     ; -5393.575           ;
;  clk50                            ; -0.515     ; 0.000 ; N/A      ; N/A     ; -4.303              ;
;  clock_divide_half:clk_divide|clk ; -33818.636 ; 0.000 ; N/A      ; N/A     ; -5389.290           ;
+-----------------------------------+------------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; out1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rstn                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk50                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; out7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; out7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                     ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; clock_divide_half:clk_divide|clk ; clk50                            ; 1            ; 1        ; 0        ; 0        ;
; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; > 2147483647 ; 1472     ; 12865    ; 0        ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                      ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; clock_divide_half:clk_divide|clk ; clk50                            ; 1            ; 1        ; 0        ; 0        ;
; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; > 2147483647 ; 1472     ; 12865    ; 0        ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 4195  ; 4195 ;
; Unconstrained Output Ports      ; 49    ; 49   ;
; Unconstrained Output Port Paths ; 196   ; 196  ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                     ;
+----------------------------------+----------------------------------+------+-------------+
; Target                           ; Clock                            ; Type ; Status      ;
+----------------------------------+----------------------------------+------+-------------+
; clk50                            ; clk50                            ; Base ; Constrained ;
; clock_divide_half:clk_divide|clk ; clock_divide_half:clk_divide|clk ; Base ; Constrained ;
+----------------------------------+----------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rstn       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; out1[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rstn       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; out1[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out1[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out2[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out3[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out4[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out5[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out6[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out7[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Jan 01 22:26:52 2024
Info: Command: quartus_sta riscv_single_cycle_processor -c riscv_single_cycle_processor
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'riscv_single_cycle_processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_divide_half:clk_divide|clk clock_divide_half:clk_divide|clk
    Info (332105): create_clock -period 1.000 -name clk50 clk50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -19.616
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -19.616          -33818.636 clock_divide_half:clk_divide|clk 
    Info (332119):    -0.515              -0.515 clk50 
Info (332146): Worst-case hold slack is 0.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.385               0.000 clock_divide_half:clk_divide|clk 
    Info (332119):     0.414               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.285 clk50 
    Info (332119):    -1.285           -5389.290 clock_divide_half:clk_divide|clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -17.801
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -17.801          -30688.194 clock_divide_half:clk_divide|clk 
    Info (332119):    -0.408              -0.408 clk50 
Info (332146): Worst-case hold slack is 0.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.339               0.000 clock_divide_half:clk_divide|clk 
    Info (332119):     0.348               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.285 clk50 
    Info (332119):    -1.285           -5389.290 clock_divide_half:clk_divide|clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.177
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.177          -15778.585 clock_divide_half:clk_divide|clk 
    Info (332119):    -0.033              -0.033 clk50 
Info (332146): Worst-case hold slack is 0.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.174               0.000 clock_divide_half:clk_divide|clk 
    Info (332119):     0.208               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.303 clk50 
    Info (332119):    -1.000           -4194.000 clock_divide_half:clk_divide|clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4956 megabytes
    Info: Processing ended: Mon Jan 01 22:27:01 2024
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:10


