// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _maxpool_layer_HH_
#define _maxpool_layer_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "maxpool_layer_fcmbkb.h"
#include "maxpool_layer_mulcud.h"
#include "maxpool_layer_muldEe.h"
#include "maxpool_layer_muleOg.h"
#include "maxpool_layer_mulfYi.h"
#include "maxpool_layer_addg8j.h"
#include "maxpool_layer_mulhbi.h"
#include "maxpool_layer_mulibs.h"
#include "maxpool_layer_addjbC.h"
#include "maxpool_layer_addkbM.h"
#include "maxpool_layer_CTRL_BUS_s_axi.h"
#include "maxpool_layer_mem_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_MEM_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_MEM_ID_WIDTH = 1,
         unsigned int C_M_AXI_MEM_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_MEM_DATA_WIDTH = 32,
         unsigned int C_M_AXI_MEM_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_MEM_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_MEM_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_MEM_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CTRL_BUS_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_CTRL_BUS_DATA_WIDTH = 32>
struct maxpool_layer : public sc_module {
    // Port declarations 65
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_mem_AWVALID;
    sc_in< sc_logic > m_axi_mem_AWREADY;
    sc_out< sc_uint<C_M_AXI_MEM_ADDR_WIDTH> > m_axi_mem_AWADDR;
    sc_out< sc_uint<C_M_AXI_MEM_ID_WIDTH> > m_axi_mem_AWID;
    sc_out< sc_lv<8> > m_axi_mem_AWLEN;
    sc_out< sc_lv<3> > m_axi_mem_AWSIZE;
    sc_out< sc_lv<2> > m_axi_mem_AWBURST;
    sc_out< sc_lv<2> > m_axi_mem_AWLOCK;
    sc_out< sc_lv<4> > m_axi_mem_AWCACHE;
    sc_out< sc_lv<3> > m_axi_mem_AWPROT;
    sc_out< sc_lv<4> > m_axi_mem_AWQOS;
    sc_out< sc_lv<4> > m_axi_mem_AWREGION;
    sc_out< sc_uint<C_M_AXI_MEM_AWUSER_WIDTH> > m_axi_mem_AWUSER;
    sc_out< sc_logic > m_axi_mem_WVALID;
    sc_in< sc_logic > m_axi_mem_WREADY;
    sc_out< sc_uint<C_M_AXI_MEM_DATA_WIDTH> > m_axi_mem_WDATA;
    sc_out< sc_uint<C_M_AXI_MEM_DATA_WIDTH/8> > m_axi_mem_WSTRB;
    sc_out< sc_logic > m_axi_mem_WLAST;
    sc_out< sc_uint<C_M_AXI_MEM_ID_WIDTH> > m_axi_mem_WID;
    sc_out< sc_uint<C_M_AXI_MEM_WUSER_WIDTH> > m_axi_mem_WUSER;
    sc_out< sc_logic > m_axi_mem_ARVALID;
    sc_in< sc_logic > m_axi_mem_ARREADY;
    sc_out< sc_uint<C_M_AXI_MEM_ADDR_WIDTH> > m_axi_mem_ARADDR;
    sc_out< sc_uint<C_M_AXI_MEM_ID_WIDTH> > m_axi_mem_ARID;
    sc_out< sc_lv<8> > m_axi_mem_ARLEN;
    sc_out< sc_lv<3> > m_axi_mem_ARSIZE;
    sc_out< sc_lv<2> > m_axi_mem_ARBURST;
    sc_out< sc_lv<2> > m_axi_mem_ARLOCK;
    sc_out< sc_lv<4> > m_axi_mem_ARCACHE;
    sc_out< sc_lv<3> > m_axi_mem_ARPROT;
    sc_out< sc_lv<4> > m_axi_mem_ARQOS;
    sc_out< sc_lv<4> > m_axi_mem_ARREGION;
    sc_out< sc_uint<C_M_AXI_MEM_ARUSER_WIDTH> > m_axi_mem_ARUSER;
    sc_in< sc_logic > m_axi_mem_RVALID;
    sc_out< sc_logic > m_axi_mem_RREADY;
    sc_in< sc_uint<C_M_AXI_MEM_DATA_WIDTH> > m_axi_mem_RDATA;
    sc_in< sc_logic > m_axi_mem_RLAST;
    sc_in< sc_uint<C_M_AXI_MEM_ID_WIDTH> > m_axi_mem_RID;
    sc_in< sc_uint<C_M_AXI_MEM_RUSER_WIDTH> > m_axi_mem_RUSER;
    sc_in< sc_lv<2> > m_axi_mem_RRESP;
    sc_in< sc_logic > m_axi_mem_BVALID;
    sc_out< sc_logic > m_axi_mem_BREADY;
    sc_in< sc_lv<2> > m_axi_mem_BRESP;
    sc_in< sc_uint<C_M_AXI_MEM_ID_WIDTH> > m_axi_mem_BID;
    sc_in< sc_uint<C_M_AXI_MEM_BUSER_WIDTH> > m_axi_mem_BUSER;
    sc_in< sc_logic > s_axi_CTRL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CTRL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_BUS_ADDR_WIDTH> > s_axi_CTRL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CTRL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CTRL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_BUS_DATA_WIDTH> > s_axi_CTRL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_BUS_DATA_WIDTH/8> > s_axi_CTRL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CTRL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CTRL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_BUS_ADDR_WIDTH> > s_axi_CTRL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CTRL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CTRL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_BUS_DATA_WIDTH> > s_axi_CTRL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CTRL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CTRL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CTRL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CTRL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const6;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<3> > ap_var_for_const3;
    sc_signal< sc_lv<2> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const5;
    sc_signal< sc_lv<4> > ap_var_for_const7;
    sc_signal< sc_lv<128> > ap_var_for_const9;
    sc_signal< sc_lv<64> > ap_var_for_const10;
    sc_signal< sc_lv<96> > ap_var_for_const11;
    sc_signal< sc_lv<5> > ap_var_for_const8;


    // Module declarations
    maxpool_layer(sc_module_name name);
    SC_HAS_PROCESS(maxpool_layer);

    ~maxpool_layer();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    maxpool_layer_CTRL_BUS_s_axi<C_S_AXI_CTRL_BUS_ADDR_WIDTH,C_S_AXI_CTRL_BUS_DATA_WIDTH>* maxpool_layer_CTRL_BUS_s_axi_U;
    maxpool_layer_mem_m_axi<32,64,5,16,16,16,16,C_M_AXI_MEM_ID_WIDTH,C_M_AXI_MEM_ADDR_WIDTH,C_M_AXI_MEM_DATA_WIDTH,C_M_AXI_MEM_AWUSER_WIDTH,C_M_AXI_MEM_ARUSER_WIDTH,C_M_AXI_MEM_WUSER_WIDTH,C_M_AXI_MEM_RUSER_WIDTH,C_M_AXI_MEM_BUSER_WIDTH,C_M_AXI_MEM_TARGET_ADDR,C_M_AXI_MEM_USER_VALUE,C_M_AXI_MEM_PROT_VALUE,C_M_AXI_MEM_CACHE_VALUE>* maxpool_layer_mem_m_axi_U;
    maxpool_layer_fcmbkb<1,4,32,32,1>* maxpool_layer_fcmbkb_U0;
    maxpool_layer_mulcud<1,7,32,32,64>* maxpool_layer_mulcud_U1;
    maxpool_layer_muldEe<1,19,64,32,96>* maxpool_layer_muldEe_U2;
    maxpool_layer_muleOg<1,19,96,32,128>* maxpool_layer_muleOg_U3;
    maxpool_layer_mulfYi<1,7,32,31,32>* maxpool_layer_mulfYi_U4;
    maxpool_layer_addg8j<1,3,128,128,128>* maxpool_layer_addg8j_U5;
    maxpool_layer_mulfYi<1,7,32,31,32>* maxpool_layer_mulfYi_U6;
    maxpool_layer_mulhbi<1,7,32,32,32>* maxpool_layer_mulhbi_U7;
    maxpool_layer_mulfYi<1,7,32,31,32>* maxpool_layer_mulfYi_U8;
    maxpool_layer_mulibs<1,7,31,32,32>* maxpool_layer_mulibs_U9;
    maxpool_layer_mulibs<1,7,31,32,32>* maxpool_layer_mulibs_U10;
    maxpool_layer_mulhbi<1,7,32,32,32>* maxpool_layer_mulhbi_U11;
    maxpool_layer_mulhbi<1,7,32,32,32>* maxpool_layer_mulhbi_U12;
    maxpool_layer_mulhbi<1,7,32,32,32>* maxpool_layer_mulhbi_U13;
    maxpool_layer_mulibs<1,7,31,32,32>* maxpool_layer_mulibs_U14;
    maxpool_layer_mulibs<1,7,31,32,32>* maxpool_layer_mulibs_U15;
    maxpool_layer_mulhbi<1,7,32,32,32>* maxpool_layer_mulhbi_U16;
    maxpool_layer_mulcud<1,7,32,32,64>* maxpool_layer_mulcud_U17;
    maxpool_layer_addjbC<1,2,64,64,64>* maxpool_layer_addjbC_U18;
    maxpool_layer_mulhbi<1,7,32,32,32>* maxpool_layer_mulhbi_U19;
    maxpool_layer_addjbC<1,2,64,64,64>* maxpool_layer_addjbC_U20;
    maxpool_layer_addkbM<1,2,96,96,96>* maxpool_layer_addkbM_U21;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<97> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > input_offset;
    sc_signal< sc_lv<32> > output_offset;
    sc_signal< sc_lv<32> > b;
    sc_signal< sc_lv<32> > od;
    sc_signal< sc_lv<32> > ox;
    sc_signal< sc_lv<32> > oy;
    sc_signal< sc_lv<32> > id;
    sc_signal< sc_lv<32> > ix;
    sc_signal< sc_lv<32> > iy;
    sc_signal< sc_lv<32> > s;
    sc_signal< sc_lv<32> > k;
    sc_signal< sc_logic > mem_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< bool > ap_block_pp0_stage2_flag00000000;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1727;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_exitcond_flatten_reg_1727;
    sc_signal< sc_logic > mem_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< bool > ap_block_pp0_stage0_flag00000000;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_exitcond_flatten_reg_1727;
    sc_signal< sc_logic > mem_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state111;
    sc_signal< sc_logic > mem_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_state112;
    sc_signal< sc_logic > mem_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state117;
    sc_signal< sc_logic > mem_AWVALID;
    sc_signal< sc_logic > mem_AWREADY;
    sc_signal< sc_lv<64> > mem_AWADDR;
    sc_signal< sc_logic > mem_WVALID;
    sc_signal< sc_logic > mem_WREADY;
    sc_signal< sc_logic > mem_ARVALID;
    sc_signal< sc_logic > mem_ARREADY;
    sc_signal< sc_lv<64> > mem_ARADDR;
    sc_signal< sc_logic > mem_RVALID;
    sc_signal< sc_logic > mem_RREADY;
    sc_signal< sc_lv<32> > mem_RDATA;
    sc_signal< sc_logic > mem_RLAST;
    sc_signal< sc_lv<1> > mem_RID;
    sc_signal< sc_lv<1> > mem_RUSER;
    sc_signal< sc_lv<2> > mem_RRESP;
    sc_signal< sc_logic > mem_BVALID;
    sc_signal< sc_logic > mem_BREADY;
    sc_signal< sc_lv<2> > mem_BRESP;
    sc_signal< sc_lv<1> > mem_BID;
    sc_signal< sc_lv<1> > mem_BUSER;
    sc_signal< sc_lv<64> > indvar_flatten_reg_341;
    sc_signal< sc_lv<32> > i_y1_reg_353;
    sc_signal< sc_lv<32> > i_x1_reg_363;
    sc_signal< sc_lv<32> > tmp_s_reg_373;
    sc_signal< sc_lv<32> > k_read_reg_1148;
    sc_signal< sc_lv<32> > s_read_reg_1162;
    sc_signal< sc_lv<32> > iy_read_reg_1175;
    sc_signal< sc_lv<32> > ix_read_reg_1180;
    sc_signal< sc_lv<32> > id_read_reg_1185;
    sc_signal< sc_lv<32> > oy_read_reg_1191;
    sc_signal< sc_lv<32> > ox_read_reg_1198;
    sc_signal< sc_lv<32> > od_read_reg_1205;
    sc_signal< sc_lv<32> > b_read_reg_1212;
    sc_signal< sc_lv<30> > tmp_reg_1217;
    sc_signal< sc_lv<30> > tmp_1_reg_1222;
    sc_signal< sc_lv<64> > grp_fu_419_p2;
    sc_signal< sc_lv<64> > bound1_reg_1237;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<96> > grp_fu_431_p2;
    sc_signal< sc_lv<96> > bound2_reg_1254;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<1> > p_mid_fu_449_p2;
    sc_signal< sc_lv<1> > p_mid_reg_1270;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_lv<32> > tmp_2_fu_454_p1;
    sc_signal< sc_lv<32> > tmp_2_reg_1275;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_lv<32> > tmp_5_fu_457_p1;
    sc_signal< sc_lv<32> > tmp_5_reg_1280;
    sc_signal< sc_lv<128> > grp_fu_443_p2;
    sc_signal< sc_lv<128> > bound3_reg_1285;
    sc_signal< sc_lv<32> > smax16_mid_fu_460_p3;
    sc_signal< sc_lv<32> > smax16_mid_reg_1290;
    sc_signal< sc_lv<1> > tmp_6_mid_fu_466_p2;
    sc_signal< sc_lv<1> > tmp_6_mid_reg_1296;
    sc_signal< sc_lv<1> > exitcond_flatten45_m_fu_471_p2;
    sc_signal< sc_lv<1> > exitcond_flatten45_m_reg_1302;
    sc_signal< sc_lv<32> > b_cast_mid1_fu_476_p1;
    sc_signal< sc_lv<32> > b_cast_mid1_reg_1307;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_lv<1> > exitcond_flatten3_fu_485_p2;
    sc_signal< sc_lv<1> > exitcond_flatten3_reg_1313;
    sc_signal< sc_lv<128> > grp_fu_490_p2;
    sc_signal< sc_lv<128> > indvar_flatten_next3_reg_1317;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_lv<32> > grp_fu_480_p2;
    sc_signal< sc_lv<32> > tmp_4_reg_1322;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_lv<32> > i_d_cast_mid1_fu_496_p1;
    sc_signal< sc_lv<32> > i_d_cast_mid1_reg_1328;
    sc_signal< sc_logic > ap_CS_fsm_state53;
    sc_signal< sc_lv<32> > tmp9_fu_500_p2;
    sc_signal< sc_lv<32> > tmp9_reg_1333;
    sc_signal< sc_lv<32> > o_y_cast_mid1_fu_513_p1;
    sc_signal< sc_lv<32> > o_y_cast_mid1_reg_1338;
    sc_signal< sc_logic > ap_CS_fsm_state55;
    sc_signal< sc_lv<32> > grp_fu_505_p2;
    sc_signal< sc_lv<32> > tmp_3_reg_1344;
    sc_signal< sc_logic > ap_CS_fsm_state60;
    sc_signal< sc_lv<32> > grp_fu_509_p2;
    sc_signal< sc_lv<32> > tmp7_reg_1350;
    sc_signal< sc_lv<32> > tmp4_fu_522_p2;
    sc_signal< sc_lv<32> > tmp4_reg_1356;
    sc_signal< sc_logic > ap_CS_fsm_state61;
    sc_signal< sc_lv<32> > grp_fu_517_p2;
    sc_signal< sc_lv<32> > i_y_reg_1361;
    sc_signal< sc_lv<32> > tmp8_fu_526_p2;
    sc_signal< sc_lv<32> > tmp8_reg_1366;
    sc_signal< sc_lv<1> > tmp_6_fu_534_p2;
    sc_signal< sc_lv<1> > tmp_6_reg_1371;
    sc_signal< sc_lv<31> > b_s_4_fu_539_p2;
    sc_signal< sc_lv<31> > b_s_4_reg_1376;
    sc_signal< sc_lv<1> > exitcond_flatten1_fu_545_p2;
    sc_signal< sc_lv<1> > exitcond_flatten1_reg_1382;
    sc_signal< sc_lv<1> > exitcond_flatten2_fu_550_p2;
    sc_signal< sc_lv<1> > exitcond_flatten2_reg_1400;
    sc_signal< sc_lv<32> > b_cast_fu_555_p1;
    sc_signal< sc_logic > ap_CS_fsm_state62;
    sc_signal< sc_lv<1> > exitcond_flatten45_m_1_fu_568_p3;
    sc_signal< sc_lv<1> > exitcond_flatten45_m_1_reg_1411;
    sc_signal< sc_lv<31> > b_mid2_fu_573_p3;
    sc_signal< sc_lv<31> > b_mid2_reg_1424;
    sc_signal< sc_lv<1> > tmp_8_fu_579_p2;
    sc_signal< sc_lv<1> > tmp_8_reg_1429;
    sc_signal< sc_logic > ap_CS_fsm_state63;
    sc_signal< sc_lv<1> > tmp_10_fu_590_p2;
    sc_signal< sc_lv<1> > tmp_10_reg_1434;
    sc_signal< sc_lv<1> > tmp_6_mid2_fu_594_p3;
    sc_signal< sc_lv<1> > tmp_6_mid2_reg_1447;
    sc_signal< sc_lv<32> > tmp_9_fu_613_p2;
    sc_signal< sc_lv<32> > tmp_9_reg_1463;
    sc_signal< sc_logic > ap_CS_fsm_state64;
    sc_signal< sc_lv<32> > indvars_iv14_mid_fu_619_p3;
    sc_signal< sc_lv<32> > indvars_iv14_mid_reg_1468;
    sc_signal< sc_lv<32> > indvars_iv12_mid1_fu_626_p3;
    sc_signal< sc_lv<32> > indvars_iv12_mid1_reg_1474;
    sc_signal< sc_lv<32> > indvars_iv17_mid_fu_637_p3;
    sc_signal< sc_lv<32> > indvars_iv17_mid_reg_1480;
    sc_signal< sc_logic > ap_CS_fsm_state65;
    sc_signal< sc_lv<32> > p_mid2_fu_644_p3;
    sc_signal< sc_lv<32> > p_mid2_reg_1486;
    sc_signal< sc_lv<32> > indvars_iv_next_fu_650_p2;
    sc_signal< sc_lv<32> > indvars_iv_next_reg_1491;
    sc_signal< sc_lv<32> > indvars_iv_next1_fu_654_p2;
    sc_signal< sc_lv<32> > indvars_iv_next1_reg_1498;
    sc_signal< sc_lv<32> > indvars_iv_next2_fu_658_p2;
    sc_signal< sc_lv<32> > indvars_iv_next2_reg_1505;
    sc_signal< sc_logic > ap_CS_fsm_state66;
    sc_signal< sc_lv<1> > p_mid3_fu_662_p2;
    sc_signal< sc_lv<1> > p_mid3_reg_1511;
    sc_signal< sc_lv<32> > indvars_iv14_mid2_fu_666_p3;
    sc_signal< sc_lv<32> > indvars_iv14_mid2_reg_1516;
    sc_signal< sc_lv<32> > indvars_iv12_mid2_fu_671_p3;
    sc_signal< sc_lv<32> > indvars_iv12_mid2_reg_1521;
    sc_signal< sc_lv<31> > i_d_mid_fu_676_p3;
    sc_signal< sc_lv<31> > i_d_mid_reg_1526;
    sc_signal< sc_logic > ap_CS_fsm_state67;
    sc_signal< sc_lv<32> > p_mid4_fu_688_p2;
    sc_signal< sc_lv<32> > p_mid4_reg_1532;
    sc_signal< sc_lv<32> > indvars_iv17_mid2_fu_693_p3;
    sc_signal< sc_lv<32> > indvars_iv17_mid2_reg_1537;
    sc_signal< sc_lv<32> > grp_fu_558_p2;
    sc_signal< sc_lv<32> > tmp_3_mid1_reg_1542;
    sc_signal< sc_logic > ap_CS_fsm_state68;
    sc_signal< sc_lv<32> > grp_fu_563_p2;
    sc_signal< sc_lv<32> > tmp_4_mid1_reg_1548;
    sc_signal< sc_lv<31> > o_d_fu_698_p2;
    sc_signal< sc_lv<31> > o_d_reg_1554;
    sc_signal< sc_lv<32> > p_mid5_fu_703_p3;
    sc_signal< sc_lv<32> > p_mid5_reg_1560;
    sc_signal< sc_lv<32> > tmp4_mid1_fu_721_p2;
    sc_signal< sc_lv<32> > tmp4_mid1_reg_1565;
    sc_signal< sc_logic > ap_CS_fsm_state69;
    sc_signal< sc_lv<32> > tmp9_mid1_fu_727_p2;
    sc_signal< sc_lv<32> > tmp9_mid1_reg_1570;
    sc_signal< sc_lv<31> > i_d_mid2_fu_733_p3;
    sc_signal< sc_lv<31> > i_d_mid2_reg_1575;
    sc_signal< sc_lv<32> > tmp5_mid2_v_fu_747_p3;
    sc_signal< sc_lv<32> > tmp5_mid2_v_reg_1580;
    sc_signal< sc_logic > ap_CS_fsm_state70;
    sc_signal< sc_lv<31> > o_y_mid_fu_767_p3;
    sc_signal< sc_lv<31> > o_y_mid_reg_1585;
    sc_signal< sc_logic > ap_CS_fsm_state75;
    sc_signal< sc_lv<32> > indvars_iv19_mid1_fu_774_p3;
    sc_signal< sc_lv<32> > indvars_iv19_mid1_reg_1591;
    sc_signal< sc_lv<32> > grp_fu_743_p2;
    sc_signal< sc_lv<32> > tmp7_mid_reg_1596;
    sc_signal< sc_logic > ap_CS_fsm_state76;
    sc_signal< sc_lv<32> > grp_fu_753_p2;
    sc_signal< sc_lv<32> > tmp7_mid1_reg_1602;
    sc_signal< sc_lv<31> > o_y_1_fu_787_p2;
    sc_signal< sc_lv<31> > o_y_1_reg_1608;
    sc_signal< sc_lv<32> > indvars_iv21_mid2_fu_792_p3;
    sc_signal< sc_lv<32> > indvars_iv21_mid2_reg_1614;
    sc_signal< sc_lv<32> > indvars_iv19_mid2_fu_799_p3;
    sc_signal< sc_lv<32> > indvars_iv19_mid2_reg_1621;
    sc_signal< sc_lv<32> > grp_fu_757_p2;
    sc_signal< sc_lv<32> > tmp5_mid2_reg_1628;
    sc_signal< sc_logic > ap_CS_fsm_state77;
    sc_signal< sc_lv<32> > tmp1_mid289_v_fu_827_p3;
    sc_signal< sc_lv<32> > tmp1_mid289_v_reg_1633;
    sc_signal< sc_lv<32> > o_y_cast_fu_840_p1;
    sc_signal< sc_lv<32> > indvars_iv24_mid2_fu_843_p3;
    sc_signal< sc_lv<32> > indvars_iv24_mid2_reg_1643;
    sc_signal< sc_lv<32> > tmp8_mid1_fu_855_p2;
    sc_signal< sc_lv<32> > tmp8_mid1_reg_1649;
    sc_signal< sc_lv<31> > o_x_cast_mid2_fu_861_p3;
    sc_signal< sc_lv<31> > o_x_cast_mid2_reg_1654;
    sc_signal< sc_lv<31> > o_y_mid2_fu_868_p3;
    sc_signal< sc_lv<31> > o_y_mid2_reg_1659;
    sc_signal< sc_lv<1> > tmp_12_fu_873_p2;
    sc_signal< sc_lv<1> > tmp_12_reg_1664;
    sc_signal< sc_lv<32> > tmp1_mid2_v_fu_877_p3;
    sc_signal< sc_lv<32> > tmp1_mid2_v_reg_1669;
    sc_signal< sc_logic > ap_CS_fsm_state78;
    sc_signal< sc_lv<32> > o_x_cast_mid2_cast_fu_882_p1;
    sc_signal< sc_lv<32> > o_x_cast_mid2_cast_reg_1674;
    sc_signal< sc_lv<32> > tmp_16_fu_890_p2;
    sc_signal< sc_lv<32> > tmp_16_reg_1680;
    sc_signal< sc_logic > ap_CS_fsm_state79;
    sc_signal< sc_lv<32> > grp_fu_850_p2;
    sc_signal< sc_lv<32> > i_y_mid1_reg_1695;
    sc_signal< sc_logic > ap_CS_fsm_state83;
    sc_signal< sc_lv<32> > i_y_mid2_fu_922_p3;
    sc_signal< sc_lv<32> > i_y_mid2_reg_1700;
    sc_signal< sc_logic > ap_CS_fsm_state84;
    sc_signal< sc_lv<32> > grp_fu_895_p2;
    sc_signal< sc_lv<32> > i_x_reg_1705;
    sc_signal< sc_lv<32> > grp_fu_900_p2;
    sc_signal< sc_lv<32> > tmp1_mid2_reg_1712;
    sc_signal< sc_logic > ap_CS_fsm_state85;
    sc_signal< sc_lv<32> > tmp_7_fu_928_p2;
    sc_signal< sc_lv<32> > tmp_7_reg_1717;
    sc_signal< sc_lv<64> > grp_fu_910_p2;
    sc_signal< sc_lv<64> > bound_reg_1722;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_932_p2;
    sc_signal< bool > ap_block_state86_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state89_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state92_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state95_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state98_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state101_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state104_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state107_pp0_stage0_iter7;
    sc_signal< bool > ap_block_pp0_stage0_flag00011001;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_exitcond_flatten_reg_1727;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_exitcond_flatten_reg_1727;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_exitcond_flatten_reg_1727;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_exitcond_flatten_reg_1727;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter7_exitcond_flatten_reg_1727;
    sc_signal< sc_lv<1> > tmp_18_fu_943_p2;
    sc_signal< sc_lv<1> > tmp_18_reg_1731;
    sc_signal< sc_lv<32> > i_y_s_fu_948_p2;
    sc_signal< sc_lv<32> > i_y_s_reg_1737;
    sc_signal< sc_lv<64> > grp_fu_937_p2;
    sc_signal< sc_lv<64> > indvar_flatten_next_reg_1742;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state87_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state90_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state93_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state96_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state99_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state102_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state105_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state108_pp0_stage1_iter7;
    sc_signal< bool > ap_block_pp0_stage1_flag00011001;
    sc_signal< sc_lv<32> > i_x1_mid2_fu_954_p3;
    sc_signal< sc_lv<32> > i_x1_mid2_reg_1747;
    sc_signal< sc_lv<32> > tmp6_mid2_v_v_fu_960_p3;
    sc_signal< sc_lv<32> > tmp6_mid2_v_v_reg_1753;
    sc_signal< sc_lv<32> > tmp6_mid2_v_fu_966_p2;
    sc_signal< sc_lv<32> > tmp6_mid2_v_reg_1759;
    sc_signal< bool > ap_block_state88_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state91_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state94_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state97_pp0_stage2_iter3;
    sc_signal< sc_logic > ap_sig_ioackin_mem_ARREADY;
    sc_signal< bool > ap_block_state97_io;
    sc_signal< bool > ap_block_state100_pp0_stage2_iter4;
    sc_signal< bool > ap_block_state103_pp0_stage2_iter5;
    sc_signal< bool > ap_block_state106_pp0_stage2_iter6;
    sc_signal< bool > ap_block_pp0_stage2_flag00011001;
    sc_signal< sc_lv<32> > tmp2_fu_970_p2;
    sc_signal< sc_lv<32> > tmp2_reg_1764;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter1_tmp2_reg_1764;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter2_tmp2_reg_1764;
    sc_signal< sc_lv<32> > i_x_1_fu_974_p2;
    sc_signal< sc_lv<32> > i_x_1_reg_1769;
    sc_signal< sc_lv<32> > grp_fu_979_p2;
    sc_signal< sc_lv<32> > tmp6_mid2_reg_1774;
    sc_signal< sc_lv<32> > tmp_14_fu_983_p2;
    sc_signal< sc_lv<32> > tmp_14_reg_1779;
    sc_signal< sc_lv<32> > temp_reg_1790;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter7_temp_reg_1790;
    sc_signal< sc_lv<1> > notlhs_fu_1028_p2;
    sc_signal< sc_lv<1> > notlhs_reg_1797;
    sc_signal< sc_lv<1> > notrhs_fu_1034_p2;
    sc_signal< sc_lv<1> > notrhs_reg_1802;
    sc_signal< sc_lv<1> > notlhs1_fu_1040_p2;
    sc_signal< sc_lv<1> > notlhs1_reg_1807;
    sc_signal< sc_lv<1> > notrhs1_fu_1046_p2;
    sc_signal< sc_lv<1> > notrhs1_reg_1812;
    sc_signal< sc_lv<32> > output_element_fu_1072_p3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<32> > tmp1_fu_1079_p2;
    sc_signal< sc_lv<32> > tmp1_reg_1822;
    sc_signal< sc_logic > ap_CS_fsm_state109;
    sc_signal< sc_lv<31> > o_x_op_fu_1083_p2;
    sc_signal< sc_lv<31> > o_x_op_reg_1827;
    sc_signal< sc_lv<32> > indvars_iv_next3_fu_1089_p2;
    sc_signal< sc_lv<32> > indvars_iv_next3_reg_1832;
    sc_signal< sc_lv<32> > indvars_iv_next4_fu_1093_p2;
    sc_signal< sc_lv<32> > indvars_iv_next4_reg_1837;
    sc_signal< sc_lv<32> > indvars_iv_next5_fu_1097_p2;
    sc_signal< sc_lv<32> > indvars_iv_next5_reg_1842;
    sc_signal< sc_lv<32> > tmp_11_fu_1113_p2;
    sc_signal< sc_lv<32> > tmp_11_reg_1847;
    sc_signal< sc_logic > ap_CS_fsm_state110;
    sc_signal< sc_lv<31> > o_x_1_fu_1123_p3;
    sc_signal< sc_lv<31> > o_x_1_reg_1852;
    sc_signal< sc_lv<64> > grp_fu_1101_p2;
    sc_signal< sc_lv<64> > indvar_flatten43_op_reg_1857;
    sc_signal< sc_lv<96> > grp_fu_1107_p2;
    sc_signal< sc_lv<96> > indvar_flatten95_op_reg_1862;
    sc_signal< sc_logic > ap_sig_ioackin_mem_AWREADY;
    sc_signal< sc_lv<64> > indvar_flatten_next1_fu_1136_p3;
    sc_signal< sc_lv<64> > indvar_flatten_next1_reg_1872;
    sc_signal< sc_lv<96> > indvar_flatten_next2_fu_1142_p3;
    sc_signal< sc_lv<96> > indvar_flatten_next2_reg_1877;
    sc_signal< bool > ap_block_pp0_stage1_flag00011011;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state87;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage2_flag00011011;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<128> > indvar_flatten1_reg_189;
    sc_signal< sc_lv<31> > b_s_reg_201;
    sc_signal< sc_lv<31> > i_d_reg_213;
    sc_signal< sc_lv<31> > o_y_reg_225;
    sc_signal< sc_lv<96> > indvar_flatten2_reg_237;
    sc_signal< sc_lv<64> > indvar_flatten3_reg_249;
    sc_signal< sc_lv<32> > indvars_iv_reg_261;
    sc_signal< sc_lv<32> > indvars_iv1_reg_273;
    sc_signal< sc_lv<32> > indvars_iv2_reg_285;
    sc_signal< sc_lv<32> > indvars_iv3_reg_295;
    sc_signal< sc_lv<32> > indvars_iv4_reg_307;
    sc_signal< sc_lv<32> > indvars_iv5_reg_319;
    sc_signal< sc_lv<31> > o_x_reg_329;
    sc_signal< sc_lv<64> > indvar_flatten_phi_fu_345_p4;
    sc_signal< sc_lv<32> > i_y1_phi_fu_356_p4;
    sc_signal< sc_lv<32> > i_x1_phi_fu_366_p4;
    sc_signal< sc_lv<32> > tmp_s_phi_fu_378_p4;
    sc_signal< bool > ap_block_pp0_stage1_flag00000000;
    sc_signal< sc_logic > ap_reg_ioackin_mem_ARREADY;
    sc_signal< bool > ap_block_pp0_stage2_flag00001001;
    sc_signal< sc_logic > ap_reg_ioackin_mem_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_mem_WREADY;
    sc_signal< sc_logic > ap_sig_ioackin_mem_WREADY;
    sc_signal< sc_lv<32> > cast1_fu_411_p0;
    sc_signal< sc_lv<32> > cast2_fu_415_p0;
    sc_signal< sc_lv<32> > grp_fu_419_p0;
    sc_signal< sc_lv<32> > grp_fu_419_p1;
    sc_signal< sc_lv<64> > grp_fu_431_p0;
    sc_signal< sc_lv<32> > grp_fu_431_p1;
    sc_signal< sc_lv<96> > grp_fu_443_p0;
    sc_signal< sc_lv<32> > grp_fu_443_p1;
    sc_signal< sc_lv<31> > grp_fu_480_p1;
    sc_signal< sc_lv<31> > grp_fu_505_p1;
    sc_signal< sc_logic > ap_CS_fsm_state54;
    sc_signal< sc_lv<31> > grp_fu_517_p1;
    sc_signal< sc_lv<32> > o_x_cast_fu_530_p1;
    sc_signal< sc_lv<31> > grp_fu_558_p0;
    sc_signal< sc_lv<31> > grp_fu_563_p0;
    sc_signal< sc_lv<1> > tmp_6_mid1_fu_585_p3;
    sc_signal< sc_lv<32> > smax_fu_606_p3;
    sc_signal< sc_lv<32> > indvars_iv12_mid_fu_600_p3;
    sc_signal< sc_lv<32> > p_mid1_fu_632_p3;
    sc_signal< sc_lv<32> > smax16_mid1_fu_683_p3;
    sc_signal< sc_lv<32> > tmp_3_mid2_fu_708_p3;
    sc_signal< sc_lv<32> > i_d_cast_fu_718_p1;
    sc_signal< sc_lv<32> > tmp_4_mid2_fu_713_p3;
    sc_signal< sc_lv<32> > tmp5_mid2127_v_fu_738_p3;
    sc_signal< sc_logic > ap_CS_fsm_state71;
    sc_signal< sc_lv<32> > indvars_iv19_mid_fu_761_p3;
    sc_signal< sc_lv<32> > indvars_iv21_mid_fu_780_p3;
    sc_signal< sc_lv<32> > tmp7_mid3_fu_804_p3;
    sc_signal< sc_lv<32> > tmp1_mid2157_v_fu_809_p3;
    sc_signal< sc_lv<32> > indvars_iv24_mid_fu_814_p3;
    sc_signal< sc_lv<31> > grp_fu_850_p0;
    sc_signal< sc_lv<32> > tmp7_mid2_fu_821_p3;
    sc_signal< sc_lv<31> > o_x_cast_mid_fu_833_p3;
    sc_signal< sc_lv<32> > smax1_fu_885_p3;
    sc_signal< sc_lv<31> > grp_fu_895_p0;
    sc_signal< sc_lv<32> > grp_fu_910_p0;
    sc_signal< sc_lv<32> > grp_fu_910_p1;
    sc_signal< sc_lv<32> > i_y_mid_fu_916_p3;
    sc_signal< sc_lv<32> > temp_to_int_fu_993_p1;
    sc_signal< sc_lv<32> > tmp_13_to_int_fu_1010_p1;
    sc_signal< sc_lv<8> > tmp_15_fu_996_p4;
    sc_signal< sc_lv<23> > tmp_24_fu_1006_p1;
    sc_signal< sc_lv<8> > tmp_17_fu_1014_p4;
    sc_signal< sc_lv<23> > tmp_25_fu_1024_p1;
    sc_signal< sc_lv<1> > tmp_19_fu_1052_p2;
    sc_signal< sc_lv<1> > tmp_20_fu_1056_p2;
    sc_signal< sc_lv<1> > tmp_21_fu_1060_p2;
    sc_signal< sc_lv<1> > grp_fu_386_p2;
    sc_signal< sc_lv<1> > tmp_23_fu_1066_p2;
    sc_signal< sc_lv<31> > o_x_mid265_op_fu_1117_p3;
    sc_signal< sc_logic > grp_fu_386_ce;
    sc_signal< bool > ap_block_pp0_stage1_flag00000001;
    sc_signal< sc_logic > grp_fu_937_ce;
    sc_signal< sc_logic > grp_fu_979_ce;
    sc_signal< sc_lv<97> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_flag00011011;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<64> > grp_fu_419_p00;
    sc_signal< sc_lv<64> > grp_fu_419_p10;
    sc_signal< sc_lv<96> > grp_fu_431_p00;
    sc_signal< sc_lv<96> > grp_fu_431_p10;
    sc_signal< sc_lv<128> > grp_fu_443_p00;
    sc_signal< sc_lv<128> > grp_fu_443_p10;
    sc_signal< sc_lv<32> > grp_fu_480_p10;
    sc_signal< sc_lv<32> > grp_fu_517_p10;
    sc_signal< sc_lv<32> > grp_fu_895_p00;
    sc_signal< sc_lv<64> > grp_fu_910_p00;
    sc_signal< sc_lv<64> > grp_fu_910_p10;
    sc_signal< bool > ap_condition_2010;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<97> ap_ST_fsm_state1;
    static const sc_lv<97> ap_ST_fsm_state2;
    static const sc_lv<97> ap_ST_fsm_state3;
    static const sc_lv<97> ap_ST_fsm_state4;
    static const sc_lv<97> ap_ST_fsm_state5;
    static const sc_lv<97> ap_ST_fsm_state6;
    static const sc_lv<97> ap_ST_fsm_state7;
    static const sc_lv<97> ap_ST_fsm_state8;
    static const sc_lv<97> ap_ST_fsm_state9;
    static const sc_lv<97> ap_ST_fsm_state10;
    static const sc_lv<97> ap_ST_fsm_state11;
    static const sc_lv<97> ap_ST_fsm_state12;
    static const sc_lv<97> ap_ST_fsm_state13;
    static const sc_lv<97> ap_ST_fsm_state14;
    static const sc_lv<97> ap_ST_fsm_state15;
    static const sc_lv<97> ap_ST_fsm_state16;
    static const sc_lv<97> ap_ST_fsm_state17;
    static const sc_lv<97> ap_ST_fsm_state18;
    static const sc_lv<97> ap_ST_fsm_state19;
    static const sc_lv<97> ap_ST_fsm_state20;
    static const sc_lv<97> ap_ST_fsm_state21;
    static const sc_lv<97> ap_ST_fsm_state22;
    static const sc_lv<97> ap_ST_fsm_state23;
    static const sc_lv<97> ap_ST_fsm_state24;
    static const sc_lv<97> ap_ST_fsm_state25;
    static const sc_lv<97> ap_ST_fsm_state26;
    static const sc_lv<97> ap_ST_fsm_state27;
    static const sc_lv<97> ap_ST_fsm_state28;
    static const sc_lv<97> ap_ST_fsm_state29;
    static const sc_lv<97> ap_ST_fsm_state30;
    static const sc_lv<97> ap_ST_fsm_state31;
    static const sc_lv<97> ap_ST_fsm_state32;
    static const sc_lv<97> ap_ST_fsm_state33;
    static const sc_lv<97> ap_ST_fsm_state34;
    static const sc_lv<97> ap_ST_fsm_state35;
    static const sc_lv<97> ap_ST_fsm_state36;
    static const sc_lv<97> ap_ST_fsm_state37;
    static const sc_lv<97> ap_ST_fsm_state38;
    static const sc_lv<97> ap_ST_fsm_state39;
    static const sc_lv<97> ap_ST_fsm_state40;
    static const sc_lv<97> ap_ST_fsm_state41;
    static const sc_lv<97> ap_ST_fsm_state42;
    static const sc_lv<97> ap_ST_fsm_state43;
    static const sc_lv<97> ap_ST_fsm_state44;
    static const sc_lv<97> ap_ST_fsm_state45;
    static const sc_lv<97> ap_ST_fsm_state46;
    static const sc_lv<97> ap_ST_fsm_state47;
    static const sc_lv<97> ap_ST_fsm_state48;
    static const sc_lv<97> ap_ST_fsm_state49;
    static const sc_lv<97> ap_ST_fsm_state50;
    static const sc_lv<97> ap_ST_fsm_state51;
    static const sc_lv<97> ap_ST_fsm_state52;
    static const sc_lv<97> ap_ST_fsm_state53;
    static const sc_lv<97> ap_ST_fsm_state54;
    static const sc_lv<97> ap_ST_fsm_state55;
    static const sc_lv<97> ap_ST_fsm_state56;
    static const sc_lv<97> ap_ST_fsm_state57;
    static const sc_lv<97> ap_ST_fsm_state58;
    static const sc_lv<97> ap_ST_fsm_state59;
    static const sc_lv<97> ap_ST_fsm_state60;
    static const sc_lv<97> ap_ST_fsm_state61;
    static const sc_lv<97> ap_ST_fsm_state62;
    static const sc_lv<97> ap_ST_fsm_state63;
    static const sc_lv<97> ap_ST_fsm_state64;
    static const sc_lv<97> ap_ST_fsm_state65;
    static const sc_lv<97> ap_ST_fsm_state66;
    static const sc_lv<97> ap_ST_fsm_state67;
    static const sc_lv<97> ap_ST_fsm_state68;
    static const sc_lv<97> ap_ST_fsm_state69;
    static const sc_lv<97> ap_ST_fsm_state70;
    static const sc_lv<97> ap_ST_fsm_state71;
    static const sc_lv<97> ap_ST_fsm_state72;
    static const sc_lv<97> ap_ST_fsm_state73;
    static const sc_lv<97> ap_ST_fsm_state74;
    static const sc_lv<97> ap_ST_fsm_state75;
    static const sc_lv<97> ap_ST_fsm_state76;
    static const sc_lv<97> ap_ST_fsm_state77;
    static const sc_lv<97> ap_ST_fsm_state78;
    static const sc_lv<97> ap_ST_fsm_state79;
    static const sc_lv<97> ap_ST_fsm_state80;
    static const sc_lv<97> ap_ST_fsm_state81;
    static const sc_lv<97> ap_ST_fsm_state82;
    static const sc_lv<97> ap_ST_fsm_state83;
    static const sc_lv<97> ap_ST_fsm_state84;
    static const sc_lv<97> ap_ST_fsm_state85;
    static const sc_lv<97> ap_ST_fsm_pp0_stage0;
    static const sc_lv<97> ap_ST_fsm_pp0_stage1;
    static const sc_lv<97> ap_ST_fsm_pp0_stage2;
    static const sc_lv<97> ap_ST_fsm_state109;
    static const sc_lv<97> ap_ST_fsm_state110;
    static const sc_lv<97> ap_ST_fsm_state111;
    static const sc_lv<97> ap_ST_fsm_state112;
    static const sc_lv<97> ap_ST_fsm_state113;
    static const sc_lv<97> ap_ST_fsm_state114;
    static const sc_lv<97> ap_ST_fsm_state115;
    static const sc_lv<97> ap_ST_fsm_state116;
    static const sc_lv<97> ap_ST_fsm_state117;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_57;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_55;
    static const sc_lv<32> ap_const_lv32_5A;
    static const sc_lv<32> ap_const_lv32_5B;
    static const sc_lv<32> ap_const_lv32_60;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_MEM_TARGET_ADDR;
    static const int C_M_AXI_MEM_USER_VALUE;
    static const int C_M_AXI_MEM_PROT_VALUE;
    static const int C_M_AXI_MEM_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<32> ap_const_lv32_3C;
    static const sc_lv<32> ap_const_lv32_3D;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_41;
    static const sc_lv<32> ap_const_lv32_42;
    static const sc_lv<32> ap_const_lv32_43;
    static const sc_lv<32> ap_const_lv32_44;
    static const sc_lv<32> ap_const_lv32_45;
    static const sc_lv<32> ap_const_lv32_4A;
    static const sc_lv<32> ap_const_lv32_4B;
    static const sc_lv<32> ap_const_lv32_4C;
    static const sc_lv<32> ap_const_lv32_4D;
    static const sc_lv<32> ap_const_lv32_4E;
    static const sc_lv<32> ap_const_lv32_52;
    static const sc_lv<32> ap_const_lv32_53;
    static const sc_lv<32> ap_const_lv32_54;
    static const sc_lv<32> ap_const_lv32_56;
    static const sc_lv<32> ap_const_lv32_58;
    static const sc_lv<32> ap_const_lv32_59;
    static const sc_lv<128> ap_const_lv128_lc_1;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<96> ap_const_lv96_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_C60CA000;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<128> ap_const_lv128_lc_2;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<32> ap_const_lv32_46;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<96> ap_const_lv96_1;
    static const sc_lv<5> ap_const_lv5_4;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const11();
    void thread_ap_var_for_const8();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state109();
    void thread_ap_CS_fsm_state110();
    void thread_ap_CS_fsm_state111();
    void thread_ap_CS_fsm_state112();
    void thread_ap_CS_fsm_state117();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state53();
    void thread_ap_CS_fsm_state54();
    void thread_ap_CS_fsm_state55();
    void thread_ap_CS_fsm_state60();
    void thread_ap_CS_fsm_state61();
    void thread_ap_CS_fsm_state62();
    void thread_ap_CS_fsm_state63();
    void thread_ap_CS_fsm_state64();
    void thread_ap_CS_fsm_state65();
    void thread_ap_CS_fsm_state66();
    void thread_ap_CS_fsm_state67();
    void thread_ap_CS_fsm_state68();
    void thread_ap_CS_fsm_state69();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state70();
    void thread_ap_CS_fsm_state71();
    void thread_ap_CS_fsm_state75();
    void thread_ap_CS_fsm_state76();
    void thread_ap_CS_fsm_state77();
    void thread_ap_CS_fsm_state78();
    void thread_ap_CS_fsm_state79();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state83();
    void thread_ap_CS_fsm_state84();
    void thread_ap_CS_fsm_state85();
    void thread_ap_block_pp0_stage0_flag00000000();
    void thread_ap_block_pp0_stage0_flag00011001();
    void thread_ap_block_pp0_stage0_flag00011011();
    void thread_ap_block_pp0_stage1_flag00000000();
    void thread_ap_block_pp0_stage1_flag00000001();
    void thread_ap_block_pp0_stage1_flag00011001();
    void thread_ap_block_pp0_stage1_flag00011011();
    void thread_ap_block_pp0_stage2_flag00000000();
    void thread_ap_block_pp0_stage2_flag00001001();
    void thread_ap_block_pp0_stage2_flag00011001();
    void thread_ap_block_pp0_stage2_flag00011011();
    void thread_ap_block_state100_pp0_stage2_iter4();
    void thread_ap_block_state101_pp0_stage0_iter5();
    void thread_ap_block_state102_pp0_stage1_iter5();
    void thread_ap_block_state103_pp0_stage2_iter5();
    void thread_ap_block_state104_pp0_stage0_iter6();
    void thread_ap_block_state105_pp0_stage1_iter6();
    void thread_ap_block_state106_pp0_stage2_iter6();
    void thread_ap_block_state107_pp0_stage0_iter7();
    void thread_ap_block_state108_pp0_stage1_iter7();
    void thread_ap_block_state86_pp0_stage0_iter0();
    void thread_ap_block_state87_pp0_stage1_iter0();
    void thread_ap_block_state88_pp0_stage2_iter0();
    void thread_ap_block_state89_pp0_stage0_iter1();
    void thread_ap_block_state90_pp0_stage1_iter1();
    void thread_ap_block_state91_pp0_stage2_iter1();
    void thread_ap_block_state92_pp0_stage0_iter2();
    void thread_ap_block_state93_pp0_stage1_iter2();
    void thread_ap_block_state94_pp0_stage2_iter2();
    void thread_ap_block_state95_pp0_stage0_iter3();
    void thread_ap_block_state96_pp0_stage1_iter3();
    void thread_ap_block_state97_io();
    void thread_ap_block_state97_pp0_stage2_iter3();
    void thread_ap_block_state98_pp0_stage0_iter4();
    void thread_ap_block_state99_pp0_stage1_iter4();
    void thread_ap_condition_2010();
    void thread_ap_condition_pp0_exit_iter0_state87();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_ioackin_mem_ARREADY();
    void thread_ap_sig_ioackin_mem_AWREADY();
    void thread_ap_sig_ioackin_mem_WREADY();
    void thread_b_cast_fu_555_p1();
    void thread_b_cast_mid1_fu_476_p1();
    void thread_b_mid2_fu_573_p3();
    void thread_b_s_4_fu_539_p2();
    void thread_cast1_fu_411_p0();
    void thread_cast2_fu_415_p0();
    void thread_exitcond_flatten1_fu_545_p2();
    void thread_exitcond_flatten2_fu_550_p2();
    void thread_exitcond_flatten3_fu_485_p2();
    void thread_exitcond_flatten45_m_1_fu_568_p3();
    void thread_exitcond_flatten45_m_fu_471_p2();
    void thread_exitcond_flatten_fu_932_p2();
    void thread_grp_fu_386_ce();
    void thread_grp_fu_419_p0();
    void thread_grp_fu_419_p00();
    void thread_grp_fu_419_p1();
    void thread_grp_fu_419_p10();
    void thread_grp_fu_431_p0();
    void thread_grp_fu_431_p00();
    void thread_grp_fu_431_p1();
    void thread_grp_fu_431_p10();
    void thread_grp_fu_443_p0();
    void thread_grp_fu_443_p00();
    void thread_grp_fu_443_p1();
    void thread_grp_fu_443_p10();
    void thread_grp_fu_480_p1();
    void thread_grp_fu_480_p10();
    void thread_grp_fu_505_p1();
    void thread_grp_fu_517_p1();
    void thread_grp_fu_517_p10();
    void thread_grp_fu_558_p0();
    void thread_grp_fu_563_p0();
    void thread_grp_fu_850_p0();
    void thread_grp_fu_895_p0();
    void thread_grp_fu_895_p00();
    void thread_grp_fu_910_p0();
    void thread_grp_fu_910_p00();
    void thread_grp_fu_910_p1();
    void thread_grp_fu_910_p10();
    void thread_grp_fu_937_ce();
    void thread_grp_fu_979_ce();
    void thread_i_d_cast_fu_718_p1();
    void thread_i_d_cast_mid1_fu_496_p1();
    void thread_i_d_mid2_fu_733_p3();
    void thread_i_d_mid_fu_676_p3();
    void thread_i_x1_mid2_fu_954_p3();
    void thread_i_x1_phi_fu_366_p4();
    void thread_i_x_1_fu_974_p2();
    void thread_i_y1_phi_fu_356_p4();
    void thread_i_y_mid2_fu_922_p3();
    void thread_i_y_mid_fu_916_p3();
    void thread_i_y_s_fu_948_p2();
    void thread_indvar_flatten_next1_fu_1136_p3();
    void thread_indvar_flatten_next2_fu_1142_p3();
    void thread_indvar_flatten_phi_fu_345_p4();
    void thread_indvars_iv12_mid1_fu_626_p3();
    void thread_indvars_iv12_mid2_fu_671_p3();
    void thread_indvars_iv12_mid_fu_600_p3();
    void thread_indvars_iv14_mid2_fu_666_p3();
    void thread_indvars_iv14_mid_fu_619_p3();
    void thread_indvars_iv17_mid2_fu_693_p3();
    void thread_indvars_iv17_mid_fu_637_p3();
    void thread_indvars_iv19_mid1_fu_774_p3();
    void thread_indvars_iv19_mid2_fu_799_p3();
    void thread_indvars_iv19_mid_fu_761_p3();
    void thread_indvars_iv21_mid2_fu_792_p3();
    void thread_indvars_iv21_mid_fu_780_p3();
    void thread_indvars_iv24_mid2_fu_843_p3();
    void thread_indvars_iv24_mid_fu_814_p3();
    void thread_indvars_iv_next1_fu_654_p2();
    void thread_indvars_iv_next2_fu_658_p2();
    void thread_indvars_iv_next3_fu_1089_p2();
    void thread_indvars_iv_next4_fu_1093_p2();
    void thread_indvars_iv_next5_fu_1097_p2();
    void thread_indvars_iv_next_fu_650_p2();
    void thread_mem_ARADDR();
    void thread_mem_ARVALID();
    void thread_mem_AWADDR();
    void thread_mem_AWVALID();
    void thread_mem_BREADY();
    void thread_mem_RREADY();
    void thread_mem_WVALID();
    void thread_mem_blk_n_AR();
    void thread_mem_blk_n_AW();
    void thread_mem_blk_n_B();
    void thread_mem_blk_n_R();
    void thread_mem_blk_n_W();
    void thread_notlhs1_fu_1040_p2();
    void thread_notlhs_fu_1028_p2();
    void thread_notrhs1_fu_1046_p2();
    void thread_notrhs_fu_1034_p2();
    void thread_o_d_fu_698_p2();
    void thread_o_x_1_fu_1123_p3();
    void thread_o_x_cast_fu_530_p1();
    void thread_o_x_cast_mid2_cast_fu_882_p1();
    void thread_o_x_cast_mid2_fu_861_p3();
    void thread_o_x_cast_mid_fu_833_p3();
    void thread_o_x_mid265_op_fu_1117_p3();
    void thread_o_x_op_fu_1083_p2();
    void thread_o_y_1_fu_787_p2();
    void thread_o_y_cast_fu_840_p1();
    void thread_o_y_cast_mid1_fu_513_p1();
    void thread_o_y_mid2_fu_868_p3();
    void thread_o_y_mid_fu_767_p3();
    void thread_output_element_fu_1072_p3();
    void thread_p_mid1_fu_632_p3();
    void thread_p_mid2_fu_644_p3();
    void thread_p_mid3_fu_662_p2();
    void thread_p_mid4_fu_688_p2();
    void thread_p_mid5_fu_703_p3();
    void thread_p_mid_fu_449_p2();
    void thread_smax16_mid1_fu_683_p3();
    void thread_smax16_mid_fu_460_p3();
    void thread_smax1_fu_885_p3();
    void thread_smax_fu_606_p3();
    void thread_temp_to_int_fu_993_p1();
    void thread_tmp1_fu_1079_p2();
    void thread_tmp1_mid2157_v_fu_809_p3();
    void thread_tmp1_mid289_v_fu_827_p3();
    void thread_tmp1_mid2_v_fu_877_p3();
    void thread_tmp2_fu_970_p2();
    void thread_tmp4_fu_522_p2();
    void thread_tmp4_mid1_fu_721_p2();
    void thread_tmp5_mid2127_v_fu_738_p3();
    void thread_tmp5_mid2_v_fu_747_p3();
    void thread_tmp6_mid2_v_fu_966_p2();
    void thread_tmp6_mid2_v_v_fu_960_p3();
    void thread_tmp7_mid2_fu_821_p3();
    void thread_tmp7_mid3_fu_804_p3();
    void thread_tmp8_fu_526_p2();
    void thread_tmp8_mid1_fu_855_p2();
    void thread_tmp9_fu_500_p2();
    void thread_tmp9_mid1_fu_727_p2();
    void thread_tmp_10_fu_590_p2();
    void thread_tmp_11_fu_1113_p2();
    void thread_tmp_12_fu_873_p2();
    void thread_tmp_13_to_int_fu_1010_p1();
    void thread_tmp_14_fu_983_p2();
    void thread_tmp_15_fu_996_p4();
    void thread_tmp_16_fu_890_p2();
    void thread_tmp_17_fu_1014_p4();
    void thread_tmp_18_fu_943_p2();
    void thread_tmp_19_fu_1052_p2();
    void thread_tmp_20_fu_1056_p2();
    void thread_tmp_21_fu_1060_p2();
    void thread_tmp_23_fu_1066_p2();
    void thread_tmp_24_fu_1006_p1();
    void thread_tmp_25_fu_1024_p1();
    void thread_tmp_2_fu_454_p1();
    void thread_tmp_3_mid2_fu_708_p3();
    void thread_tmp_4_mid2_fu_713_p3();
    void thread_tmp_5_fu_457_p1();
    void thread_tmp_6_fu_534_p2();
    void thread_tmp_6_mid1_fu_585_p3();
    void thread_tmp_6_mid2_fu_594_p3();
    void thread_tmp_6_mid_fu_466_p2();
    void thread_tmp_7_fu_928_p2();
    void thread_tmp_8_fu_579_p2();
    void thread_tmp_9_fu_613_p2();
    void thread_tmp_s_phi_fu_378_p4();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
