/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 10.2.1-6 -fPIC -Os) */

(* top =  1  *)
(* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:1.1-17.14" *)
module helloworldfpga(a, b, c, f);
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:3.17-3.18" *)
  input a;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:4.17-4.18" *)
  input b;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:5.17-5.18" *)
  input c;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:7.17-7.18" *)
  output f;
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _0_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(1'h1),
    .O_EN(1'h1),
    .\O_PAD_$out (f)
  );
endmodule
