Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: TopBell.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopBell.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopBell"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : TopBell
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Xilinx\DualPortVGA\Debouncer.v" into library work
Parsing module <Debouncer>.
Analyzing Verilog file "C:\Xilinx\DualPortVGA\BellController.v" into library work
Parsing module <BellController>.
Analyzing Verilog file "C:\Xilinx\DualPortVGA\memToSevSeg.v" into library work
Parsing module <memToSevSeg>.
Analyzing Verilog file "C:\Xilinx\DualPortVGA\ipcore_dir\DualMemory.v" into library work
Parsing module <DualMemory>.
Analyzing Verilog file "C:\Xilinx\DualPortVGA\DualVGA.v" into library work
Parsing module <DualVGA>.
Analyzing Verilog file "C:\Xilinx\DualPortVGA\Core.v" into library work
Parsing module <Core>.
Analyzing Verilog file "C:\Xilinx\DualPortVGA\TopBell.v" into library work
Parsing module <TopBell>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TopBell>.

Elaborating module <IBUFG>.

Elaborating module <BUFG>.

Elaborating module <memToSevSeg>.

Elaborating module <DualMemory>.
WARNING:HDLCompiler:1499 - "C:\Xilinx\DualPortVGA\ipcore_dir\DualMemory.v" Line 39: Empty module <DualMemory> remains a black box.

Elaborating module <DualVGA>.

Elaborating module <Core>.

Elaborating module <Debouncer>.

Elaborating module <BellController>.
WARNING:HDLCompiler:413 - "C:\Xilinx\DualPortVGA\Core.v" Line 115: Result of 16-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx\DualPortVGA\Core.v" Line 121: Result of 17-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx\DualPortVGA\Core.v" Line 122: Result of 17-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx\DualPortVGA\Core.v" Line 127: Result of 17-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx\DualPortVGA\Core.v" Line 128: Result of 16-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx\DualPortVGA\Core.v" Line 129: Result of 17-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx\DualPortVGA\Core.v" Line 133: Result of 16-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx\DualPortVGA\Core.v" Line 135: Result of 16-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx\DualPortVGA\Core.v" Line 138: Result of 16-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx\DualPortVGA\Core.v" Line 141: Result of 17-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx\DualPortVGA\Core.v" Line 142: Result of 17-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx\DualPortVGA\Core.v" Line 143: Result of 17-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx\DualPortVGA\Core.v" Line 146: Result of 16-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx\DualPortVGA\Core.v" Line 149: Result of 16-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx\DualPortVGA\Core.v" Line 193: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx\DualPortVGA\Core.v" Line 213: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx\DualPortVGA\Core.v" Line 231: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx\DualPortVGA\Core.v" Line 240: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx\DualPortVGA\Core.v" Line 254: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx\DualPortVGA\Core.v" Line 264: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx\DualPortVGA\Core.v" Line 276: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx\DualPortVGA\Core.v" Line 289: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx\DualPortVGA\Core.v" Line 302: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx\DualPortVGA\Core.v" Line 323: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx\DualPortVGA\Core.v" Line 342: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx\DualPortVGA\Core.v" Line 355: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Xilinx\DualPortVGA\Core.v" Line 363: Result of 17-bit expression is truncated to fit in 16-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TopBell>.
    Related source file is "C:\Xilinx\DualPortVGA\TopBell.v".
    Summary:
	no macro.
Unit <TopBell> synthesized.

Synthesizing Unit <memToSevSeg>.
    Related source file is "C:\Xilinx\DualPortVGA\memToSevSeg.v".
    Found 4-bit register for signal <Segment>.
    Found 4-bit register for signal <draw>.
    Found 8-bit register for signal <Display>.
    Found 15-bit register for signal <timer>.
    Found finite state machine <FSM_0> for signal <Segment>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 1110                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 15-bit adder for signal <timer[14]_GND_4_o_add_1_OUT> created at line 37.
    Found 16x8-bit Read Only RAM for signal <draw[3]_GND_4_o_wide_mux_20_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <memToSevSeg> synthesized.

Synthesizing Unit <DualVGA>.
    Related source file is "C:\Xilinx\DualPortVGA\DualVGA.v".
        HActive = 640
        HFront = 16
        HSyncLength = 96
        HBack = 48
        VActive = 480
        VFront = 10
        VSyncLength = 2
        VBack = 33
    Found 8-bit register for signal <colors>.
    Found 2-bit register for signal <Blue>.
    Found 3-bit register for signal <Green>.
    Found 3-bit register for signal <Red>.
    Found 10-bit register for signal <XPos>.
    Found 10-bit register for signal <YPos>.
    Found 2-bit register for signal <cycle>.
    Found 3-bit subtractor for signal <PWR_6_o_XPos[2]_sub_17_OUT> created at line 82.
    Found 11-bit adder for signal <n0080> created at line 60.
    Found 15-bit adder for signal <n0083> created at line 62.
    Found 2-bit adder for signal <cycle[1]_GND_6_o_add_12_OUT> created at line 66.
    Found 11-bit adder for signal <n0091> created at line 89.
    Found 1-bit 16-to-1 multiplexer for signal <YPos[0]_memOut[15]_Mux_17_o> created at line 82.
    Found 10-bit comparator lessequal for signal <n0000> created at line 59
    Found 10-bit comparator greater for signal <XPos[9]_PWR_6_o_LessThan_2_o> created at line 59
    Found 11-bit comparator lessequal for signal <n0006> created at line 60
    Found 11-bit comparator greater for signal <BUS_0002_GND_6_o_LessThan_6_o> created at line 60
    Found 10-bit comparator greater for signal <XPos[9]_PWR_6_o_LessThan_7_o> created at line 61
    Found 10-bit comparator greater for signal <YPos[9]_GND_6_o_LessThan_8_o> created at line 61
    Found 11-bit comparator lessequal for signal <n0031> created at line 90
    Found 11-bit comparator lessequal for signal <n0036> created at line 94
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <DualVGA> synthesized.

Synthesizing Unit <Core>.
    Related source file is "C:\Xilinx\DualPortVGA\Core.v".
    Found 16-bit register for signal <outputReg>.
    Found 6-bit register for signal <state>.
    Found 16-bit register for signal <PC>.
    Found 16-bit register for signal <toSet>.
    Found 16-bit register for signal <jalReg>.
    Found 16-bit register for signal <RegSelection>.
    Found 16-bit register for signal <RegTwo>.
    Found 16-bit register for signal <RegThree>.
    Found 16-bit register for signal <RegFour>.
    Found 16-bit register for signal <RegFive>.
    Found 16-bit register for signal <RegSix>.
    Found 16-bit register for signal <RegSeven>.
    Found 16-bit register for signal <RegEight>.
    Found 16-bit register for signal <instr>.
    Found 16-bit register for signal <flip>.
    Found 16-bit register for signal <memaddr>.
    Found 1-bit register for signal <lastRight>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 47                                             |
    | Transitions        | 66                                             |
    | Inputs             | 20                                             |
    | Outputs            | 20                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 001111                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <rightReg[15]_GND_7_o_sub_90_OUT> created at line 281.
    Found 16-bit subtractor for signal <rightReg[15]_leftReg[15]_sub_91_OUT> created at line 284.
    Found 16-bit adder for signal <n0164[15:0]> created at line 121.
    Found 16-bit adder for signal <rightReg[15]_GND_7_o_add_85_OUT> created at line 268.
    Found 16-bit adder for signal <rightReg[15]_leftReg[15]_add_86_OUT> created at line 271.
    Found 16-bit adder for signal <PC[15]_GND_7_o_add_115_OUT> created at line 342.
    Found 16-bit shifter logical left for signal <rightReg[15]_instr[9]_shift_left_93_OUT> created at line 294
    Found 16-bit shifter logical right for signal <rightReg[15]_instr[9]_shift_right_94_OUT> created at line 297
    Found 16-bit 12-to-1 multiplexer for signal <_n0328> created at line 68.
    Found 16-bit 12-to-1 multiplexer for signal <_n0347> created at line 68.
    Found 16-bit comparator equal for signal <rightReg[15]_GND_7_o_equal_73_o> created at line 195
    Found 16-bit comparator equal for signal <rightReg[15]_leftReg[15]_equal_75_o> created at line 199
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 241 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  36 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <Core> synthesized.

Synthesizing Unit <Debouncer>.
    Related source file is "C:\Xilinx\DualPortVGA\Debouncer.v".
        BITS_IN_INPUT = 1
    Found 1-bit register for signal <ClockPulse>.
    Found 1-bit register for signal <DebouncedSignals>.
    Found 1-bit register for signal <ActiveState>.
    Found 3-bit register for signal <BounceCounter<0>>.
    Found 16-bit register for signal <ClockCounter>.
    Found 3-bit subtractor for signal <BounceCounter[0][2]_GND_8_o_sub_10_OUT> created at line 122.
    Found 17-bit adder for signal <n0046> created at line 58.
    Found 3-bit adder for signal <BounceCounter[0][2]_GND_8_o_add_6_OUT> created at line 105.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
Unit <Debouncer> synthesized.

Synthesizing Unit <BellController>.
    Related source file is "C:\Xilinx\DualPortVGA\BellController.v".
        ringLength = 8000000
        OneBeat = 60000000
    Found 24-bit register for signal <BellRing>.
    Found 1-bit register for signal <Right>.
    Found 1-bit register for signal <Left>.
    Found 1-bit register for signal <doubleFlag>.
    Found 8-bit register for signal <Bells>.
    Found 8-bit register for signal <LeftRing>.
    Found 1-bit register for signal <More>.
    Found 29-bit register for signal <Timer>.
    Found 29-bit subtractor for signal <Timer[28]_GND_9_o_sub_3_OUT> created at line 45.
    Found 24-bit subtractor for signal <BellRing[23]_GND_9_o_sub_6_OUT> created at line 47.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  73 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
Unit <BellController> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 24
 11-bit adder                                          : 2
 15-bit adder                                          : 2
 16-bit adder                                          : 4
 16-bit subtractor                                     : 2
 17-bit adder                                          : 5
 2-bit adder                                           : 1
 24-bit subtractor                                     : 1
 29-bit subtractor                                     : 1
 3-bit addsub                                          : 5
 3-bit subtractor                                      : 1
# Registers                                            : 54
 1-bit register                                        : 15
 10-bit register                                       : 2
 15-bit register                                       : 1
 16-bit register                                       : 15
 17-bit register                                       : 5
 2-bit register                                        : 2
 24-bit register                                       : 1
 29-bit register                                       : 1
 3-bit register                                        : 7
 4-bit register                                        : 1
 8-bit register                                        : 4
# Comparators                                          : 10
 10-bit comparator greater                             : 3
 10-bit comparator lessequal                           : 1
 11-bit comparator greater                             : 1
 11-bit comparator lessequal                           : 3
 16-bit comparator equal                               : 2
# Multiplexers                                         : 72
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 6
 11-bit 2-to-1 multiplexer                             : 1
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 12-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 33
 2-bit 2-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 6
 29-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 10
 8-bit 2-to-1 multiplexer                              : 7
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/DualMemory.ngc>.
Loading core <DualMemory> for timing and area information for instance <mem>.
WARNING:Xst:2677 - Node <instr_11> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <instr_12> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <instr_13> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <instr_14> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <instr_15> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <memaddr_15> of sequential type is unconnected in block <core>.

Synthesizing (advanced) Unit <Debouncer>.
The following registers are absorbed into counter <BounceCounter_0>: 1 register on signal <BounceCounter_0>.
Unit <Debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <DualVGA>.
The following registers are absorbed into counter <cycle>: 1 register on signal <cycle>.
Unit <DualVGA> synthesized (advanced).

Synthesizing (advanced) Unit <memToSevSeg>.
The following registers are absorbed into counter <timer>: 1 register on signal <timer>.
INFO:Xst:3231 - The small RAM <Mram_draw[3]_GND_4_o_wide_mux_20_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <draw>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <memToSevSeg> synthesized (advanced).
WARNING:Xst:2677 - Node <instr_11> of sequential type is unconnected in block <Core>.
WARNING:Xst:2677 - Node <instr_12> of sequential type is unconnected in block <Core>.
WARNING:Xst:2677 - Node <instr_13> of sequential type is unconnected in block <Core>.
WARNING:Xst:2677 - Node <instr_14> of sequential type is unconnected in block <Core>.
WARNING:Xst:2677 - Node <instr_15> of sequential type is unconnected in block <Core>.
WARNING:Xst:2677 - Node <memaddr_15> of sequential type is unconnected in block <Core>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 17
 11-bit adder                                          : 2
 15-bit adder                                          : 1
 16-bit adder                                          : 4
 16-bit subtractor                                     : 2
 17-bit adder                                          : 5
 24-bit subtractor                                     : 1
 29-bit subtractor                                     : 1
 3-bit subtractor                                      : 1
# Counters                                             : 7
 15-bit up counter                                     : 1
 2-bit up counter                                      : 1
 3-bit updown counter                                  : 5
# Registers                                            : 451
 Flip-Flops                                            : 451
# Comparators                                          : 10
 10-bit comparator greater                             : 3
 10-bit comparator lessequal                           : 1
 11-bit comparator greater                             : 1
 11-bit comparator lessequal                           : 3
 16-bit comparator equal                               : 2
# Multiplexers                                         : 72
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 6
 11-bit 2-to-1 multiplexer                             : 1
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 12-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 33
 2-bit 2-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 6
 29-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 10
 8-bit 2-to-1 multiplexer                              : 7
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <core/FSM_1> on signal <state[1:47]> with one-hot encoding.
-----------------------------------------------------------
 State  | Encoding
-----------------------------------------------------------
 001111 | 00000000000000000000000000000000000000000000001
 100001 | 00000000000000000000000000000000000000000000010
 000100 | 00000000000000000000000000000000000000000000100
 000010 | 00000000000000000000000000000000000000000001000
 001010 | 00000000000000000000000000000000000000000010000
 001110 | 00000000000000000000000000000000000000000100000
 010011 | 00000000000000000000000000000000000000001000000
 011000 | 00000000000000000000000000000000000000010000000
 011011 | 00000000000000000000000000000000000000100000000
 011101 | 00000000000000000000000000000000000001000000000
 011111 | 00000000000000000000000000000000000010000000000
 100011 | 00000000000000000000000000000000000100000000000
 100101 | 00000000000000000000000000000000001000000000000
 100110 | 00000000000000000000000000000000010000000000000
 101011 | 00000000000000000000000000000000100000000000000
 101101 | 00000000000000000000000000000001000000000000000
 000110 | 00000000000000000000000000000010000000000000000
 001001 | 00000000000000000000000000000100000000000000000
 000000 | 00000000000000000000000000001000000000000000000
 000011 | 00000000000000000000000000010000000000000000000
 000101 | 00000000000000000000000000100000000000000000000
 000111 | 00000000000000000000000001000000000000000000000
 001000 | 00000000000000000000000010000000000000000000000
 001011 | 00000000000000000000000100000000000000000000000
 001100 | 00000000000000000000001000000000000000000000000
 001101 | 00000000000000000000010000000000000000000000000
 100010 | 00000000000000000000100000000000000000000000000
 010000 | 00000000000000000001000000000000000000000000000
 010001 | 00000000000000000010000000000000000000000000000
 010010 | 00000000000000000100000000000000000000000000000
 010100 | 00000000000000001000000000000000000000000000000
 010101 | 00000000000000010000000000000000000000000000000
 010110 | 00000000000000100000000000000000000000000000000
 010111 | 00000000000001000000000000000000000000000000000
 011001 | 00000000000010000000000000000000000000000000000
 011010 | 00000000000100000000000000000000000000000000000
 011100 | 00000000001000000000000000000000000000000000000
 011110 | 00000000010000000000000000000000000000000000000
 100000 | 00000000100000000000000000000000000000000000000
 000001 | 00000001000000000000000000000000000000000000000
 100100 | 00000010000000000000000000000000000000000000000
 100111 | 00000100000000000000000000000000000000000000000
 101000 | 00001000000000000000000000000000000000000000000
 101001 | 00010000000000000000000000000000000000000000000
 101010 | 00100000000000000000000000000000000000000000000
 101100 | 01000000000000000000000000000000000000000000000
 101110 | 10000000000000000000000000000000000000000000000
-----------------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <letMeSee/FSM_0> on signal <Segment[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 1110  | 00
 0111  | 01
 1011  | 11
 1101  | 10
-------------------
WARNING:Xst:1426 - The value init of the FF/Latch Display_0 hinder the constant cleaning in the block memToSevSeg.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch state_FSM_FFd47 hinder the constant cleaning in the block Core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:2677 - Node <jalReg_15> of sequential type is unconnected in block <Core>.
WARNING:Xst:2677 - Node <PC_15> of sequential type is unconnected in block <Core>.
INFO:Xst:2261 - The FF/Latch <Green_0> in Unit <DualVGA> is equivalent to the following 2 FFs/Latches, which will be removed : <Green_1> <Green_2> 
INFO:Xst:2261 - The FF/Latch <Blue_1> in Unit <DualVGA> is equivalent to the following FF/Latch, which will be removed : <Blue_2> 
INFO:Xst:2261 - The FF/Latch <Red_0> in Unit <DualVGA> is equivalent to the following FF/Latch, which will be removed : <Red_1> 

Optimizing unit <TopBell> ...

Optimizing unit <Core> ...

Optimizing unit <Debouncer> ...

Optimizing unit <BellController> ...

Optimizing unit <DualVGA> ...

Optimizing unit <memToSevSeg> ...
WARNING:Xst:1293 - FF/Latch <core/bells/BellRing_23> has a constant value of 0 in block <TopBell>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <core/bells/Timer_28> has a constant value of 0 in block <TopBell>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <core/select/ClockCounter_0> in Unit <TopBell> is equivalent to the following 6 FFs/Latches, which will be removed : <core/down/ClockCounter_0> <core/right/ClockCounter_0> <core/up/ClockCounter_0> <core/left/ClockCounter_0> <VGA/cycle_1> <letMeSee/timer_1> 
INFO:Xst:2261 - The FF/Latch <core/select/ClockCounter_1> in Unit <TopBell> is equivalent to the following 5 FFs/Latches, which will be removed : <core/down/ClockCounter_1> <core/right/ClockCounter_1> <core/up/ClockCounter_1> <core/left/ClockCounter_1> <letMeSee/timer_2> 
INFO:Xst:2261 - The FF/Latch <core/select/ClockCounter_2> in Unit <TopBell> is equivalent to the following 5 FFs/Latches, which will be removed : <core/down/ClockCounter_2> <core/right/ClockCounter_2> <core/up/ClockCounter_2> <core/left/ClockCounter_2> <letMeSee/timer_3> 
INFO:Xst:2261 - The FF/Latch <core/select/ClockCounter_3> in Unit <TopBell> is equivalent to the following 5 FFs/Latches, which will be removed : <core/down/ClockCounter_3> <core/right/ClockCounter_3> <core/up/ClockCounter_3> <core/left/ClockCounter_3> <letMeSee/timer_4> 
INFO:Xst:2261 - The FF/Latch <core/select/ClockCounter_4> in Unit <TopBell> is equivalent to the following 5 FFs/Latches, which will be removed : <core/down/ClockCounter_4> <core/right/ClockCounter_4> <core/up/ClockCounter_4> <core/left/ClockCounter_4> <letMeSee/timer_5> 
INFO:Xst:2261 - The FF/Latch <core/up/ActiveState_0> in Unit <TopBell> is equivalent to the following FF/Latch, which will be removed : <core/up/DebouncedSignals_0> 
INFO:Xst:2261 - The FF/Latch <core/select/ClockCounter_5> in Unit <TopBell> is equivalent to the following 5 FFs/Latches, which will be removed : <core/down/ClockCounter_5> <core/right/ClockCounter_5> <core/up/ClockCounter_5> <core/left/ClockCounter_5> <letMeSee/timer_6> 
INFO:Xst:2261 - The FF/Latch <core/select/ClockCounter_6> in Unit <TopBell> is equivalent to the following 5 FFs/Latches, which will be removed : <core/down/ClockCounter_6> <core/right/ClockCounter_6> <core/up/ClockCounter_6> <core/left/ClockCounter_6> <letMeSee/timer_7> 
INFO:Xst:2261 - The FF/Latch <core/left/ActiveState_0> in Unit <TopBell> is equivalent to the following FF/Latch, which will be removed : <core/left/DebouncedSignals_0> 
INFO:Xst:2261 - The FF/Latch <core/select/ClockCounter_7> in Unit <TopBell> is equivalent to the following 5 FFs/Latches, which will be removed : <core/down/ClockCounter_7> <core/right/ClockCounter_7> <core/up/ClockCounter_7> <core/left/ClockCounter_7> <letMeSee/timer_8> 
INFO:Xst:2261 - The FF/Latch <core/select/ClockCounter_8> in Unit <TopBell> is equivalent to the following 5 FFs/Latches, which will be removed : <core/down/ClockCounter_8> <core/right/ClockCounter_8> <core/up/ClockCounter_8> <core/left/ClockCounter_8> <letMeSee/timer_9> 
INFO:Xst:2261 - The FF/Latch <core/select/ClockCounter_9> in Unit <TopBell> is equivalent to the following 5 FFs/Latches, which will be removed : <core/down/ClockCounter_9> <core/right/ClockCounter_9> <core/up/ClockCounter_9> <core/left/ClockCounter_9> <letMeSee/timer_10> 
INFO:Xst:2261 - The FF/Latch <core/down/ActiveState_0> in Unit <TopBell> is equivalent to the following FF/Latch, which will be removed : <core/down/DebouncedSignals_0> 
INFO:Xst:2261 - The FF/Latch <core/select/ClockPulse> in Unit <TopBell> is equivalent to the following 6 FFs/Latches, which will be removed : <core/down/ClockPulse> <core/right/ClockPulse> <core/up/ClockPulse> <core/left/ClockPulse> <VGA/cycle_0> <letMeSee/timer_0> 
INFO:Xst:2261 - The FF/Latch <core/select/ClockCounter_10> in Unit <TopBell> is equivalent to the following 5 FFs/Latches, which will be removed : <core/down/ClockCounter_10> <core/right/ClockCounter_10> <core/up/ClockCounter_10> <core/left/ClockCounter_10> <letMeSee/timer_11> 
INFO:Xst:2261 - The FF/Latch <core/select/ClockCounter_11> in Unit <TopBell> is equivalent to the following 5 FFs/Latches, which will be removed : <core/down/ClockCounter_11> <core/right/ClockCounter_11> <core/up/ClockCounter_11> <core/left/ClockCounter_11> <letMeSee/timer_12> 
INFO:Xst:2261 - The FF/Latch <core/select/ClockCounter_12> in Unit <TopBell> is equivalent to the following 5 FFs/Latches, which will be removed : <core/down/ClockCounter_12> <core/right/ClockCounter_12> <core/up/ClockCounter_12> <core/left/ClockCounter_12> <letMeSee/timer_13> 
INFO:Xst:2261 - The FF/Latch <core/select/ClockCounter_13> in Unit <TopBell> is equivalent to the following 5 FFs/Latches, which will be removed : <core/down/ClockCounter_13> <core/right/ClockCounter_13> <core/up/ClockCounter_13> <core/left/ClockCounter_13> <letMeSee/timer_14> 
INFO:Xst:2261 - The FF/Latch <core/select/ClockCounter_14> in Unit <TopBell> is equivalent to the following 4 FFs/Latches, which will be removed : <core/down/ClockCounter_14> <core/right/ClockCounter_14> <core/up/ClockCounter_14> <core/left/ClockCounter_14> 
INFO:Xst:2261 - The FF/Latch <core/select/ClockCounter_15> in Unit <TopBell> is equivalent to the following 4 FFs/Latches, which will be removed : <core/down/ClockCounter_15> <core/right/ClockCounter_15> <core/up/ClockCounter_15> <core/left/ClockCounter_15> 
INFO:Xst:2261 - The FF/Latch <core/select/ActiveState_0> in Unit <TopBell> is equivalent to the following FF/Latch, which will be removed : <core/select/DebouncedSignals_0> 
INFO:Xst:2261 - The FF/Latch <core/right/ActiveState_0> in Unit <TopBell> is equivalent to the following FF/Latch, which will be removed : <core/right/DebouncedSignals_0> 
INFO:Xst:3203 - The FF/Latch <core/state_FSM_FFd47> in Unit <TopBell> is the opposite to the following FF/Latch, which will be removed : <letMeSee/Display_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopBell, actual ratio is 15.
FlipFlop core/instr_0 has been replicated 4 time(s)
FlipFlop core/instr_1 has been replicated 4 time(s)
FlipFlop core/instr_2 has been replicated 2 time(s)
FlipFlop core/instr_3 has been replicated 1 time(s)
FlipFlop core/instr_5 has been replicated 2 time(s)
FlipFlop core/instr_6 has been replicated 2 time(s)
FlipFlop core/instr_7 has been replicated 3 time(s)
FlipFlop core/instr_8 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 452
 Flip-Flops                                            : 452

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TopBell.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1711
#      GND                         : 2
#      INV                         : 62
#      LUT1                        : 44
#      LUT2                        : 72
#      LUT3                        : 49
#      LUT4                        : 156
#      LUT5                        : 258
#      LUT6                        : 704
#      MUXCY                       : 158
#      MUXF7                       : 43
#      MUXF8                       : 1
#      VCC                         : 2
#      XORCY                       : 160
# FlipFlops/Latches                : 462
#      FD                          : 78
#      FDE                         : 345
#      FDR                         : 1
#      FDRE                        : 38
# RAMS                             : 32
#      RAMB16BWER                  : 32
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 47
#      IBUF                        : 6
#      IBUFG                       : 1
#      OBUF                        : 40

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             462  out of  18224     2%  
 Number of Slice LUTs:                 1345  out of   9112    14%  
    Number used as Logic:              1345  out of   9112    14%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1555
   Number with an unused Flip Flop:    1093  out of   1555    70%  
   Number with an unused LUT:           210  out of   1555    13%  
   Number of fully used LUT-FF pairs:   252  out of   1555    16%  
   Number of unique control sets:        40

IO Utilization: 
 Number of IOs:                          47
 Number of bonded IOBs:                  47  out of    232    20%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               32  out of     32   100%  
    Number using Block RAM only:         32
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ExternalClock                      | IBUFG+BUFG             | 494   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.915ns (Maximum Frequency: 126.346MHz)
   Minimum input arrival time before clock: 7.838ns
   Maximum output required time after clock: 7.688ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ExternalClock'
  Clock period: 7.915ns (frequency: 126.346MHz)
  Total number of paths / destination ports: 144136 / 2216
-------------------------------------------------------------------------
Delay:               7.915ns (Levels of Logic = 14)
  Source:            core/instr_2_1 (FF)
  Destination:       core/outputReg_12 (FF)
  Source Clock:      ExternalClock rising
  Destination Clock: ExternalClock rising

  Data Path: core/instr_2_1 to core/outputReg_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.447   1.072  core/instr_2_1 (core/instr_2_1)
     LUT4:I3->O           14   0.205   0.958  core/Mmux__n03471021 (core/Mmux__n0347102)
     LUT6:I5->O           10   0.205   0.857  core/Mmux__n034743 (core/_n0347<11>)
     LUT2:I1->O            9   0.205   0.829  core/rightReg<5>1 (core/rightReg<5>)
     MUXCY:DI->O           1   0.145   0.000  core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<5> (core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<6> (core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<7> (core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<8> (core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<9> (core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<10> (core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<11> (core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<11>)
     XORCY:CI->O           1   0.180   0.684  core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_xor<12> (core/rightReg[15]_leftReg[15]_add_86_OUT<12>)
     LUT5:I3->O            2   0.203   0.617  core/state_state[5]_outputReg[15]_wide_mux_121_OUT<12>6 (core/state_state[5]_outputReg[15]_wide_mux_121_OUT<12>5)
     LUT4:I3->O            1   0.205   0.684  core/state_state[5]_outputReg[15]_wide_mux_121_OUT<12>3_SW1 (N258)
     LUT6:I4->O            1   0.203   0.000  core/state_state[5]_outputReg[15]_wide_mux_121_OUT<12>7 (core/state[5]_outputReg[15]_wide_mux_121_OUT<12>)
     FDE:D                     0.102          core/outputReg_12
    ----------------------------------------
    Total                      7.915ns (2.214ns logic, 5.701ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ExternalClock'
  Total number of paths / destination ports: 329 / 133
-------------------------------------------------------------------------
Offset:              7.838ns (Levels of Logic = 17)
  Source:            devLever (PAD)
  Destination:       core/outputReg_12 (FF)
  Destination Clock: ExternalClock rising

  Data Path: devLever to core/outputReg_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   1.028  devLever_IBUF (devLever_IBUF)
     LUT5:I0->O            2   0.203   0.961  core/Mmux__n0347102 (core/Mmux__n0347101)
     LUT6:I1->O           17   0.203   1.027  core/rightReg<2>1 (core/rightReg<2>)
     MUXCY:DI->O           1   0.145   0.000  core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<2> (core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<3> (core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<4> (core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<5> (core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<6> (core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<7> (core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<8> (core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<9> (core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<10> (core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<11> (core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_cy<11>)
     XORCY:CI->O           1   0.180   0.684  core/Madd_rightReg[15]_leftReg[15]_add_86_OUT_xor<12> (core/rightReg[15]_leftReg[15]_add_86_OUT<12>)
     LUT5:I3->O            2   0.203   0.617  core/state_state[5]_outputReg[15]_wide_mux_121_OUT<12>6 (core/state_state[5]_outputReg[15]_wide_mux_121_OUT<12>5)
     LUT4:I3->O            1   0.205   0.684  core/state_state[5]_outputReg[15]_wide_mux_121_OUT<12>3_SW1 (N258)
     LUT6:I4->O            1   0.203   0.000  core/state_state[5]_outputReg[15]_wide_mux_121_OUT<12>7 (core/state[5]_outputReg[15]_wide_mux_121_OUT<12>)
     FDE:D                     0.102          core/outputReg_12
    ----------------------------------------
    Total                      7.838ns (2.837ns logic, 5.001ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ExternalClock'
  Total number of paths / destination ports: 173 / 38
-------------------------------------------------------------------------
Offset:              7.688ns (Levels of Logic = 4)
  Source:            core/state_FSM_FFd4 (FF)
  Destination:       LEDs<5> (PAD)
  Source Clock:      ExternalClock rising

  Data Path: core/state_FSM_FFd4 to LEDs<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              37   0.447   1.363  core/state_FSM_FFd4 (core/state_FSM_FFd4)
     LUT3:I2->O            2   0.205   0.617  core/state_state[5]_PC[15]_wide_mux_123_OUT<14>211 (core/state_state[5]_PC[15]_wide_mux_123_OUT<14>21)
     LUT6:I5->O           22   0.205   1.498  core/state_state[5]_outputReg[15]_wide_mux_121_OUT<0>21 (core/state_state[5]_outputReg[15]_wide_mux_121_OUT<0>2)
     LUT6:I0->O            1   0.203   0.579  core/state_state<5> (LEDs_5_OBUF)
     OBUF:I->O                 2.571          LEDs_5_OBUF (LEDs<5>)
    ----------------------------------------
    Total                      7.688ns (3.631ns logic, 4.057ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ExternalClock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ExternalClock  |    7.915|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.49 secs
 
--> 

Total memory usage is 300904 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   46 (   0 filtered)
Number of infos    :   27 (   0 filtered)

