#! /nix/store/q0rhxcs2hfri6ja2fas671ywiszk20qr-iverilog-11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/nix/store/q0rhxcs2hfri6ja2fas671ywiszk20qr-iverilog-11.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/q0rhxcs2hfri6ja2fas671ywiszk20qr-iverilog-11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/q0rhxcs2hfri6ja2fas671ywiszk20qr-iverilog-11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/q0rhxcs2hfri6ja2fas671ywiszk20qr-iverilog-11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/q0rhxcs2hfri6ja2fas671ywiszk20qr-iverilog-11.0/lib/ivl/va_math.vpi";
S_0x24a2f00 .scope module, "adder" "adder" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
o0x7f2971c76018 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f2971c76048 .functor BUFZ 1, C4<z>; HiZ drive
L_0x2495d00 .functor XOR 1, o0x7f2971c76018, o0x7f2971c76048, C4<0>, C4<0>;
L_0x24876b0 .functor AND 1, o0x7f2971c76018, o0x7f2971c76048, C4<1>, C4<1>;
v0x24973f0_0 .net "a", 0 0, o0x7f2971c76018;  0 drivers
v0x2495e60_0 .net "b", 0 0, o0x7f2971c76048;  0 drivers
v0x24cd490_0 .net "c", 0 0, L_0x24876b0;  1 drivers
v0x24cd530_0 .net "s", 0 0, L_0x2495d00;  1 drivers
S_0x24a3090 .scope module, "divide3" "divide3" 3 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "out";
o0x7f2971c76198 .functor BUFZ 1, C4<z>; HiZ drive
v0x24cd6b0_0 .net "clk", 0 0, o0x7f2971c76198;  0 drivers
v0x24cd790_0 .var "count", 1 0;
v0x24cd870_0 .var "out", 0 0;
o0x7f2971c76228 .functor BUFZ 1, C4<z>; HiZ drive
v0x24cd910_0 .net "reset", 0 0, o0x7f2971c76228;  0 drivers
E_0x249c040 .event posedge, v0x24cd910_0, v0x24cd6b0_0;
S_0x249d8d0 .scope module, "divide3_trail" "divide3_trail" 4 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "out";
L_0x24d0a10 .functor NOT 1, L_0x24d08f0, C4<0>, C4<0>, C4<0>;
L_0x24d0ad0 .functor AND 1, L_0x24d0850, L_0x24d0a10, C4<1>, C4<1>;
v0x24cda70_0 .net *"_ivl_1", 0 0, L_0x24d0850;  1 drivers
v0x24cdb70_0 .net *"_ivl_3", 0 0, L_0x24d08f0;  1 drivers
v0x24cdc50_0 .net *"_ivl_4", 0 0, L_0x24d0a10;  1 drivers
o0x7f2971c76378 .functor BUFZ 1, C4<z>; HiZ drive
v0x24cdd10_0 .net "clk", 0 0, o0x7f2971c76378;  0 drivers
v0x24cddd0_0 .var "count", 1 0;
v0x24cdf00_0 .net "out", 0 0, L_0x24d0ad0;  1 drivers
o0x7f2971c76408 .functor BUFZ 1, C4<z>; HiZ drive
v0x24cdfc0_0 .net "reset", 0 0, o0x7f2971c76408;  0 drivers
E_0x24873b0 .event posedge, v0x24cdfc0_0, v0x24cdd10_0;
L_0x24d0850 .part v0x24cddd0_0, 1, 1;
L_0x24d08f0 .part v0x24cddd0_0, 0, 1;
S_0x249dab0 .scope module, "divide5" "divide5" 5 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "out";
o0x7f2971c764c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x24ce120_0 .net "clk", 0 0, o0x7f2971c764c8;  0 drivers
v0x24ce200_0 .var "count", 3 0;
v0x24ce2e0_0 .var "out", 0 0;
o0x7f2971c76558 .functor BUFZ 1, C4<z>; HiZ drive
v0x24ce380_0 .net "reset", 0 0, o0x7f2971c76558;  0 drivers
E_0x24944e0 .event posedge, v0x24ce380_0, v0x24ce120_0;
S_0x24a01f0 .scope module, "divideby3" "divideby3" 6 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "q";
o0x7f2971c76618 .functor BUFZ 1, C4<z>; HiZ drive
v0x24ce4e0_0 .net "clk", 0 0, o0x7f2971c76618;  0 drivers
v0x24ce5c0_0 .var "count", 2 0;
v0x24ce6a0_0 .var "q", 0 0;
E_0x2498290/0 .event negedge, v0x24ce4e0_0;
E_0x2498290/1 .event posedge, v0x24ce4e0_0;
E_0x2498290 .event/or E_0x2498290/0, E_0x2498290/1;
S_0x24a03d0 .scope module, "testbench" "testbench" 7 1;
 .timescale 0 0;
v0x24d03b0_0 .var "clk", 0 0;
v0x24d0470_0 .net "q", 0 0, v0x24ced90_0;  1 drivers
v0x24d0530_0 .net "q1", 0 0, L_0x24d0c50;  1 drivers
v0x24d0620_0 .net "q2", 0 0, L_0x24d0de0;  1 drivers
v0x24d0710_0 .var "rst", 0 0;
S_0x24ce7a0 .scope module, "dut" "CLKDIVS" 7 19, 8 1 0, S_0x24a03d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "div2";
    .port_info 3 /OUTPUT 1 "div3";
    .port_info 4 /OUTPUT 1 "div5";
v0x24cffc0_0 .net "clk", 0 0, v0x24d03b0_0;  1 drivers
v0x24d0060_0 .net "div2", 0 0, v0x24ced90_0;  alias, 1 drivers
v0x24d0120_0 .net "div3", 0 0, L_0x24d0c50;  alias, 1 drivers
v0x24d01f0_0 .net "div5", 0 0, L_0x24d0de0;  alias, 1 drivers
v0x24d02c0_0 .net "reset", 0 0, v0x24d0710_0;  1 drivers
S_0x24cea00 .scope module, "divide2" "divideby2" 8 9, 9 2 0, S_0x24ce7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk_rx";
    .port_info 2 /OUTPUT 1 "clk_tx";
v0x24cecb0_0 .net "clk_rx", 0 0, v0x24d03b0_0;  alias, 1 drivers
v0x24ced90_0 .var "clk_tx", 0 0;
v0x24cee50_0 .net "rst_n", 0 0, v0x24d0710_0;  alias, 1 drivers
E_0x2498d80 .event posedge, v0x24cecb0_0;
S_0x24cef70 .scope module, "divide3" "divide3_mihai" 8 15, 10 2 0, S_0x24ce7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "out";
L_0x24d0be0 .functor AND 1, v0x24d03b0_0, v0x24cf460_0, C4<1>, C4<1>;
L_0x24d0c50 .functor OR 1, L_0x24d0be0, v0x24cf390_0, C4<0>, C4<0>;
v0x24cf1a0_0 .net *"_ivl_0", 0 0, L_0x24d0be0;  1 drivers
v0x24cf2a0_0 .net "clk", 0 0, v0x24d03b0_0;  alias, 1 drivers
v0x24cf390_0 .var "mid_1", 0 0;
v0x24cf460_0 .var "mid_2", 0 0;
v0x24cf500_0 .net "out", 0 0, L_0x24d0c50;  alias, 1 drivers
v0x24cf5f0_0 .net "reset", 0 0, v0x24d0710_0;  alias, 1 drivers
S_0x24cf6f0 .scope module, "divide5" "divide5_mihai" 8 21, 11 2 0, S_0x24ce7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "out";
L_0x24d0d10 .functor AND 1, v0x24d03b0_0, v0x24cfc80_0, C4<1>, C4<1>;
L_0x24d0de0 .functor OR 1, L_0x24d0d10, v0x24cfbe0_0, C4<0>, C4<0>;
v0x24cf950_0 .net *"_ivl_0", 0 0, L_0x24d0d10;  1 drivers
v0x24cfa30_0 .net "clk", 0 0, v0x24d03b0_0;  alias, 1 drivers
v0x24cfb40_0 .var "mid_1", 0 0;
v0x24cfbe0_0 .var "mid_2", 0 0;
v0x24cfc80_0 .var "mid_3", 0 0;
v0x24cfd90_0 .net "out", 0 0, L_0x24d0de0;  alias, 1 drivers
v0x24cfe50_0 .net "reset", 0 0, v0x24d0710_0;  alias, 1 drivers
    .scope S_0x24a3090;
T_0 ;
    %wait E_0x249c040;
    %load/vec4 v0x24cd910_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x24cd790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24cd870_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x24cd790_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x24cd790_0, 0;
    %load/vec4 v0x24cd790_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x24cd790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24cd870_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x24cd790_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24cd870_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x249d8d0;
T_1 ;
    %wait E_0x24873b0;
    %load/vec4 v0x24cdfc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x24cddd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x24cddd0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x24cddd0_0, 0;
    %load/vec4 v0x24cddd0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x24cddd0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x249dab0;
T_2 ;
    %wait E_0x24944e0;
    %load/vec4 v0x24ce380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x24ce200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24ce2e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x24ce200_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x24ce200_0, 0;
    %load/vec4 v0x24ce200_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24ce2e0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x24ce200_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x24ce200_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x24ce200_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24ce2e0_0, 0;
T_2.6 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x24a01f0;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x24ce5c0_0, 0, 3;
    %end;
    .thread T_3;
    .scope S_0x24a01f0;
T_4 ;
    %wait E_0x2498290;
    %load/vec4 v0x24ce5c0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24ce6a0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x24ce5c0_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x24ce6a0_0;
    %inv;
    %store/vec4 v0x24ce6a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x24ce5c0_0, 0, 3;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x24ce5c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24ce6a0_0, 0, 1;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %load/vec4 v0x24ce5c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x24ce5c0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x24cea00;
T_5 ;
    %wait E_0x2498d80;
    %load/vec4 v0x24cee50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24ced90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x24ced90_0;
    %inv;
    %assign/vec4 v0x24ced90_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x24cef70;
T_6 ;
    %wait E_0x2498d80;
    %load/vec4 v0x24cf5f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24cf390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24cf460_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x24cf390_0;
    %inv;
    %load/vec4 v0x24cf460_0;
    %inv;
    %and;
    %assign/vec4 v0x24cf390_0, 0;
    %load/vec4 v0x24cf460_0;
    %inv;
    %load/vec4 v0x24cf390_0;
    %or;
    %assign/vec4 v0x24cf460_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x24cf6f0;
T_7 ;
    %wait E_0x2498d80;
    %load/vec4 v0x24cfe50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24cfb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24cfbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24cfc80_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x24cfbe0_0;
    %inv;
    %load/vec4 v0x24cfc80_0;
    %and;
    %assign/vec4 v0x24cfb40_0, 0;
    %load/vec4 v0x24cfb40_0;
    %inv;
    %load/vec4 v0x24cfc80_0;
    %inv;
    %and;
    %assign/vec4 v0x24cfbe0_0, 0;
    %load/vec4 v0x24cfbe0_0;
    %assign/vec4 v0x24cfc80_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x24a03d0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24d0710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24d03b0_0, 0, 1;
T_8.0 ;
    %delay 1, 0;
    %load/vec4 v0x24d03b0_0;
    %inv;
    %store/vec4 v0x24d03b0_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x24a03d0;
T_9 ;
    %vpi_call 7 28 "$dumpvars" {0 0 0};
    %vpi_call 7 29 "$monitor", "Time: %0d ns, clk: %b, q: %b q1: %b", $time, v0x24d03b0_0, v0x24d0470_0, v0x24d0530_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24d0710_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24d0710_0, 0, 1;
    %delay 100, 0;
    %vpi_call 7 32 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "adder.v";
    "divide3.v";
    "divide3_trial.v";
    "divide5.v";
    "divideby3.v";
    "testbench.v";
    "CLKDIVS.v";
    "divideby2.v";
    "divide3_mihai.v";
    "divide5_mihai.v";
