|Main
clk => clk.IN4
rstIn => rstIn.IN3
UART_RXD => UART_RXD.IN1
UART_CTS => UART_CTS.IN1
UART_RTS <= RS232:rs.UART_RTS
UART_TXD <= RS232:rs.UART_TXD
LED1 <= rstIn.DB_MAX_OUTPUT_PORT_TYPE
LED2 <= SerialCommandProcessor:serialCP.force_rst
LED3 <= rst.DB_MAX_OUTPUT_PORT_TYPE


|Main|ProcessorClockEnabler:pce
inclk => inclk.IN1
ena => ena.IN1
outclk <= ProcessorClockEnabler_altclkctrl_0:altclkctrl_0.outclk


|Main|ProcessorClockEnabler:pce|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0
ena => ProcessorClockEnabler_altclkctrl_0_sub:ProcessorClockEnabler_altclkctrl_0_sub_component.ena
inclk => ProcessorClockEnabler_altclkctrl_0_sub:ProcessorClockEnabler_altclkctrl_0_sub_component.inclk[0]
outclk <= ProcessorClockEnabler_altclkctrl_0_sub:ProcessorClockEnabler_altclkctrl_0_sub_component.outclk


|Main|ProcessorClockEnabler:pce|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0|ProcessorClockEnabler_altclkctrl_0_sub:ProcessorClockEnabler_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|Main|RS232:rs
clk => TX_ready~reg0.CLK
clk => TX_counter[0].CLK
clk => TX_counter[1].CLK
clk => TX_counter[2].CLK
clk => TX_counter[3].CLK
clk => TX_counter[4].CLK
clk => TX_counter[5].CLK
clk => TX_counter[6].CLK
clk => TX_counter[7].CLK
clk => TX_counter[8].CLK
clk => TX_counter[9].CLK
clk => TX_counter[10].CLK
clk => TX_counter[11].CLK
clk => TX_counter[12].CLK
clk => TX_counter[13].CLK
clk => TX_counter[14].CLK
clk => TX_counter[15].CLK
clk => TX_counter[16].CLK
clk => TX_counter[17].CLK
clk => TX_counter[18].CLK
clk => TX_counter[19].CLK
clk => TX_counter[20].CLK
clk => TX_counter[21].CLK
clk => TX_counter[22].CLK
clk => TX_counter[23].CLK
clk => TX_counter[24].CLK
clk => TX_counter[25].CLK
clk => TX_counter[26].CLK
clk => TX_counter[27].CLK
clk => TX_counter[28].CLK
clk => TX_counter[29].CLK
clk => TX_counter[30].CLK
clk => TX_counter[31].CLK
clk => TX_currentBit[0].CLK
clk => TX_currentBit[1].CLK
clk => TX_currentBit[2].CLK
clk => TX_currentBit[3].CLK
clk => TX_currentBit[4].CLK
clk => TX_currentBit[5].CLK
clk => TX_currentBit[6].CLK
clk => TX_currentBit[7].CLK
clk => currentTX[0].CLK
clk => currentTX[1].CLK
clk => currentTX[2].CLK
clk => currentTX[3].CLK
clk => currentTX[4].CLK
clk => currentTX[5].CLK
clk => currentTX[6].CLK
clk => currentTX[7].CLK
clk => rxError~reg0.CLK
clk => UART_RTS~reg0.CLK
clk => RX_currentBit[0].CLK
clk => RX_currentBit[1].CLK
clk => RX_currentBit[2].CLK
clk => RX_currentBit[3].CLK
clk => RX_countZeroes[0].CLK
clk => RX_countZeroes[1].CLK
clk => RX_countZeroes[2].CLK
clk => RX_countZeroes[3].CLK
clk => RX_countZeroes[4].CLK
clk => RX_countZeroes[5].CLK
clk => RX_countZeroes[6].CLK
clk => RX_countZeroes[7].CLK
clk => RX_countZeroes[8].CLK
clk => RX_countZeroes[9].CLK
clk => RX_countZeroes[10].CLK
clk => RX_countZeroes[11].CLK
clk => RX_countZeroes[12].CLK
clk => RX_countZeroes[13].CLK
clk => RX_countZeroes[14].CLK
clk => RX_countZeroes[15].CLK
clk => RX_countOnes[0].CLK
clk => RX_countOnes[1].CLK
clk => RX_countOnes[2].CLK
clk => RX_countOnes[3].CLK
clk => RX_countOnes[4].CLK
clk => RX_countOnes[5].CLK
clk => RX_countOnes[6].CLK
clk => RX_countOnes[7].CLK
clk => RX_countOnes[8].CLK
clk => RX_countOnes[9].CLK
clk => RX_countOnes[10].CLK
clk => RX_countOnes[11].CLK
clk => RX_countOnes[12].CLK
clk => RX_countOnes[13].CLK
clk => RX_countOnes[14].CLK
clk => RX_countOnes[15].CLK
clk => RX_counter[0].CLK
clk => RX_counter[1].CLK
clk => RX_counter[2].CLK
clk => RX_counter[3].CLK
clk => RX_counter[4].CLK
clk => RX_counter[5].CLK
clk => RX_counter[6].CLK
clk => RX_counter[7].CLK
clk => RX_counter[8].CLK
clk => RX_counter[9].CLK
clk => RX_counter[10].CLK
clk => RX_counter[11].CLK
clk => RX_counter[12].CLK
clk => RX_counter[13].CLK
clk => RX_counter[14].CLK
clk => RX_counter[15].CLK
clk => RX_counter[16].CLK
clk => RX_counter[17].CLK
clk => RX_counter[18].CLK
clk => RX_counter[19].CLK
clk => RX_counter[20].CLK
clk => RX_counter[21].CLK
clk => RX_counter[22].CLK
clk => RX_counter[23].CLK
clk => RX_counter[24].CLK
clk => RX_counter[25].CLK
clk => RX_counter[26].CLK
clk => RX_counter[27].CLK
clk => RX_counter[28].CLK
clk => RX_counter[29].CLK
clk => RX_counter[30].CLK
clk => RX_counter[31].CLK
clk => hasRX~reg0.CLK
clk => RX[0]~reg0.CLK
clk => RX[1]~reg0.CLK
clk => RX[2]~reg0.CLK
clk => RX[3]~reg0.CLK
clk => RX[4]~reg0.CLK
clk => RX[5]~reg0.CLK
clk => RX[6]~reg0.CLK
clk => RX[7]~reg0.CLK
clk => UART_RXD_d1.CLK
clk => UART_RXD_d0.CLK
clk => TX_state~1.DATAIN
clk => RX_state~1.DATAIN
rst => rxError~reg0.ACLR
rst => UART_RTS~reg0.ACLR
rst => RX_currentBit[0].ACLR
rst => RX_currentBit[1].ACLR
rst => RX_currentBit[2].ACLR
rst => RX_currentBit[3].ACLR
rst => RX_countZeroes[0].ACLR
rst => RX_countZeroes[1].ACLR
rst => RX_countZeroes[2].ACLR
rst => RX_countZeroes[3].ACLR
rst => RX_countZeroes[4].ACLR
rst => RX_countZeroes[5].ACLR
rst => RX_countZeroes[6].ACLR
rst => RX_countZeroes[7].ACLR
rst => RX_countZeroes[8].ACLR
rst => RX_countZeroes[9].ACLR
rst => RX_countZeroes[10].ACLR
rst => RX_countZeroes[11].ACLR
rst => RX_countZeroes[12].ACLR
rst => RX_countZeroes[13].ACLR
rst => RX_countZeroes[14].ACLR
rst => RX_countZeroes[15].ACLR
rst => RX_countOnes[0].ACLR
rst => RX_countOnes[1].ACLR
rst => RX_countOnes[2].ACLR
rst => RX_countOnes[3].ACLR
rst => RX_countOnes[4].ACLR
rst => RX_countOnes[5].ACLR
rst => RX_countOnes[6].ACLR
rst => RX_countOnes[7].ACLR
rst => RX_countOnes[8].ACLR
rst => RX_countOnes[9].ACLR
rst => RX_countOnes[10].ACLR
rst => RX_countOnes[11].ACLR
rst => RX_countOnes[12].ACLR
rst => RX_countOnes[13].ACLR
rst => RX_countOnes[14].ACLR
rst => RX_countOnes[15].ACLR
rst => RX_counter[0].ACLR
rst => RX_counter[1].ACLR
rst => RX_counter[2].ACLR
rst => RX_counter[3].ACLR
rst => RX_counter[4].ACLR
rst => RX_counter[5].ACLR
rst => RX_counter[6].ACLR
rst => RX_counter[7].ACLR
rst => RX_counter[8].ACLR
rst => RX_counter[9].ACLR
rst => RX_counter[10].ACLR
rst => RX_counter[11].ACLR
rst => RX_counter[12].ACLR
rst => RX_counter[13].ACLR
rst => RX_counter[14].ACLR
rst => RX_counter[15].ACLR
rst => RX_counter[16].ACLR
rst => RX_counter[17].ACLR
rst => RX_counter[18].ACLR
rst => RX_counter[19].ACLR
rst => RX_counter[20].ACLR
rst => RX_counter[21].ACLR
rst => RX_counter[22].ACLR
rst => RX_counter[23].ACLR
rst => RX_counter[24].ACLR
rst => RX_counter[25].ACLR
rst => RX_counter[26].ACLR
rst => RX_counter[27].ACLR
rst => RX_counter[28].ACLR
rst => RX_counter[29].ACLR
rst => RX_counter[30].ACLR
rst => RX_counter[31].ACLR
rst => hasRX~reg0.ACLR
rst => RX[0]~reg0.ACLR
rst => RX[1]~reg0.ACLR
rst => RX[2]~reg0.ACLR
rst => RX[3]~reg0.ACLR
rst => RX[4]~reg0.ACLR
rst => RX[5]~reg0.ACLR
rst => RX[6]~reg0.ACLR
rst => RX[7]~reg0.ACLR
rst => TX_ready~reg0.PRESET
rst => TX_counter[0].ACLR
rst => TX_counter[1].ACLR
rst => TX_counter[2].ACLR
rst => TX_counter[3].ACLR
rst => TX_counter[4].ACLR
rst => TX_counter[5].ACLR
rst => TX_counter[6].ACLR
rst => TX_counter[7].ACLR
rst => TX_counter[8].ACLR
rst => TX_counter[9].ACLR
rst => TX_counter[10].ACLR
rst => TX_counter[11].ACLR
rst => TX_counter[12].ACLR
rst => TX_counter[13].ACLR
rst => TX_counter[14].ACLR
rst => TX_counter[15].ACLR
rst => TX_counter[16].ACLR
rst => TX_counter[17].ACLR
rst => TX_counter[18].ACLR
rst => TX_counter[19].ACLR
rst => TX_counter[20].ACLR
rst => TX_counter[21].ACLR
rst => TX_counter[22].ACLR
rst => TX_counter[23].ACLR
rst => TX_counter[24].ACLR
rst => TX_counter[25].ACLR
rst => TX_counter[26].ACLR
rst => TX_counter[27].ACLR
rst => TX_counter[28].ACLR
rst => TX_counter[29].ACLR
rst => TX_counter[30].ACLR
rst => TX_counter[31].ACLR
rst => TX_currentBit[0].ACLR
rst => TX_currentBit[1].ACLR
rst => TX_currentBit[2].ACLR
rst => TX_currentBit[3].ACLR
rst => TX_currentBit[4].ACLR
rst => TX_currentBit[5].ACLR
rst => TX_currentBit[6].ACLR
rst => TX_currentBit[7].ACLR
rst => currentTX[0].ACLR
rst => currentTX[1].ACLR
rst => currentTX[2].ACLR
rst => currentTX[3].ACLR
rst => currentTX[4].ACLR
rst => currentTX[5].ACLR
rst => currentTX[6].ACLR
rst => currentTX[7].ACLR
rst => UART_RXD_d1.PRESET
rst => UART_RXD_d0.PRESET
rst => TX_state~3.DATAIN
rst => RX_state~3.DATAIN
UART_RXD => UART_RXD_d0.DATAIN
UART_CTS => ~NO_FANOUT~
UART_RTS <= UART_RTS~reg0.DB_MAX_OUTPUT_PORT_TYPE
UART_TXD <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
TX[0] => currentTX[0].DATAIN
TX[1] => currentTX[1].DATAIN
TX[2] => currentTX[2].DATAIN
TX[3] => currentTX[3].DATAIN
TX[4] => currentTX[4].DATAIN
TX[5] => currentTX[5].DATAIN
TX[6] => currentTX[6].DATAIN
TX[7] => currentTX[7].DATAIN
start_TX => always3.IN1
start_TX => Selector5.IN3
start_TX => Selector4.IN2
TX_ready <= TX_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX[0] <= RX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX[1] <= RX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX[2] <= RX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX[3] <= RX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX[4] <= RX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX[5] <= RX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX[6] <= RX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX[7] <= RX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hasRX <= hasRX~reg0.DB_MAX_OUTPUT_PORT_TYPE
txError <= LessThan2.DB_MAX_OUTPUT_PORT_TYPE
rxError <= rxError~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Main|Processor:processor
rst => rst.IN5
clk => clk.IN6
memory_clk => memory_clk.IN1
memory_rst => memory_rst.IN1
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_address.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_dataIn.OUTPUTSELECT
externalMemoryControl => memory_readMode.OUTPUTSELECT
externalMemoryControl => memory_readMode.OUTPUTSELECT
externalMemoryControl => memory_readMode.OUTPUTSELECT
externalMemoryControl => memory_writeMode.OUTPUTSELECT
externalMemoryControl => memory_writeMode.OUTPUTSELECT
externalMemoryControl => memory_writeMode.OUTPUTSELECT
externalMemoryControl => memory_unsignedLoad.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalMemoryControl => externalDataOut.OUTPUTSELECT
externalAddress[0] => memory_address.DATAB
externalAddress[1] => memory_address.DATAB
externalAddress[2] => memory_address.DATAB
externalAddress[3] => memory_address.DATAB
externalAddress[4] => memory_address.DATAB
externalAddress[5] => memory_address.DATAB
externalAddress[6] => memory_address.DATAB
externalAddress[7] => memory_address.DATAB
externalAddress[8] => memory_address.DATAB
externalAddress[9] => memory_address.DATAB
externalAddress[10] => memory_address.DATAB
externalAddress[11] => memory_address.DATAB
externalAddress[12] => memory_address.DATAB
externalAddress[13] => memory_address.DATAB
externalAddress[14] => memory_address.DATAB
externalAddress[15] => memory_address.DATAB
externalAddress[16] => memory_address.DATAB
externalAddress[17] => memory_address.DATAB
externalAddress[18] => memory_address.DATAB
externalAddress[19] => memory_address.DATAB
externalAddress[20] => memory_address.DATAB
externalAddress[21] => memory_address.DATAB
externalAddress[22] => memory_address.DATAB
externalAddress[23] => memory_address.DATAB
externalAddress[24] => memory_address.DATAB
externalAddress[25] => memory_address.DATAB
externalAddress[26] => memory_address.DATAB
externalAddress[27] => memory_address.DATAB
externalAddress[28] => memory_address.DATAB
externalAddress[29] => memory_address.DATAB
externalAddress[30] => memory_address.DATAB
externalAddress[31] => memory_address.DATAB
externalData[0] => memory_dataIn.DATAB
externalData[1] => memory_dataIn.DATAB
externalData[2] => memory_dataIn.DATAB
externalData[3] => memory_dataIn.DATAB
externalData[4] => memory_dataIn.DATAB
externalData[5] => memory_dataIn.DATAB
externalData[6] => memory_dataIn.DATAB
externalData[7] => memory_dataIn.DATAB
externalData[8] => memory_dataIn.DATAB
externalData[9] => memory_dataIn.DATAB
externalData[10] => memory_dataIn.DATAB
externalData[11] => memory_dataIn.DATAB
externalData[12] => memory_dataIn.DATAB
externalData[13] => memory_dataIn.DATAB
externalData[14] => memory_dataIn.DATAB
externalData[15] => memory_dataIn.DATAB
externalData[16] => memory_dataIn.DATAB
externalData[17] => memory_dataIn.DATAB
externalData[18] => memory_dataIn.DATAB
externalData[19] => memory_dataIn.DATAB
externalData[20] => memory_dataIn.DATAB
externalData[21] => memory_dataIn.DATAB
externalData[22] => memory_dataIn.DATAB
externalData[23] => memory_dataIn.DATAB
externalData[24] => memory_dataIn.DATAB
externalData[25] => memory_dataIn.DATAB
externalData[26] => memory_dataIn.DATAB
externalData[27] => memory_dataIn.DATAB
externalData[28] => memory_dataIn.DATAB
externalData[29] => memory_dataIn.DATAB
externalData[30] => memory_dataIn.DATAB
externalData[31] => memory_dataIn.DATAB
externalReadMode[0] => memory_readMode.DATAB
externalReadMode[1] => memory_readMode.DATAB
externalReadMode[2] => memory_readMode.DATAB
externalWriteMode[0] => memory_writeMode.DATAB
externalWriteMode[1] => memory_writeMode.DATAB
externalWriteMode[2] => memory_writeMode.DATAB
externalDataOut[0] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[1] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[2] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[3] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[4] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[5] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[6] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[7] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[8] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[9] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[10] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[11] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[12] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[13] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[14] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[15] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[16] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[17] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[18] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[19] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[20] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[21] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[22] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[23] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[24] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[25] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[26] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[27] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[28] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[29] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[30] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE
externalDataOut[31] <= externalDataOut.DB_MAX_OUTPUT_PORT_TYPE


|Main|Processor:processor|PC:pc
clk => currentPC[0].CLK
clk => currentPC[1].CLK
clk => currentPC[2].CLK
clk => currentPC[3].CLK
clk => currentPC[4].CLK
clk => currentPC[5].CLK
clk => currentPC[6].CLK
clk => currentPC[7].CLK
clk => currentPC[8].CLK
clk => currentPC[9].CLK
clk => currentPC[10].CLK
clk => currentPC[11].CLK
clk => currentPC[12].CLK
clk => currentPC[13].CLK
clk => currentPC[14].CLK
clk => currentPC[15].CLK
clk => currentPC[16].CLK
clk => currentPC[17].CLK
clk => currentPC[18].CLK
clk => currentPC[19].CLK
clk => currentPC[20].CLK
clk => currentPC[21].CLK
clk => currentPC[22].CLK
clk => currentPC[23].CLK
clk => currentPC[24].CLK
clk => currentPC[25].CLK
clk => currentPC[26].CLK
clk => currentPC[27].CLK
clk => currentPC[28].CLK
clk => currentPC[29].CLK
clk => currentPC[30].CLK
clk => currentPC[31].CLK
rst => currentPC[0].ACLR
rst => currentPC[1].ACLR
rst => currentPC[2].PRESET
rst => currentPC[3].PRESET
rst => currentPC[4].PRESET
rst => currentPC[5].PRESET
rst => currentPC[6].PRESET
rst => currentPC[7].PRESET
rst => currentPC[8].PRESET
rst => currentPC[9].PRESET
rst => currentPC[10].ACLR
rst => currentPC[11].ACLR
rst => currentPC[12].ACLR
rst => currentPC[13].ACLR
rst => currentPC[14].ACLR
rst => currentPC[15].ACLR
rst => currentPC[16].ACLR
rst => currentPC[17].ACLR
rst => currentPC[18].ACLR
rst => currentPC[19].ACLR
rst => currentPC[20].ACLR
rst => currentPC[21].ACLR
rst => currentPC[22].ACLR
rst => currentPC[23].ACLR
rst => currentPC[24].ACLR
rst => currentPC[25].ACLR
rst => currentPC[26].ACLR
rst => currentPC[27].ACLR
rst => currentPC[28].ACLR
rst => currentPC[29].ACLR
rst => currentPC[30].ACLR
rst => currentPC[31].ACLR
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
shouldUseNewPC => oldPC.OUTPUTSELECT
newPC[0] => oldPC.DATAB
newPC[1] => oldPC.DATAB
newPC[2] => oldPC.DATAB
newPC[3] => oldPC.DATAB
newPC[4] => oldPC.DATAB
newPC[5] => oldPC.DATAB
newPC[6] => oldPC.DATAB
newPC[7] => oldPC.DATAB
newPC[8] => oldPC.DATAB
newPC[9] => oldPC.DATAB
newPC[10] => oldPC.DATAB
newPC[11] => oldPC.DATAB
newPC[12] => oldPC.DATAB
newPC[13] => oldPC.DATAB
newPC[14] => oldPC.DATAB
newPC[15] => oldPC.DATAB
newPC[16] => oldPC.DATAB
newPC[17] => oldPC.DATAB
newPC[18] => oldPC.DATAB
newPC[19] => oldPC.DATAB
newPC[20] => oldPC.DATAB
newPC[21] => oldPC.DATAB
newPC[22] => oldPC.DATAB
newPC[23] => oldPC.DATAB
newPC[24] => oldPC.DATAB
newPC[25] => oldPC.DATAB
newPC[26] => oldPC.DATAB
newPC[27] => oldPC.DATAB
newPC[28] => oldPC.DATAB
newPC[29] => oldPC.DATAB
newPC[30] => oldPC.DATAB
newPC[31] => oldPC.DATAB
pcAddress[0] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[1] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[2] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[3] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[4] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[5] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[6] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[7] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[8] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[9] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[10] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[11] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[12] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[13] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[14] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[15] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[16] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[17] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[18] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[19] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[20] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[21] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[22] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[23] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[24] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[25] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[26] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[27] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[28] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[29] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[30] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
pcAddress[31] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[0] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[1] <= oldPC.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
nextPCAddress[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Processor:processor|RegisterFile:registerFile
clk => registers.we_a.CLK
clk => registers.waddr_a[4].CLK
clk => registers.waddr_a[3].CLK
clk => registers.waddr_a[2].CLK
clk => registers.waddr_a[1].CLK
clk => registers.waddr_a[0].CLK
clk => registers.data_a[31].CLK
clk => registers.data_a[30].CLK
clk => registers.data_a[29].CLK
clk => registers.data_a[28].CLK
clk => registers.data_a[27].CLK
clk => registers.data_a[26].CLK
clk => registers.data_a[25].CLK
clk => registers.data_a[24].CLK
clk => registers.data_a[23].CLK
clk => registers.data_a[22].CLK
clk => registers.data_a[21].CLK
clk => registers.data_a[20].CLK
clk => registers.data_a[19].CLK
clk => registers.data_a[18].CLK
clk => registers.data_a[17].CLK
clk => registers.data_a[16].CLK
clk => registers.data_a[15].CLK
clk => registers.data_a[14].CLK
clk => registers.data_a[13].CLK
clk => registers.data_a[12].CLK
clk => registers.data_a[11].CLK
clk => registers.data_a[10].CLK
clk => registers.data_a[9].CLK
clk => registers.data_a[8].CLK
clk => registers.data_a[7].CLK
clk => registers.data_a[6].CLK
clk => registers.data_a[5].CLK
clk => registers.data_a[4].CLK
clk => registers.data_a[3].CLK
clk => registers.data_a[2].CLK
clk => registers.data_a[1].CLK
clk => registers.data_a[0].CLK
clk => registers.CLK0
rst => comb.IN1
rsAddress[0] => Equal1.IN4
rsAddress[0] => Equal2.IN9
rsAddress[0] => registers.RADDR
rsAddress[1] => Equal1.IN3
rsAddress[1] => Equal2.IN8
rsAddress[1] => registers.RADDR1
rsAddress[2] => Equal1.IN2
rsAddress[2] => Equal2.IN7
rsAddress[2] => registers.RADDR2
rsAddress[3] => Equal1.IN1
rsAddress[3] => Equal2.IN6
rsAddress[3] => registers.RADDR3
rsAddress[4] => Equal1.IN0
rsAddress[4] => Equal2.IN5
rsAddress[4] => registers.RADDR4
rtAddress[0] => Equal3.IN4
rtAddress[0] => Equal4.IN9
rtAddress[0] => registers.PORTBRADDR
rtAddress[1] => Equal3.IN3
rtAddress[1] => Equal4.IN8
rtAddress[1] => registers.PORTBRADDR1
rtAddress[2] => Equal3.IN2
rtAddress[2] => Equal4.IN7
rtAddress[2] => registers.PORTBRADDR2
rtAddress[3] => Equal3.IN1
rtAddress[3] => Equal4.IN6
rtAddress[3] => registers.PORTBRADDR3
rtAddress[4] => Equal3.IN0
rtAddress[4] => Equal4.IN5
rtAddress[4] => registers.PORTBRADDR4
writeAddress[0] => Equal1.IN9
writeAddress[0] => Equal3.IN9
writeAddress[0] => registers.waddr_a[0].DATAIN
writeAddress[0] => Equal0.IN4
writeAddress[0] => registers.WADDR
writeAddress[1] => Equal1.IN8
writeAddress[1] => Equal3.IN8
writeAddress[1] => registers.waddr_a[1].DATAIN
writeAddress[1] => Equal0.IN3
writeAddress[1] => registers.WADDR1
writeAddress[2] => Equal1.IN7
writeAddress[2] => Equal3.IN7
writeAddress[2] => registers.waddr_a[2].DATAIN
writeAddress[2] => Equal0.IN2
writeAddress[2] => registers.WADDR2
writeAddress[3] => Equal1.IN6
writeAddress[3] => Equal3.IN6
writeAddress[3] => registers.waddr_a[3].DATAIN
writeAddress[3] => Equal0.IN1
writeAddress[3] => registers.WADDR3
writeAddress[4] => Equal1.IN5
writeAddress[4] => Equal3.IN5
writeAddress[4] => registers.waddr_a[4].DATAIN
writeAddress[4] => Equal0.IN0
writeAddress[4] => registers.WADDR4
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue0.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerRead => readValue1.OUTPUTSELECT
registerWrite => always0.IN1
registerWrite => always1.IN1
registerWrite => always1.IN1
writeData[0] => readValue0.DATAB
writeData[0] => readValue1.DATAB
writeData[0] => registers.data_a[0].DATAIN
writeData[0] => registers.DATAIN
writeData[1] => readValue0.DATAB
writeData[1] => readValue1.DATAB
writeData[1] => registers.data_a[1].DATAIN
writeData[1] => registers.DATAIN1
writeData[2] => readValue0.DATAB
writeData[2] => readValue1.DATAB
writeData[2] => registers.data_a[2].DATAIN
writeData[2] => registers.DATAIN2
writeData[3] => readValue0.DATAB
writeData[3] => readValue1.DATAB
writeData[3] => registers.data_a[3].DATAIN
writeData[3] => registers.DATAIN3
writeData[4] => readValue0.DATAB
writeData[4] => readValue1.DATAB
writeData[4] => registers.data_a[4].DATAIN
writeData[4] => registers.DATAIN4
writeData[5] => readValue0.DATAB
writeData[5] => readValue1.DATAB
writeData[5] => registers.data_a[5].DATAIN
writeData[5] => registers.DATAIN5
writeData[6] => readValue0.DATAB
writeData[6] => readValue1.DATAB
writeData[6] => registers.data_a[6].DATAIN
writeData[6] => registers.DATAIN6
writeData[7] => readValue0.DATAB
writeData[7] => readValue1.DATAB
writeData[7] => registers.data_a[7].DATAIN
writeData[7] => registers.DATAIN7
writeData[8] => readValue0.DATAB
writeData[8] => readValue1.DATAB
writeData[8] => registers.data_a[8].DATAIN
writeData[8] => registers.DATAIN8
writeData[9] => readValue0.DATAB
writeData[9] => readValue1.DATAB
writeData[9] => registers.data_a[9].DATAIN
writeData[9] => registers.DATAIN9
writeData[10] => readValue0.DATAB
writeData[10] => readValue1.DATAB
writeData[10] => registers.data_a[10].DATAIN
writeData[10] => registers.DATAIN10
writeData[11] => readValue0.DATAB
writeData[11] => readValue1.DATAB
writeData[11] => registers.data_a[11].DATAIN
writeData[11] => registers.DATAIN11
writeData[12] => readValue0.DATAB
writeData[12] => readValue1.DATAB
writeData[12] => registers.data_a[12].DATAIN
writeData[12] => registers.DATAIN12
writeData[13] => readValue0.DATAB
writeData[13] => readValue1.DATAB
writeData[13] => registers.data_a[13].DATAIN
writeData[13] => registers.DATAIN13
writeData[14] => readValue0.DATAB
writeData[14] => readValue1.DATAB
writeData[14] => registers.data_a[14].DATAIN
writeData[14] => registers.DATAIN14
writeData[15] => readValue0.DATAB
writeData[15] => readValue1.DATAB
writeData[15] => registers.data_a[15].DATAIN
writeData[15] => registers.DATAIN15
writeData[16] => readValue0.DATAB
writeData[16] => readValue1.DATAB
writeData[16] => registers.data_a[16].DATAIN
writeData[16] => registers.DATAIN16
writeData[17] => readValue0.DATAB
writeData[17] => readValue1.DATAB
writeData[17] => registers.data_a[17].DATAIN
writeData[17] => registers.DATAIN17
writeData[18] => readValue0.DATAB
writeData[18] => readValue1.DATAB
writeData[18] => registers.data_a[18].DATAIN
writeData[18] => registers.DATAIN18
writeData[19] => readValue0.DATAB
writeData[19] => readValue1.DATAB
writeData[19] => registers.data_a[19].DATAIN
writeData[19] => registers.DATAIN19
writeData[20] => readValue0.DATAB
writeData[20] => readValue1.DATAB
writeData[20] => registers.data_a[20].DATAIN
writeData[20] => registers.DATAIN20
writeData[21] => readValue0.DATAB
writeData[21] => readValue1.DATAB
writeData[21] => registers.data_a[21].DATAIN
writeData[21] => registers.DATAIN21
writeData[22] => readValue0.DATAB
writeData[22] => readValue1.DATAB
writeData[22] => registers.data_a[22].DATAIN
writeData[22] => registers.DATAIN22
writeData[23] => readValue0.DATAB
writeData[23] => readValue1.DATAB
writeData[23] => registers.data_a[23].DATAIN
writeData[23] => registers.DATAIN23
writeData[24] => readValue0.DATAB
writeData[24] => readValue1.DATAB
writeData[24] => registers.data_a[24].DATAIN
writeData[24] => registers.DATAIN24
writeData[25] => readValue0.DATAB
writeData[25] => readValue1.DATAB
writeData[25] => registers.data_a[25].DATAIN
writeData[25] => registers.DATAIN25
writeData[26] => readValue0.DATAB
writeData[26] => readValue1.DATAB
writeData[26] => registers.data_a[26].DATAIN
writeData[26] => registers.DATAIN26
writeData[27] => readValue0.DATAB
writeData[27] => readValue1.DATAB
writeData[27] => registers.data_a[27].DATAIN
writeData[27] => registers.DATAIN27
writeData[28] => readValue0.DATAB
writeData[28] => readValue1.DATAB
writeData[28] => registers.data_a[28].DATAIN
writeData[28] => registers.DATAIN28
writeData[29] => readValue0.DATAB
writeData[29] => readValue1.DATAB
writeData[29] => registers.data_a[29].DATAIN
writeData[29] => registers.DATAIN29
writeData[30] => readValue0.DATAB
writeData[30] => readValue1.DATAB
writeData[30] => registers.data_a[30].DATAIN
writeData[30] => registers.DATAIN30
writeData[31] => readValue0.DATAB
writeData[31] => readValue1.DATAB
writeData[31] => registers.data_a[31].DATAIN
writeData[31] => registers.DATAIN31
readValue0[0] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[1] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[2] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[3] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[4] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[5] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[6] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[7] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[8] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[9] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[10] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[11] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[12] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[13] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[14] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[15] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[16] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[17] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[18] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[19] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[20] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[21] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[22] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[23] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[24] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[25] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[26] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[27] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[28] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[29] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[30] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue0[31] <= readValue0.DB_MAX_OUTPUT_PORT_TYPE
readValue1[0] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[1] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[2] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[3] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[4] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[5] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[6] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[7] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[8] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[9] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[10] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[11] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[12] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[13] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[14] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[15] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[16] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[17] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[18] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[19] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[20] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[21] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[22] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[23] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[24] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[25] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[26] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[27] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[28] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[29] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[30] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE
readValue1[31] <= readValue1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Processor:processor|ALU:alu
clk => hi[0].CLK
clk => hi[1].CLK
clk => hi[2].CLK
clk => hi[3].CLK
clk => hi[4].CLK
clk => hi[5].CLK
clk => hi[6].CLK
clk => hi[7].CLK
clk => hi[8].CLK
clk => hi[9].CLK
clk => hi[10].CLK
clk => hi[11].CLK
clk => hi[12].CLK
clk => hi[13].CLK
clk => hi[14].CLK
clk => hi[15].CLK
clk => hi[16].CLK
clk => hi[17].CLK
clk => hi[18].CLK
clk => hi[19].CLK
clk => hi[20].CLK
clk => hi[21].CLK
clk => hi[22].CLK
clk => hi[23].CLK
clk => hi[24].CLK
clk => hi[25].CLK
clk => hi[26].CLK
clk => hi[27].CLK
clk => hi[28].CLK
clk => hi[29].CLK
clk => hi[30].CLK
clk => hi[31].CLK
clk => lo[0].CLK
clk => lo[1].CLK
clk => lo[2].CLK
clk => lo[3].CLK
clk => lo[4].CLK
clk => lo[5].CLK
clk => lo[6].CLK
clk => lo[7].CLK
clk => lo[8].CLK
clk => lo[9].CLK
clk => lo[10].CLK
clk => lo[11].CLK
clk => lo[12].CLK
clk => lo[13].CLK
clk => lo[14].CLK
clk => lo[15].CLK
clk => lo[16].CLK
clk => lo[17].CLK
clk => lo[18].CLK
clk => lo[19].CLK
clk => lo[20].CLK
clk => lo[21].CLK
clk => lo[22].CLK
clk => lo[23].CLK
clk => lo[24].CLK
clk => lo[25].CLK
clk => lo[26].CLK
clk => lo[27].CLK
clk => lo[28].CLK
clk => lo[29].CLK
clk => lo[30].CLK
clk => lo[31].CLK
rst => lo[31].ENA
rst => lo[30].ENA
rst => lo[29].ENA
rst => lo[28].ENA
rst => lo[27].ENA
rst => lo[26].ENA
rst => lo[25].ENA
rst => lo[24].ENA
rst => lo[23].ENA
rst => lo[22].ENA
rst => lo[21].ENA
rst => lo[20].ENA
rst => lo[19].ENA
rst => lo[18].ENA
rst => lo[17].ENA
rst => lo[16].ENA
rst => lo[15].ENA
rst => lo[14].ENA
rst => lo[13].ENA
rst => lo[12].ENA
rst => lo[11].ENA
rst => lo[10].ENA
rst => lo[9].ENA
rst => lo[8].ENA
rst => lo[7].ENA
rst => lo[6].ENA
rst => lo[5].ENA
rst => lo[4].ENA
rst => lo[3].ENA
rst => lo[2].ENA
rst => lo[1].ENA
rst => lo[0].ENA
rst => hi[31].ENA
rst => hi[30].ENA
rst => hi[29].ENA
rst => hi[28].ENA
rst => hi[27].ENA
rst => hi[26].ENA
rst => hi[25].ENA
rst => hi[24].ENA
rst => hi[23].ENA
rst => hi[22].ENA
rst => hi[21].ENA
rst => hi[20].ENA
rst => hi[19].ENA
rst => hi[18].ENA
rst => hi[17].ENA
rst => hi[16].ENA
rst => hi[15].ENA
rst => hi[14].ENA
rst => hi[13].ENA
rst => hi[12].ENA
rst => hi[11].ENA
rst => hi[10].ENA
rst => hi[9].ENA
rst => hi[8].ENA
rst => hi[7].ENA
rst => hi[6].ENA
rst => hi[5].ENA
rst => hi[4].ENA
rst => hi[3].ENA
rst => hi[2].ENA
rst => hi[1].ENA
rst => hi[0].ENA
dataIn0[0] => Add0.IN33
dataIn0[0] => Add1.IN32
dataIn0[0] => Add2.IN66
dataIn0[0] => Add3.IN64
dataIn0[0] => Mult0.IN31
dataIn0[0] => Mult1.IN31
dataIn0[0] => Div0.IN31
dataIn0[0] => Add4.IN64
dataIn0[0] => Div1.IN31
dataIn0[0] => Add5.IN64
dataIn0[0] => result.IN0
dataIn0[0] => result.IN0
dataIn0[0] => result.IN0
dataIn0[0] => ShiftLeft1.IN5
dataIn0[0] => ShiftRight1.IN5
dataIn0[0] => LessThan0.IN64
dataIn0[0] => ShiftRight3.IN4
dataIn0[0] => LessThan1.IN32
dataIn0[0] => LessThan2.IN32
dataIn0[0] => Selector31.IN11
dataIn0[0] => Selector63.IN11
dataIn0[0] => Mux31.IN60
dataIn0[0] => Mux31.IN61
dataIn0[1] => Add0.IN32
dataIn0[1] => Add1.IN31
dataIn0[1] => Add2.IN65
dataIn0[1] => Add3.IN63
dataIn0[1] => Mult0.IN30
dataIn0[1] => Mult1.IN30
dataIn0[1] => Div0.IN30
dataIn0[1] => Add4.IN63
dataIn0[1] => Div1.IN30
dataIn0[1] => Add5.IN63
dataIn0[1] => result.IN0
dataIn0[1] => result.IN0
dataIn0[1] => result.IN0
dataIn0[1] => ShiftLeft1.IN4
dataIn0[1] => ShiftRight1.IN4
dataIn0[1] => LessThan0.IN63
dataIn0[1] => ShiftRight3.IN3
dataIn0[1] => LessThan1.IN31
dataIn0[1] => LessThan2.IN31
dataIn0[1] => Selector30.IN11
dataIn0[1] => Selector62.IN11
dataIn0[1] => Mux30.IN60
dataIn0[1] => Mux30.IN61
dataIn0[2] => Add0.IN31
dataIn0[2] => Add1.IN30
dataIn0[2] => Add2.IN64
dataIn0[2] => Add3.IN62
dataIn0[2] => Mult0.IN29
dataIn0[2] => Mult1.IN29
dataIn0[2] => Div0.IN29
dataIn0[2] => Add4.IN62
dataIn0[2] => Div1.IN29
dataIn0[2] => Add5.IN62
dataIn0[2] => result.IN0
dataIn0[2] => result.IN0
dataIn0[2] => result.IN0
dataIn0[2] => ShiftLeft1.IN3
dataIn0[2] => ShiftRight1.IN3
dataIn0[2] => LessThan0.IN62
dataIn0[2] => ShiftRight3.IN2
dataIn0[2] => LessThan1.IN30
dataIn0[2] => LessThan2.IN30
dataIn0[2] => Selector29.IN11
dataIn0[2] => Selector61.IN11
dataIn0[2] => Mux29.IN60
dataIn0[2] => Mux29.IN61
dataIn0[3] => Add0.IN30
dataIn0[3] => Add1.IN29
dataIn0[3] => Add2.IN63
dataIn0[3] => Add3.IN61
dataIn0[3] => Mult0.IN28
dataIn0[3] => Mult1.IN28
dataIn0[3] => Div0.IN28
dataIn0[3] => Add4.IN61
dataIn0[3] => Div1.IN28
dataIn0[3] => Add5.IN61
dataIn0[3] => result.IN0
dataIn0[3] => result.IN0
dataIn0[3] => result.IN0
dataIn0[3] => ShiftLeft1.IN2
dataIn0[3] => ShiftRight1.IN2
dataIn0[3] => LessThan0.IN61
dataIn0[3] => ShiftRight3.IN1
dataIn0[3] => LessThan1.IN29
dataIn0[3] => LessThan2.IN29
dataIn0[3] => Selector28.IN11
dataIn0[3] => Selector60.IN11
dataIn0[3] => Mux28.IN60
dataIn0[3] => Mux28.IN61
dataIn0[4] => Add0.IN29
dataIn0[4] => Add1.IN28
dataIn0[4] => Add2.IN62
dataIn0[4] => Add3.IN60
dataIn0[4] => Mult0.IN27
dataIn0[4] => Mult1.IN27
dataIn0[4] => Div0.IN27
dataIn0[4] => Add4.IN60
dataIn0[4] => Div1.IN27
dataIn0[4] => Add5.IN60
dataIn0[4] => result.IN0
dataIn0[4] => result.IN0
dataIn0[4] => result.IN0
dataIn0[4] => ShiftLeft1.IN1
dataIn0[4] => ShiftRight1.IN1
dataIn0[4] => LessThan0.IN60
dataIn0[4] => ShiftRight3.IN0
dataIn0[4] => LessThan1.IN28
dataIn0[4] => LessThan2.IN28
dataIn0[4] => Selector27.IN11
dataIn0[4] => Selector59.IN11
dataIn0[4] => Mux27.IN60
dataIn0[4] => Mux27.IN61
dataIn0[5] => Add0.IN28
dataIn0[5] => Add1.IN27
dataIn0[5] => Add2.IN61
dataIn0[5] => Add3.IN59
dataIn0[5] => Mult0.IN26
dataIn0[5] => Mult1.IN26
dataIn0[5] => Div0.IN26
dataIn0[5] => Add4.IN59
dataIn0[5] => Div1.IN26
dataIn0[5] => Add5.IN59
dataIn0[5] => result.IN0
dataIn0[5] => result.IN0
dataIn0[5] => result.IN0
dataIn0[5] => LessThan0.IN59
dataIn0[5] => LessThan1.IN27
dataIn0[5] => LessThan2.IN27
dataIn0[5] => Selector26.IN11
dataIn0[5] => Selector58.IN11
dataIn0[5] => Mux26.IN60
dataIn0[5] => Mux26.IN61
dataIn0[6] => Add0.IN27
dataIn0[6] => Add1.IN26
dataIn0[6] => Add2.IN60
dataIn0[6] => Add3.IN58
dataIn0[6] => Mult0.IN25
dataIn0[6] => Mult1.IN25
dataIn0[6] => Div0.IN25
dataIn0[6] => Add4.IN58
dataIn0[6] => Div1.IN25
dataIn0[6] => Add5.IN58
dataIn0[6] => result.IN0
dataIn0[6] => result.IN0
dataIn0[6] => result.IN0
dataIn0[6] => LessThan0.IN58
dataIn0[6] => LessThan1.IN26
dataIn0[6] => LessThan2.IN26
dataIn0[6] => Selector25.IN11
dataIn0[6] => Selector57.IN11
dataIn0[6] => Mux25.IN60
dataIn0[6] => Mux25.IN61
dataIn0[7] => Add0.IN26
dataIn0[7] => Add1.IN25
dataIn0[7] => Add2.IN59
dataIn0[7] => Add3.IN57
dataIn0[7] => Mult0.IN24
dataIn0[7] => Mult1.IN24
dataIn0[7] => Div0.IN24
dataIn0[7] => Add4.IN57
dataIn0[7] => Div1.IN24
dataIn0[7] => Add5.IN57
dataIn0[7] => result.IN0
dataIn0[7] => result.IN0
dataIn0[7] => result.IN0
dataIn0[7] => LessThan0.IN57
dataIn0[7] => LessThan1.IN25
dataIn0[7] => LessThan2.IN25
dataIn0[7] => Selector24.IN11
dataIn0[7] => Selector56.IN11
dataIn0[7] => Mux24.IN60
dataIn0[7] => Mux24.IN61
dataIn0[8] => Add0.IN25
dataIn0[8] => Add1.IN24
dataIn0[8] => Add2.IN58
dataIn0[8] => Add3.IN56
dataIn0[8] => Mult0.IN23
dataIn0[8] => Mult1.IN23
dataIn0[8] => Div0.IN23
dataIn0[8] => Add4.IN56
dataIn0[8] => Div1.IN23
dataIn0[8] => Add5.IN56
dataIn0[8] => result.IN0
dataIn0[8] => result.IN0
dataIn0[8] => result.IN0
dataIn0[8] => LessThan0.IN56
dataIn0[8] => LessThan1.IN24
dataIn0[8] => LessThan2.IN24
dataIn0[8] => Selector23.IN11
dataIn0[8] => Selector55.IN11
dataIn0[8] => Mux23.IN60
dataIn0[8] => Mux23.IN61
dataIn0[9] => Add0.IN24
dataIn0[9] => Add1.IN23
dataIn0[9] => Add2.IN57
dataIn0[9] => Add3.IN55
dataIn0[9] => Mult0.IN22
dataIn0[9] => Mult1.IN22
dataIn0[9] => Div0.IN22
dataIn0[9] => Add4.IN55
dataIn0[9] => Div1.IN22
dataIn0[9] => Add5.IN55
dataIn0[9] => result.IN0
dataIn0[9] => result.IN0
dataIn0[9] => result.IN0
dataIn0[9] => LessThan0.IN55
dataIn0[9] => LessThan1.IN23
dataIn0[9] => LessThan2.IN23
dataIn0[9] => Selector22.IN11
dataIn0[9] => Selector54.IN11
dataIn0[9] => Mux22.IN60
dataIn0[9] => Mux22.IN61
dataIn0[10] => Add0.IN23
dataIn0[10] => Add1.IN22
dataIn0[10] => Add2.IN56
dataIn0[10] => Add3.IN54
dataIn0[10] => Mult0.IN21
dataIn0[10] => Mult1.IN21
dataIn0[10] => Div0.IN21
dataIn0[10] => Add4.IN54
dataIn0[10] => Div1.IN21
dataIn0[10] => Add5.IN54
dataIn0[10] => result.IN0
dataIn0[10] => result.IN0
dataIn0[10] => result.IN0
dataIn0[10] => LessThan0.IN54
dataIn0[10] => LessThan1.IN22
dataIn0[10] => LessThan2.IN22
dataIn0[10] => Selector21.IN11
dataIn0[10] => Selector53.IN11
dataIn0[10] => Mux21.IN60
dataIn0[10] => Mux21.IN61
dataIn0[11] => Add0.IN22
dataIn0[11] => Add1.IN21
dataIn0[11] => Add2.IN55
dataIn0[11] => Add3.IN53
dataIn0[11] => Mult0.IN20
dataIn0[11] => Mult1.IN20
dataIn0[11] => Div0.IN20
dataIn0[11] => Add4.IN53
dataIn0[11] => Div1.IN20
dataIn0[11] => Add5.IN53
dataIn0[11] => result.IN0
dataIn0[11] => result.IN0
dataIn0[11] => result.IN0
dataIn0[11] => LessThan0.IN53
dataIn0[11] => LessThan1.IN21
dataIn0[11] => LessThan2.IN21
dataIn0[11] => Selector20.IN11
dataIn0[11] => Selector52.IN11
dataIn0[11] => Mux20.IN60
dataIn0[11] => Mux20.IN61
dataIn0[12] => Add0.IN21
dataIn0[12] => Add1.IN20
dataIn0[12] => Add2.IN54
dataIn0[12] => Add3.IN52
dataIn0[12] => Mult0.IN19
dataIn0[12] => Mult1.IN19
dataIn0[12] => Div0.IN19
dataIn0[12] => Add4.IN52
dataIn0[12] => Div1.IN19
dataIn0[12] => Add5.IN52
dataIn0[12] => result.IN0
dataIn0[12] => result.IN0
dataIn0[12] => result.IN0
dataIn0[12] => LessThan0.IN52
dataIn0[12] => LessThan1.IN20
dataIn0[12] => LessThan2.IN20
dataIn0[12] => Selector19.IN11
dataIn0[12] => Selector51.IN11
dataIn0[12] => Mux19.IN60
dataIn0[12] => Mux19.IN61
dataIn0[13] => Add0.IN20
dataIn0[13] => Add1.IN19
dataIn0[13] => Add2.IN53
dataIn0[13] => Add3.IN51
dataIn0[13] => Mult0.IN18
dataIn0[13] => Mult1.IN18
dataIn0[13] => Div0.IN18
dataIn0[13] => Add4.IN51
dataIn0[13] => Div1.IN18
dataIn0[13] => Add5.IN51
dataIn0[13] => result.IN0
dataIn0[13] => result.IN0
dataIn0[13] => result.IN0
dataIn0[13] => LessThan0.IN51
dataIn0[13] => LessThan1.IN19
dataIn0[13] => LessThan2.IN19
dataIn0[13] => Selector18.IN11
dataIn0[13] => Selector50.IN11
dataIn0[13] => Mux18.IN60
dataIn0[13] => Mux18.IN61
dataIn0[14] => Add0.IN19
dataIn0[14] => Add1.IN18
dataIn0[14] => Add2.IN52
dataIn0[14] => Add3.IN50
dataIn0[14] => Mult0.IN17
dataIn0[14] => Mult1.IN17
dataIn0[14] => Div0.IN17
dataIn0[14] => Add4.IN50
dataIn0[14] => Div1.IN17
dataIn0[14] => Add5.IN50
dataIn0[14] => result.IN0
dataIn0[14] => result.IN0
dataIn0[14] => result.IN0
dataIn0[14] => LessThan0.IN50
dataIn0[14] => LessThan1.IN18
dataIn0[14] => LessThan2.IN18
dataIn0[14] => Selector17.IN11
dataIn0[14] => Selector49.IN11
dataIn0[14] => Mux17.IN60
dataIn0[14] => Mux17.IN61
dataIn0[15] => Add0.IN18
dataIn0[15] => Add1.IN17
dataIn0[15] => Add2.IN51
dataIn0[15] => Add3.IN49
dataIn0[15] => Mult0.IN16
dataIn0[15] => Mult1.IN16
dataIn0[15] => Div0.IN16
dataIn0[15] => Add4.IN49
dataIn0[15] => Div1.IN16
dataIn0[15] => Add5.IN49
dataIn0[15] => result.IN0
dataIn0[15] => result.IN0
dataIn0[15] => result.IN0
dataIn0[15] => LessThan0.IN49
dataIn0[15] => LessThan1.IN17
dataIn0[15] => LessThan2.IN17
dataIn0[15] => Selector16.IN11
dataIn0[15] => Selector48.IN11
dataIn0[15] => Mux16.IN60
dataIn0[15] => Mux16.IN61
dataIn0[16] => Add0.IN17
dataIn0[16] => Add1.IN16
dataIn0[16] => Add2.IN50
dataIn0[16] => Add3.IN48
dataIn0[16] => Mult0.IN15
dataIn0[16] => Mult1.IN15
dataIn0[16] => Div0.IN15
dataIn0[16] => Add4.IN48
dataIn0[16] => Div1.IN15
dataIn0[16] => Add5.IN48
dataIn0[16] => result.IN0
dataIn0[16] => result.IN0
dataIn0[16] => result.IN0
dataIn0[16] => LessThan0.IN48
dataIn0[16] => LessThan1.IN16
dataIn0[16] => LessThan2.IN16
dataIn0[16] => Selector15.IN11
dataIn0[16] => Selector47.IN11
dataIn0[16] => Mux15.IN59
dataIn0[16] => Mux15.IN60
dataIn0[17] => Add0.IN16
dataIn0[17] => Add1.IN15
dataIn0[17] => Add2.IN49
dataIn0[17] => Add3.IN47
dataIn0[17] => Mult0.IN14
dataIn0[17] => Mult1.IN14
dataIn0[17] => Div0.IN14
dataIn0[17] => Add4.IN47
dataIn0[17] => Div1.IN14
dataIn0[17] => Add5.IN47
dataIn0[17] => result.IN0
dataIn0[17] => result.IN0
dataIn0[17] => result.IN0
dataIn0[17] => LessThan0.IN47
dataIn0[17] => LessThan1.IN15
dataIn0[17] => LessThan2.IN15
dataIn0[17] => Selector14.IN11
dataIn0[17] => Selector46.IN11
dataIn0[17] => Mux14.IN59
dataIn0[17] => Mux14.IN60
dataIn0[18] => Add0.IN15
dataIn0[18] => Add1.IN14
dataIn0[18] => Add2.IN48
dataIn0[18] => Add3.IN46
dataIn0[18] => Mult0.IN13
dataIn0[18] => Mult1.IN13
dataIn0[18] => Div0.IN13
dataIn0[18] => Add4.IN46
dataIn0[18] => Div1.IN13
dataIn0[18] => Add5.IN46
dataIn0[18] => result.IN0
dataIn0[18] => result.IN0
dataIn0[18] => result.IN0
dataIn0[18] => LessThan0.IN46
dataIn0[18] => LessThan1.IN14
dataIn0[18] => LessThan2.IN14
dataIn0[18] => Selector13.IN11
dataIn0[18] => Selector45.IN11
dataIn0[18] => Mux13.IN59
dataIn0[18] => Mux13.IN60
dataIn0[19] => Add0.IN14
dataIn0[19] => Add1.IN13
dataIn0[19] => Add2.IN47
dataIn0[19] => Add3.IN45
dataIn0[19] => Mult0.IN12
dataIn0[19] => Mult1.IN12
dataIn0[19] => Div0.IN12
dataIn0[19] => Add4.IN45
dataIn0[19] => Div1.IN12
dataIn0[19] => Add5.IN45
dataIn0[19] => result.IN0
dataIn0[19] => result.IN0
dataIn0[19] => result.IN0
dataIn0[19] => LessThan0.IN45
dataIn0[19] => LessThan1.IN13
dataIn0[19] => LessThan2.IN13
dataIn0[19] => Selector12.IN11
dataIn0[19] => Selector44.IN11
dataIn0[19] => Mux12.IN59
dataIn0[19] => Mux12.IN60
dataIn0[20] => Add0.IN13
dataIn0[20] => Add1.IN12
dataIn0[20] => Add2.IN46
dataIn0[20] => Add3.IN44
dataIn0[20] => Mult0.IN11
dataIn0[20] => Mult1.IN11
dataIn0[20] => Div0.IN11
dataIn0[20] => Add4.IN44
dataIn0[20] => Div1.IN11
dataIn0[20] => Add5.IN44
dataIn0[20] => result.IN0
dataIn0[20] => result.IN0
dataIn0[20] => result.IN0
dataIn0[20] => LessThan0.IN44
dataIn0[20] => LessThan1.IN12
dataIn0[20] => LessThan2.IN12
dataIn0[20] => Selector11.IN11
dataIn0[20] => Selector43.IN11
dataIn0[20] => Mux11.IN59
dataIn0[20] => Mux11.IN60
dataIn0[21] => Add0.IN12
dataIn0[21] => Add1.IN11
dataIn0[21] => Add2.IN45
dataIn0[21] => Add3.IN43
dataIn0[21] => Mult0.IN10
dataIn0[21] => Mult1.IN10
dataIn0[21] => Div0.IN10
dataIn0[21] => Add4.IN43
dataIn0[21] => Div1.IN10
dataIn0[21] => Add5.IN43
dataIn0[21] => result.IN0
dataIn0[21] => result.IN0
dataIn0[21] => result.IN0
dataIn0[21] => LessThan0.IN43
dataIn0[21] => LessThan1.IN11
dataIn0[21] => LessThan2.IN11
dataIn0[21] => Selector10.IN11
dataIn0[21] => Selector42.IN11
dataIn0[21] => Mux10.IN59
dataIn0[21] => Mux10.IN60
dataIn0[22] => Add0.IN11
dataIn0[22] => Add1.IN10
dataIn0[22] => Add2.IN44
dataIn0[22] => Add3.IN42
dataIn0[22] => Mult0.IN9
dataIn0[22] => Mult1.IN9
dataIn0[22] => Div0.IN9
dataIn0[22] => Add4.IN42
dataIn0[22] => Div1.IN9
dataIn0[22] => Add5.IN42
dataIn0[22] => result.IN0
dataIn0[22] => result.IN0
dataIn0[22] => result.IN0
dataIn0[22] => LessThan0.IN42
dataIn0[22] => LessThan1.IN10
dataIn0[22] => LessThan2.IN10
dataIn0[22] => Selector9.IN11
dataIn0[22] => Selector41.IN11
dataIn0[22] => Mux9.IN59
dataIn0[22] => Mux9.IN60
dataIn0[23] => Add0.IN10
dataIn0[23] => Add1.IN9
dataIn0[23] => Add2.IN43
dataIn0[23] => Add3.IN41
dataIn0[23] => Mult0.IN8
dataIn0[23] => Mult1.IN8
dataIn0[23] => Div0.IN8
dataIn0[23] => Add4.IN41
dataIn0[23] => Div1.IN8
dataIn0[23] => Add5.IN41
dataIn0[23] => result.IN0
dataIn0[23] => result.IN0
dataIn0[23] => result.IN0
dataIn0[23] => LessThan0.IN41
dataIn0[23] => LessThan1.IN9
dataIn0[23] => LessThan2.IN9
dataIn0[23] => Selector8.IN11
dataIn0[23] => Selector40.IN11
dataIn0[23] => Mux8.IN59
dataIn0[23] => Mux8.IN60
dataIn0[24] => Add0.IN9
dataIn0[24] => Add1.IN8
dataIn0[24] => Add2.IN42
dataIn0[24] => Add3.IN40
dataIn0[24] => Mult0.IN7
dataIn0[24] => Mult1.IN7
dataIn0[24] => Div0.IN7
dataIn0[24] => Add4.IN40
dataIn0[24] => Div1.IN7
dataIn0[24] => Add5.IN40
dataIn0[24] => result.IN0
dataIn0[24] => result.IN0
dataIn0[24] => result.IN0
dataIn0[24] => LessThan0.IN40
dataIn0[24] => LessThan1.IN8
dataIn0[24] => LessThan2.IN8
dataIn0[24] => Selector7.IN11
dataIn0[24] => Selector39.IN11
dataIn0[24] => Mux7.IN59
dataIn0[24] => Mux7.IN60
dataIn0[25] => Add0.IN8
dataIn0[25] => Add1.IN7
dataIn0[25] => Add2.IN41
dataIn0[25] => Add3.IN39
dataIn0[25] => Mult0.IN6
dataIn0[25] => Mult1.IN6
dataIn0[25] => Div0.IN6
dataIn0[25] => Add4.IN39
dataIn0[25] => Div1.IN6
dataIn0[25] => Add5.IN39
dataIn0[25] => result.IN0
dataIn0[25] => result.IN0
dataIn0[25] => result.IN0
dataIn0[25] => LessThan0.IN39
dataIn0[25] => LessThan1.IN7
dataIn0[25] => LessThan2.IN7
dataIn0[25] => Selector6.IN11
dataIn0[25] => Selector38.IN11
dataIn0[25] => Mux6.IN59
dataIn0[25] => Mux6.IN60
dataIn0[26] => Add0.IN7
dataIn0[26] => Add1.IN6
dataIn0[26] => Add2.IN40
dataIn0[26] => Add3.IN38
dataIn0[26] => Mult0.IN5
dataIn0[26] => Mult1.IN5
dataIn0[26] => Div0.IN5
dataIn0[26] => Add4.IN38
dataIn0[26] => Div1.IN5
dataIn0[26] => Add5.IN38
dataIn0[26] => result.IN0
dataIn0[26] => result.IN0
dataIn0[26] => result.IN0
dataIn0[26] => LessThan0.IN38
dataIn0[26] => LessThan1.IN6
dataIn0[26] => LessThan2.IN6
dataIn0[26] => Selector5.IN11
dataIn0[26] => Selector37.IN11
dataIn0[26] => Mux5.IN59
dataIn0[26] => Mux5.IN60
dataIn0[27] => Add0.IN6
dataIn0[27] => Add1.IN5
dataIn0[27] => Add2.IN39
dataIn0[27] => Add3.IN37
dataIn0[27] => Mult0.IN4
dataIn0[27] => Mult1.IN4
dataIn0[27] => Div0.IN4
dataIn0[27] => Add4.IN37
dataIn0[27] => Div1.IN4
dataIn0[27] => Add5.IN37
dataIn0[27] => result.IN0
dataIn0[27] => result.IN0
dataIn0[27] => result.IN0
dataIn0[27] => LessThan0.IN37
dataIn0[27] => LessThan1.IN5
dataIn0[27] => LessThan2.IN5
dataIn0[27] => Selector4.IN11
dataIn0[27] => Selector36.IN11
dataIn0[27] => Mux4.IN59
dataIn0[27] => Mux4.IN60
dataIn0[28] => Add0.IN5
dataIn0[28] => Add1.IN4
dataIn0[28] => Add2.IN38
dataIn0[28] => Add3.IN36
dataIn0[28] => Mult0.IN3
dataIn0[28] => Mult1.IN3
dataIn0[28] => Div0.IN3
dataIn0[28] => Add4.IN36
dataIn0[28] => Div1.IN3
dataIn0[28] => Add5.IN36
dataIn0[28] => result.IN0
dataIn0[28] => result.IN0
dataIn0[28] => result.IN0
dataIn0[28] => LessThan0.IN36
dataIn0[28] => LessThan1.IN4
dataIn0[28] => LessThan2.IN4
dataIn0[28] => Selector3.IN11
dataIn0[28] => Selector35.IN11
dataIn0[28] => Mux3.IN59
dataIn0[28] => Mux3.IN60
dataIn0[29] => Add0.IN4
dataIn0[29] => Add1.IN3
dataIn0[29] => Add2.IN37
dataIn0[29] => Add3.IN35
dataIn0[29] => Mult0.IN2
dataIn0[29] => Mult1.IN2
dataIn0[29] => Div0.IN2
dataIn0[29] => Add4.IN35
dataIn0[29] => Div1.IN2
dataIn0[29] => Add5.IN35
dataIn0[29] => result.IN0
dataIn0[29] => result.IN0
dataIn0[29] => result.IN0
dataIn0[29] => LessThan0.IN35
dataIn0[29] => LessThan1.IN3
dataIn0[29] => LessThan2.IN3
dataIn0[29] => Selector2.IN11
dataIn0[29] => Selector34.IN11
dataIn0[29] => Mux2.IN59
dataIn0[29] => Mux2.IN60
dataIn0[30] => Add0.IN3
dataIn0[30] => Add1.IN2
dataIn0[30] => Add2.IN36
dataIn0[30] => Add3.IN34
dataIn0[30] => Mult0.IN1
dataIn0[30] => Mult1.IN1
dataIn0[30] => Div0.IN1
dataIn0[30] => Add4.IN34
dataIn0[30] => Div1.IN1
dataIn0[30] => Add5.IN34
dataIn0[30] => result.IN0
dataIn0[30] => result.IN0
dataIn0[30] => result.IN0
dataIn0[30] => LessThan0.IN34
dataIn0[30] => LessThan1.IN2
dataIn0[30] => LessThan2.IN2
dataIn0[30] => Selector1.IN11
dataIn0[30] => Selector33.IN11
dataIn0[30] => Mux1.IN59
dataIn0[30] => Mux1.IN60
dataIn0[31] => Add0.IN1
dataIn0[31] => Add0.IN2
dataIn0[31] => Add1.IN1
dataIn0[31] => Add2.IN34
dataIn0[31] => Add2.IN35
dataIn0[31] => Add3.IN33
dataIn0[31] => Mult0.IN0
dataIn0[31] => Mult1.IN0
dataIn0[31] => Div0.IN0
dataIn0[31] => Add4.IN33
dataIn0[31] => Div1.IN0
dataIn0[31] => Add5.IN33
dataIn0[31] => result.IN0
dataIn0[31] => result.IN0
dataIn0[31] => result.IN0
dataIn0[31] => LessThan0.IN33
dataIn0[31] => LessThan1.IN1
dataIn0[31] => LessThan2.IN1
dataIn0[31] => Selector0.IN11
dataIn0[31] => Selector32.IN11
dataIn0[31] => Mux0.IN59
dataIn0[31] => Mux0.IN60
dataIn1[0] => Add0.IN66
dataIn1[0] => Add1.IN64
dataIn1[0] => Mult0.IN63
dataIn1[0] => Mult1.IN63
dataIn1[0] => Div0.IN63
dataIn1[0] => Mult2.IN63
dataIn1[0] => Div1.IN63
dataIn1[0] => Mult3.IN63
dataIn1[0] => result.IN1
dataIn1[0] => result.IN1
dataIn1[0] => result.IN1
dataIn1[0] => ShiftLeft0.IN32
dataIn1[0] => ShiftLeft1.IN37
dataIn1[0] => ShiftRight0.IN32
dataIn1[0] => ShiftRight1.IN37
dataIn1[0] => ShiftRight2.IN32
dataIn1[0] => ShiftRight3.IN37
dataIn1[0] => LessThan1.IN64
dataIn1[0] => LessThan2.IN64
dataIn1[0] => Mux15.IN61
dataIn1[0] => Add3.IN32
dataIn1[0] => Add2.IN33
dataIn1[1] => Add0.IN65
dataIn1[1] => Add1.IN63
dataIn1[1] => Mult0.IN62
dataIn1[1] => Mult1.IN62
dataIn1[1] => Div0.IN62
dataIn1[1] => Mult2.IN62
dataIn1[1] => Div1.IN62
dataIn1[1] => Mult3.IN62
dataIn1[1] => result.IN1
dataIn1[1] => result.IN1
dataIn1[1] => result.IN1
dataIn1[1] => ShiftLeft0.IN31
dataIn1[1] => ShiftLeft1.IN36
dataIn1[1] => ShiftRight0.IN31
dataIn1[1] => ShiftRight1.IN36
dataIn1[1] => ShiftRight2.IN31
dataIn1[1] => ShiftRight3.IN36
dataIn1[1] => LessThan1.IN63
dataIn1[1] => LessThan2.IN63
dataIn1[1] => Mux14.IN61
dataIn1[1] => Add3.IN31
dataIn1[1] => Add2.IN32
dataIn1[2] => Add0.IN64
dataIn1[2] => Add1.IN62
dataIn1[2] => Mult0.IN61
dataIn1[2] => Mult1.IN61
dataIn1[2] => Div0.IN61
dataIn1[2] => Mult2.IN61
dataIn1[2] => Div1.IN61
dataIn1[2] => Mult3.IN61
dataIn1[2] => result.IN1
dataIn1[2] => result.IN1
dataIn1[2] => result.IN1
dataIn1[2] => ShiftLeft0.IN30
dataIn1[2] => ShiftLeft1.IN35
dataIn1[2] => ShiftRight0.IN30
dataIn1[2] => ShiftRight1.IN35
dataIn1[2] => ShiftRight2.IN30
dataIn1[2] => ShiftRight3.IN35
dataIn1[2] => LessThan1.IN62
dataIn1[2] => LessThan2.IN62
dataIn1[2] => Mux13.IN61
dataIn1[2] => Add3.IN30
dataIn1[2] => Add2.IN31
dataIn1[3] => Add0.IN63
dataIn1[3] => Add1.IN61
dataIn1[3] => Mult0.IN60
dataIn1[3] => Mult1.IN60
dataIn1[3] => Div0.IN60
dataIn1[3] => Mult2.IN60
dataIn1[3] => Div1.IN60
dataIn1[3] => Mult3.IN60
dataIn1[3] => result.IN1
dataIn1[3] => result.IN1
dataIn1[3] => result.IN1
dataIn1[3] => ShiftLeft0.IN29
dataIn1[3] => ShiftLeft1.IN34
dataIn1[3] => ShiftRight0.IN29
dataIn1[3] => ShiftRight1.IN34
dataIn1[3] => ShiftRight2.IN29
dataIn1[3] => ShiftRight3.IN34
dataIn1[3] => LessThan1.IN61
dataIn1[3] => LessThan2.IN61
dataIn1[3] => Mux12.IN61
dataIn1[3] => Add3.IN29
dataIn1[3] => Add2.IN30
dataIn1[4] => Add0.IN62
dataIn1[4] => Add1.IN60
dataIn1[4] => Mult0.IN59
dataIn1[4] => Mult1.IN59
dataIn1[4] => Div0.IN59
dataIn1[4] => Mult2.IN59
dataIn1[4] => Div1.IN59
dataIn1[4] => Mult3.IN59
dataIn1[4] => result.IN1
dataIn1[4] => result.IN1
dataIn1[4] => result.IN1
dataIn1[4] => ShiftLeft0.IN28
dataIn1[4] => ShiftLeft1.IN33
dataIn1[4] => ShiftRight0.IN28
dataIn1[4] => ShiftRight1.IN33
dataIn1[4] => ShiftRight2.IN28
dataIn1[4] => ShiftRight3.IN33
dataIn1[4] => LessThan1.IN60
dataIn1[4] => LessThan2.IN60
dataIn1[4] => Mux11.IN61
dataIn1[4] => Add3.IN28
dataIn1[4] => Add2.IN29
dataIn1[5] => Add0.IN61
dataIn1[5] => Add1.IN59
dataIn1[5] => Mult0.IN58
dataIn1[5] => Mult1.IN58
dataIn1[5] => Div0.IN58
dataIn1[5] => Mult2.IN58
dataIn1[5] => Div1.IN58
dataIn1[5] => Mult3.IN58
dataIn1[5] => result.IN1
dataIn1[5] => result.IN1
dataIn1[5] => result.IN1
dataIn1[5] => ShiftLeft0.IN27
dataIn1[5] => ShiftLeft1.IN32
dataIn1[5] => ShiftRight0.IN27
dataIn1[5] => ShiftRight1.IN32
dataIn1[5] => ShiftRight2.IN27
dataIn1[5] => ShiftRight3.IN32
dataIn1[5] => LessThan1.IN59
dataIn1[5] => LessThan2.IN59
dataIn1[5] => Mux10.IN61
dataIn1[5] => Add3.IN27
dataIn1[5] => Add2.IN28
dataIn1[6] => Add0.IN60
dataIn1[6] => Add1.IN58
dataIn1[6] => Mult0.IN57
dataIn1[6] => Mult1.IN57
dataIn1[6] => Div0.IN57
dataIn1[6] => Mult2.IN57
dataIn1[6] => Div1.IN57
dataIn1[6] => Mult3.IN57
dataIn1[6] => result.IN1
dataIn1[6] => result.IN1
dataIn1[6] => result.IN1
dataIn1[6] => ShiftLeft0.IN26
dataIn1[6] => ShiftLeft1.IN31
dataIn1[6] => ShiftRight0.IN26
dataIn1[6] => ShiftRight1.IN31
dataIn1[6] => ShiftRight2.IN26
dataIn1[6] => ShiftRight3.IN31
dataIn1[6] => LessThan1.IN58
dataIn1[6] => LessThan2.IN58
dataIn1[6] => Mux9.IN61
dataIn1[6] => Add3.IN26
dataIn1[6] => Add2.IN27
dataIn1[7] => Add0.IN59
dataIn1[7] => Add1.IN57
dataIn1[7] => Mult0.IN56
dataIn1[7] => Mult1.IN56
dataIn1[7] => Div0.IN56
dataIn1[7] => Mult2.IN56
dataIn1[7] => Div1.IN56
dataIn1[7] => Mult3.IN56
dataIn1[7] => result.IN1
dataIn1[7] => result.IN1
dataIn1[7] => result.IN1
dataIn1[7] => ShiftLeft0.IN25
dataIn1[7] => ShiftLeft1.IN30
dataIn1[7] => ShiftRight0.IN25
dataIn1[7] => ShiftRight1.IN30
dataIn1[7] => ShiftRight2.IN25
dataIn1[7] => ShiftRight3.IN30
dataIn1[7] => LessThan1.IN57
dataIn1[7] => LessThan2.IN57
dataIn1[7] => Mux8.IN61
dataIn1[7] => Add3.IN25
dataIn1[7] => Add2.IN26
dataIn1[8] => Add0.IN58
dataIn1[8] => Add1.IN56
dataIn1[8] => Mult0.IN55
dataIn1[8] => Mult1.IN55
dataIn1[8] => Div0.IN55
dataIn1[8] => Mult2.IN55
dataIn1[8] => Div1.IN55
dataIn1[8] => Mult3.IN55
dataIn1[8] => result.IN1
dataIn1[8] => result.IN1
dataIn1[8] => result.IN1
dataIn1[8] => ShiftLeft0.IN24
dataIn1[8] => ShiftLeft1.IN29
dataIn1[8] => ShiftRight0.IN24
dataIn1[8] => ShiftRight1.IN29
dataIn1[8] => ShiftRight2.IN24
dataIn1[8] => ShiftRight3.IN29
dataIn1[8] => LessThan1.IN56
dataIn1[8] => LessThan2.IN56
dataIn1[8] => Mux7.IN61
dataIn1[8] => Add3.IN24
dataIn1[8] => Add2.IN25
dataIn1[9] => Add0.IN57
dataIn1[9] => Add1.IN55
dataIn1[9] => Mult0.IN54
dataIn1[9] => Mult1.IN54
dataIn1[9] => Div0.IN54
dataIn1[9] => Mult2.IN54
dataIn1[9] => Div1.IN54
dataIn1[9] => Mult3.IN54
dataIn1[9] => result.IN1
dataIn1[9] => result.IN1
dataIn1[9] => result.IN1
dataIn1[9] => ShiftLeft0.IN23
dataIn1[9] => ShiftLeft1.IN28
dataIn1[9] => ShiftRight0.IN23
dataIn1[9] => ShiftRight1.IN28
dataIn1[9] => ShiftRight2.IN23
dataIn1[9] => ShiftRight3.IN28
dataIn1[9] => LessThan1.IN55
dataIn1[9] => LessThan2.IN55
dataIn1[9] => Mux6.IN61
dataIn1[9] => Add3.IN23
dataIn1[9] => Add2.IN24
dataIn1[10] => Add0.IN56
dataIn1[10] => Add1.IN54
dataIn1[10] => Mult0.IN53
dataIn1[10] => Mult1.IN53
dataIn1[10] => Div0.IN53
dataIn1[10] => Mult2.IN53
dataIn1[10] => Div1.IN53
dataIn1[10] => Mult3.IN53
dataIn1[10] => result.IN1
dataIn1[10] => result.IN1
dataIn1[10] => result.IN1
dataIn1[10] => ShiftLeft0.IN22
dataIn1[10] => ShiftLeft1.IN27
dataIn1[10] => ShiftRight0.IN22
dataIn1[10] => ShiftRight1.IN27
dataIn1[10] => ShiftRight2.IN22
dataIn1[10] => ShiftRight3.IN27
dataIn1[10] => LessThan1.IN54
dataIn1[10] => LessThan2.IN54
dataIn1[10] => Mux5.IN61
dataIn1[10] => Add3.IN22
dataIn1[10] => Add2.IN23
dataIn1[11] => Add0.IN55
dataIn1[11] => Add1.IN53
dataIn1[11] => Mult0.IN52
dataIn1[11] => Mult1.IN52
dataIn1[11] => Div0.IN52
dataIn1[11] => Mult2.IN52
dataIn1[11] => Div1.IN52
dataIn1[11] => Mult3.IN52
dataIn1[11] => result.IN1
dataIn1[11] => result.IN1
dataIn1[11] => result.IN1
dataIn1[11] => ShiftLeft0.IN21
dataIn1[11] => ShiftLeft1.IN26
dataIn1[11] => ShiftRight0.IN21
dataIn1[11] => ShiftRight1.IN26
dataIn1[11] => ShiftRight2.IN21
dataIn1[11] => ShiftRight3.IN26
dataIn1[11] => LessThan1.IN53
dataIn1[11] => LessThan2.IN53
dataIn1[11] => Mux4.IN61
dataIn1[11] => Add3.IN21
dataIn1[11] => Add2.IN22
dataIn1[12] => Add0.IN54
dataIn1[12] => Add1.IN52
dataIn1[12] => Mult0.IN51
dataIn1[12] => Mult1.IN51
dataIn1[12] => Div0.IN51
dataIn1[12] => Mult2.IN51
dataIn1[12] => Div1.IN51
dataIn1[12] => Mult3.IN51
dataIn1[12] => result.IN1
dataIn1[12] => result.IN1
dataIn1[12] => result.IN1
dataIn1[12] => ShiftLeft0.IN20
dataIn1[12] => ShiftLeft1.IN25
dataIn1[12] => ShiftRight0.IN20
dataIn1[12] => ShiftRight1.IN25
dataIn1[12] => ShiftRight2.IN20
dataIn1[12] => ShiftRight3.IN25
dataIn1[12] => LessThan1.IN52
dataIn1[12] => LessThan2.IN52
dataIn1[12] => Mux3.IN61
dataIn1[12] => Add3.IN20
dataIn1[12] => Add2.IN21
dataIn1[13] => Add0.IN53
dataIn1[13] => Add1.IN51
dataIn1[13] => Mult0.IN50
dataIn1[13] => Mult1.IN50
dataIn1[13] => Div0.IN50
dataIn1[13] => Mult2.IN50
dataIn1[13] => Div1.IN50
dataIn1[13] => Mult3.IN50
dataIn1[13] => result.IN1
dataIn1[13] => result.IN1
dataIn1[13] => result.IN1
dataIn1[13] => ShiftLeft0.IN19
dataIn1[13] => ShiftLeft1.IN24
dataIn1[13] => ShiftRight0.IN19
dataIn1[13] => ShiftRight1.IN24
dataIn1[13] => ShiftRight2.IN19
dataIn1[13] => ShiftRight3.IN24
dataIn1[13] => LessThan1.IN51
dataIn1[13] => LessThan2.IN51
dataIn1[13] => Mux2.IN61
dataIn1[13] => Add3.IN19
dataIn1[13] => Add2.IN20
dataIn1[14] => Add0.IN52
dataIn1[14] => Add1.IN50
dataIn1[14] => Mult0.IN49
dataIn1[14] => Mult1.IN49
dataIn1[14] => Div0.IN49
dataIn1[14] => Mult2.IN49
dataIn1[14] => Div1.IN49
dataIn1[14] => Mult3.IN49
dataIn1[14] => result.IN1
dataIn1[14] => result.IN1
dataIn1[14] => result.IN1
dataIn1[14] => ShiftLeft0.IN18
dataIn1[14] => ShiftLeft1.IN23
dataIn1[14] => ShiftRight0.IN18
dataIn1[14] => ShiftRight1.IN23
dataIn1[14] => ShiftRight2.IN18
dataIn1[14] => ShiftRight3.IN23
dataIn1[14] => LessThan1.IN50
dataIn1[14] => LessThan2.IN50
dataIn1[14] => Mux1.IN61
dataIn1[14] => Add3.IN18
dataIn1[14] => Add2.IN19
dataIn1[15] => Add0.IN51
dataIn1[15] => Add1.IN49
dataIn1[15] => Mult0.IN48
dataIn1[15] => Mult1.IN48
dataIn1[15] => Div0.IN48
dataIn1[15] => Mult2.IN48
dataIn1[15] => Div1.IN48
dataIn1[15] => Mult3.IN48
dataIn1[15] => result.IN1
dataIn1[15] => result.IN1
dataIn1[15] => result.IN1
dataIn1[15] => ShiftLeft0.IN17
dataIn1[15] => ShiftLeft1.IN22
dataIn1[15] => ShiftRight0.IN17
dataIn1[15] => ShiftRight1.IN22
dataIn1[15] => ShiftRight2.IN17
dataIn1[15] => ShiftRight3.IN22
dataIn1[15] => LessThan1.IN49
dataIn1[15] => LessThan2.IN49
dataIn1[15] => Mux0.IN61
dataIn1[15] => Add3.IN17
dataIn1[15] => Add2.IN18
dataIn1[16] => Add0.IN50
dataIn1[16] => Add1.IN48
dataIn1[16] => Mult0.IN47
dataIn1[16] => Mult1.IN47
dataIn1[16] => Div0.IN47
dataIn1[16] => Mult2.IN47
dataIn1[16] => Div1.IN47
dataIn1[16] => Mult3.IN47
dataIn1[16] => result.IN1
dataIn1[16] => result.IN1
dataIn1[16] => result.IN1
dataIn1[16] => ShiftLeft0.IN16
dataIn1[16] => ShiftLeft1.IN21
dataIn1[16] => ShiftRight0.IN16
dataIn1[16] => ShiftRight1.IN21
dataIn1[16] => ShiftRight2.IN16
dataIn1[16] => ShiftRight3.IN21
dataIn1[16] => LessThan1.IN48
dataIn1[16] => LessThan2.IN48
dataIn1[16] => Add3.IN16
dataIn1[16] => Add2.IN17
dataIn1[17] => Add0.IN49
dataIn1[17] => Add1.IN47
dataIn1[17] => Mult0.IN46
dataIn1[17] => Mult1.IN46
dataIn1[17] => Div0.IN46
dataIn1[17] => Mult2.IN46
dataIn1[17] => Div1.IN46
dataIn1[17] => Mult3.IN46
dataIn1[17] => result.IN1
dataIn1[17] => result.IN1
dataIn1[17] => result.IN1
dataIn1[17] => ShiftLeft0.IN15
dataIn1[17] => ShiftLeft1.IN20
dataIn1[17] => ShiftRight0.IN15
dataIn1[17] => ShiftRight1.IN20
dataIn1[17] => ShiftRight2.IN15
dataIn1[17] => ShiftRight3.IN20
dataIn1[17] => LessThan1.IN47
dataIn1[17] => LessThan2.IN47
dataIn1[17] => Add3.IN15
dataIn1[17] => Add2.IN16
dataIn1[18] => Add0.IN48
dataIn1[18] => Add1.IN46
dataIn1[18] => Mult0.IN45
dataIn1[18] => Mult1.IN45
dataIn1[18] => Div0.IN45
dataIn1[18] => Mult2.IN45
dataIn1[18] => Div1.IN45
dataIn1[18] => Mult3.IN45
dataIn1[18] => result.IN1
dataIn1[18] => result.IN1
dataIn1[18] => result.IN1
dataIn1[18] => ShiftLeft0.IN14
dataIn1[18] => ShiftLeft1.IN19
dataIn1[18] => ShiftRight0.IN14
dataIn1[18] => ShiftRight1.IN19
dataIn1[18] => ShiftRight2.IN14
dataIn1[18] => ShiftRight3.IN19
dataIn1[18] => LessThan1.IN46
dataIn1[18] => LessThan2.IN46
dataIn1[18] => Add3.IN14
dataIn1[18] => Add2.IN15
dataIn1[19] => Add0.IN47
dataIn1[19] => Add1.IN45
dataIn1[19] => Mult0.IN44
dataIn1[19] => Mult1.IN44
dataIn1[19] => Div0.IN44
dataIn1[19] => Mult2.IN44
dataIn1[19] => Div1.IN44
dataIn1[19] => Mult3.IN44
dataIn1[19] => result.IN1
dataIn1[19] => result.IN1
dataIn1[19] => result.IN1
dataIn1[19] => ShiftLeft0.IN13
dataIn1[19] => ShiftLeft1.IN18
dataIn1[19] => ShiftRight0.IN13
dataIn1[19] => ShiftRight1.IN18
dataIn1[19] => ShiftRight2.IN13
dataIn1[19] => ShiftRight3.IN18
dataIn1[19] => LessThan1.IN45
dataIn1[19] => LessThan2.IN45
dataIn1[19] => Add3.IN13
dataIn1[19] => Add2.IN14
dataIn1[20] => Add0.IN46
dataIn1[20] => Add1.IN44
dataIn1[20] => Mult0.IN43
dataIn1[20] => Mult1.IN43
dataIn1[20] => Div0.IN43
dataIn1[20] => Mult2.IN43
dataIn1[20] => Div1.IN43
dataIn1[20] => Mult3.IN43
dataIn1[20] => result.IN1
dataIn1[20] => result.IN1
dataIn1[20] => result.IN1
dataIn1[20] => ShiftLeft0.IN12
dataIn1[20] => ShiftLeft1.IN17
dataIn1[20] => ShiftRight0.IN12
dataIn1[20] => ShiftRight1.IN17
dataIn1[20] => ShiftRight2.IN12
dataIn1[20] => ShiftRight3.IN17
dataIn1[20] => LessThan1.IN44
dataIn1[20] => LessThan2.IN44
dataIn1[20] => Add3.IN12
dataIn1[20] => Add2.IN13
dataIn1[21] => Add0.IN45
dataIn1[21] => Add1.IN43
dataIn1[21] => Mult0.IN42
dataIn1[21] => Mult1.IN42
dataIn1[21] => Div0.IN42
dataIn1[21] => Mult2.IN42
dataIn1[21] => Div1.IN42
dataIn1[21] => Mult3.IN42
dataIn1[21] => result.IN1
dataIn1[21] => result.IN1
dataIn1[21] => result.IN1
dataIn1[21] => ShiftLeft0.IN11
dataIn1[21] => ShiftLeft1.IN16
dataIn1[21] => ShiftRight0.IN11
dataIn1[21] => ShiftRight1.IN16
dataIn1[21] => ShiftRight2.IN11
dataIn1[21] => ShiftRight3.IN16
dataIn1[21] => LessThan1.IN43
dataIn1[21] => LessThan2.IN43
dataIn1[21] => Add3.IN11
dataIn1[21] => Add2.IN12
dataIn1[22] => Add0.IN44
dataIn1[22] => Add1.IN42
dataIn1[22] => Mult0.IN41
dataIn1[22] => Mult1.IN41
dataIn1[22] => Div0.IN41
dataIn1[22] => Mult2.IN41
dataIn1[22] => Div1.IN41
dataIn1[22] => Mult3.IN41
dataIn1[22] => result.IN1
dataIn1[22] => result.IN1
dataIn1[22] => result.IN1
dataIn1[22] => ShiftLeft0.IN10
dataIn1[22] => ShiftLeft1.IN15
dataIn1[22] => ShiftRight0.IN10
dataIn1[22] => ShiftRight1.IN15
dataIn1[22] => ShiftRight2.IN10
dataIn1[22] => ShiftRight3.IN15
dataIn1[22] => LessThan1.IN42
dataIn1[22] => LessThan2.IN42
dataIn1[22] => Add3.IN10
dataIn1[22] => Add2.IN11
dataIn1[23] => Add0.IN43
dataIn1[23] => Add1.IN41
dataIn1[23] => Mult0.IN40
dataIn1[23] => Mult1.IN40
dataIn1[23] => Div0.IN40
dataIn1[23] => Mult2.IN40
dataIn1[23] => Div1.IN40
dataIn1[23] => Mult3.IN40
dataIn1[23] => result.IN1
dataIn1[23] => result.IN1
dataIn1[23] => result.IN1
dataIn1[23] => ShiftLeft0.IN9
dataIn1[23] => ShiftLeft1.IN14
dataIn1[23] => ShiftRight0.IN9
dataIn1[23] => ShiftRight1.IN14
dataIn1[23] => ShiftRight2.IN9
dataIn1[23] => ShiftRight3.IN14
dataIn1[23] => LessThan1.IN41
dataIn1[23] => LessThan2.IN41
dataIn1[23] => Add3.IN9
dataIn1[23] => Add2.IN10
dataIn1[24] => Add0.IN42
dataIn1[24] => Add1.IN40
dataIn1[24] => Mult0.IN39
dataIn1[24] => Mult1.IN39
dataIn1[24] => Div0.IN39
dataIn1[24] => Mult2.IN39
dataIn1[24] => Div1.IN39
dataIn1[24] => Mult3.IN39
dataIn1[24] => result.IN1
dataIn1[24] => result.IN1
dataIn1[24] => result.IN1
dataIn1[24] => ShiftLeft0.IN8
dataIn1[24] => ShiftLeft1.IN13
dataIn1[24] => ShiftRight0.IN8
dataIn1[24] => ShiftRight1.IN13
dataIn1[24] => ShiftRight2.IN8
dataIn1[24] => ShiftRight3.IN13
dataIn1[24] => LessThan1.IN40
dataIn1[24] => LessThan2.IN40
dataIn1[24] => Add3.IN8
dataIn1[24] => Add2.IN9
dataIn1[25] => Add0.IN41
dataIn1[25] => Add1.IN39
dataIn1[25] => Mult0.IN38
dataIn1[25] => Mult1.IN38
dataIn1[25] => Div0.IN38
dataIn1[25] => Mult2.IN38
dataIn1[25] => Div1.IN38
dataIn1[25] => Mult3.IN38
dataIn1[25] => result.IN1
dataIn1[25] => result.IN1
dataIn1[25] => result.IN1
dataIn1[25] => ShiftLeft0.IN7
dataIn1[25] => ShiftLeft1.IN12
dataIn1[25] => ShiftRight0.IN7
dataIn1[25] => ShiftRight1.IN12
dataIn1[25] => ShiftRight2.IN7
dataIn1[25] => ShiftRight3.IN12
dataIn1[25] => LessThan1.IN39
dataIn1[25] => LessThan2.IN39
dataIn1[25] => Add3.IN7
dataIn1[25] => Add2.IN8
dataIn1[26] => Add0.IN40
dataIn1[26] => Add1.IN38
dataIn1[26] => Mult0.IN37
dataIn1[26] => Mult1.IN37
dataIn1[26] => Div0.IN37
dataIn1[26] => Mult2.IN37
dataIn1[26] => Div1.IN37
dataIn1[26] => Mult3.IN37
dataIn1[26] => result.IN1
dataIn1[26] => result.IN1
dataIn1[26] => result.IN1
dataIn1[26] => ShiftLeft0.IN6
dataIn1[26] => ShiftLeft1.IN11
dataIn1[26] => ShiftRight0.IN6
dataIn1[26] => ShiftRight1.IN11
dataIn1[26] => ShiftRight2.IN6
dataIn1[26] => ShiftRight3.IN11
dataIn1[26] => LessThan1.IN38
dataIn1[26] => LessThan2.IN38
dataIn1[26] => Add3.IN6
dataIn1[26] => Add2.IN7
dataIn1[27] => Add0.IN39
dataIn1[27] => Add1.IN37
dataIn1[27] => Mult0.IN36
dataIn1[27] => Mult1.IN36
dataIn1[27] => Div0.IN36
dataIn1[27] => Mult2.IN36
dataIn1[27] => Div1.IN36
dataIn1[27] => Mult3.IN36
dataIn1[27] => result.IN1
dataIn1[27] => result.IN1
dataIn1[27] => result.IN1
dataIn1[27] => ShiftLeft0.IN5
dataIn1[27] => ShiftLeft1.IN10
dataIn1[27] => ShiftRight0.IN5
dataIn1[27] => ShiftRight1.IN10
dataIn1[27] => ShiftRight2.IN5
dataIn1[27] => ShiftRight3.IN10
dataIn1[27] => LessThan1.IN37
dataIn1[27] => LessThan2.IN37
dataIn1[27] => Add3.IN5
dataIn1[27] => Add2.IN6
dataIn1[28] => Add0.IN38
dataIn1[28] => Add1.IN36
dataIn1[28] => Mult0.IN35
dataIn1[28] => Mult1.IN35
dataIn1[28] => Div0.IN35
dataIn1[28] => Mult2.IN35
dataIn1[28] => Div1.IN35
dataIn1[28] => Mult3.IN35
dataIn1[28] => result.IN1
dataIn1[28] => result.IN1
dataIn1[28] => result.IN1
dataIn1[28] => ShiftLeft0.IN4
dataIn1[28] => ShiftLeft1.IN9
dataIn1[28] => ShiftRight0.IN4
dataIn1[28] => ShiftRight1.IN9
dataIn1[28] => ShiftRight2.IN4
dataIn1[28] => ShiftRight3.IN9
dataIn1[28] => LessThan1.IN36
dataIn1[28] => LessThan2.IN36
dataIn1[28] => Add3.IN4
dataIn1[28] => Add2.IN5
dataIn1[29] => Add0.IN37
dataIn1[29] => Add1.IN35
dataIn1[29] => Mult0.IN34
dataIn1[29] => Mult1.IN34
dataIn1[29] => Div0.IN34
dataIn1[29] => Mult2.IN34
dataIn1[29] => Div1.IN34
dataIn1[29] => Mult3.IN34
dataIn1[29] => result.IN1
dataIn1[29] => result.IN1
dataIn1[29] => result.IN1
dataIn1[29] => ShiftLeft0.IN3
dataIn1[29] => ShiftLeft1.IN8
dataIn1[29] => ShiftRight0.IN3
dataIn1[29] => ShiftRight1.IN8
dataIn1[29] => ShiftRight2.IN3
dataIn1[29] => ShiftRight3.IN8
dataIn1[29] => LessThan1.IN35
dataIn1[29] => LessThan2.IN35
dataIn1[29] => Add3.IN3
dataIn1[29] => Add2.IN4
dataIn1[30] => Add0.IN36
dataIn1[30] => Add1.IN34
dataIn1[30] => Mult0.IN33
dataIn1[30] => Mult1.IN33
dataIn1[30] => Div0.IN33
dataIn1[30] => Mult2.IN33
dataIn1[30] => Div1.IN33
dataIn1[30] => Mult3.IN33
dataIn1[30] => result.IN1
dataIn1[30] => result.IN1
dataIn1[30] => result.IN1
dataIn1[30] => ShiftLeft0.IN2
dataIn1[30] => ShiftLeft1.IN7
dataIn1[30] => ShiftRight0.IN2
dataIn1[30] => ShiftRight1.IN7
dataIn1[30] => ShiftRight2.IN2
dataIn1[30] => ShiftRight3.IN7
dataIn1[30] => LessThan1.IN34
dataIn1[30] => LessThan2.IN34
dataIn1[30] => Add3.IN2
dataIn1[30] => Add2.IN3
dataIn1[31] => Add0.IN34
dataIn1[31] => Add0.IN35
dataIn1[31] => Add1.IN33
dataIn1[31] => Mult0.IN32
dataIn1[31] => Mult1.IN32
dataIn1[31] => Div0.IN32
dataIn1[31] => Mult2.IN32
dataIn1[31] => Div1.IN32
dataIn1[31] => Mult3.IN32
dataIn1[31] => result.IN1
dataIn1[31] => result.IN1
dataIn1[31] => result.IN1
dataIn1[31] => ShiftLeft0.IN1
dataIn1[31] => ShiftLeft1.IN6
dataIn1[31] => ShiftRight0.IN1
dataIn1[31] => ShiftRight1.IN6
dataIn1[31] => ShiftRight2.IN0
dataIn1[31] => ShiftRight2.IN1
dataIn1[31] => ShiftRight3.IN5
dataIn1[31] => ShiftRight3.IN6
dataIn1[31] => LessThan1.IN33
dataIn1[31] => LessThan2.IN33
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => result.DATAB
dataIn1[31] => Add3.IN1
dataIn1[31] => Add2.IN1
dataIn1[31] => Add2.IN2
shamt[0] => ShiftLeft0.IN37
shamt[0] => ShiftRight0.IN37
shamt[0] => ShiftRight2.IN37
shamt[1] => ShiftLeft0.IN36
shamt[1] => ShiftRight0.IN36
shamt[1] => ShiftRight2.IN36
shamt[2] => ShiftLeft0.IN35
shamt[2] => ShiftRight0.IN35
shamt[2] => ShiftRight2.IN35
shamt[3] => ShiftLeft0.IN34
shamt[3] => ShiftRight0.IN34
shamt[3] => ShiftRight2.IN34
shamt[4] => ShiftLeft0.IN33
shamt[4] => ShiftRight0.IN33
shamt[4] => ShiftRight2.IN33
funct[0] => Decoder0.IN5
funct[0] => Mux0.IN67
funct[0] => Mux1.IN67
funct[0] => Mux2.IN67
funct[0] => Mux3.IN67
funct[0] => Mux4.IN67
funct[0] => Mux5.IN67
funct[0] => Mux6.IN67
funct[0] => Mux7.IN67
funct[0] => Mux8.IN67
funct[0] => Mux9.IN67
funct[0] => Mux10.IN67
funct[0] => Mux11.IN67
funct[0] => Mux12.IN67
funct[0] => Mux13.IN67
funct[0] => Mux14.IN67
funct[0] => Mux15.IN67
funct[0] => Mux16.IN67
funct[0] => Mux17.IN67
funct[0] => Mux18.IN67
funct[0] => Mux19.IN67
funct[0] => Mux20.IN67
funct[0] => Mux21.IN67
funct[0] => Mux22.IN67
funct[0] => Mux23.IN67
funct[0] => Mux24.IN67
funct[0] => Mux25.IN67
funct[0] => Mux26.IN67
funct[0] => Mux27.IN67
funct[0] => Mux28.IN67
funct[0] => Mux29.IN67
funct[0] => Mux30.IN67
funct[0] => Mux31.IN67
funct[1] => Decoder0.IN4
funct[1] => Mux0.IN66
funct[1] => Mux1.IN66
funct[1] => Mux2.IN66
funct[1] => Mux3.IN66
funct[1] => Mux4.IN66
funct[1] => Mux5.IN66
funct[1] => Mux6.IN66
funct[1] => Mux7.IN66
funct[1] => Mux8.IN66
funct[1] => Mux9.IN66
funct[1] => Mux10.IN66
funct[1] => Mux11.IN66
funct[1] => Mux12.IN66
funct[1] => Mux13.IN66
funct[1] => Mux14.IN66
funct[1] => Mux15.IN66
funct[1] => Mux16.IN66
funct[1] => Mux17.IN66
funct[1] => Mux18.IN66
funct[1] => Mux19.IN66
funct[1] => Mux20.IN66
funct[1] => Mux21.IN66
funct[1] => Mux22.IN66
funct[1] => Mux23.IN66
funct[1] => Mux24.IN66
funct[1] => Mux25.IN66
funct[1] => Mux26.IN66
funct[1] => Mux27.IN66
funct[1] => Mux28.IN66
funct[1] => Mux29.IN66
funct[1] => Mux30.IN66
funct[1] => Mux31.IN66
funct[2] => Decoder0.IN3
funct[2] => Mux0.IN65
funct[2] => Mux1.IN65
funct[2] => Mux2.IN65
funct[2] => Mux3.IN65
funct[2] => Mux4.IN65
funct[2] => Mux5.IN65
funct[2] => Mux6.IN65
funct[2] => Mux7.IN65
funct[2] => Mux8.IN65
funct[2] => Mux9.IN65
funct[2] => Mux10.IN65
funct[2] => Mux11.IN65
funct[2] => Mux12.IN65
funct[2] => Mux13.IN65
funct[2] => Mux14.IN65
funct[2] => Mux15.IN65
funct[2] => Mux16.IN65
funct[2] => Mux17.IN65
funct[2] => Mux18.IN65
funct[2] => Mux19.IN65
funct[2] => Mux20.IN65
funct[2] => Mux21.IN65
funct[2] => Mux22.IN65
funct[2] => Mux23.IN65
funct[2] => Mux24.IN65
funct[2] => Mux25.IN65
funct[2] => Mux26.IN65
funct[2] => Mux27.IN65
funct[2] => Mux28.IN65
funct[2] => Mux29.IN65
funct[2] => Mux30.IN65
funct[2] => Mux31.IN65
funct[3] => Decoder0.IN2
funct[3] => Mux0.IN64
funct[3] => Mux1.IN64
funct[3] => Mux2.IN64
funct[3] => Mux3.IN64
funct[3] => Mux4.IN64
funct[3] => Mux5.IN64
funct[3] => Mux6.IN64
funct[3] => Mux7.IN64
funct[3] => Mux8.IN64
funct[3] => Mux9.IN64
funct[3] => Mux10.IN64
funct[3] => Mux11.IN64
funct[3] => Mux12.IN64
funct[3] => Mux13.IN64
funct[3] => Mux14.IN64
funct[3] => Mux15.IN64
funct[3] => Mux16.IN64
funct[3] => Mux17.IN64
funct[3] => Mux18.IN64
funct[3] => Mux19.IN64
funct[3] => Mux20.IN64
funct[3] => Mux21.IN64
funct[3] => Mux22.IN64
funct[3] => Mux23.IN64
funct[3] => Mux24.IN64
funct[3] => Mux25.IN64
funct[3] => Mux26.IN64
funct[3] => Mux27.IN64
funct[3] => Mux28.IN64
funct[3] => Mux29.IN64
funct[3] => Mux30.IN64
funct[3] => Mux31.IN64
funct[4] => Decoder0.IN1
funct[4] => Mux0.IN63
funct[4] => Mux1.IN63
funct[4] => Mux2.IN63
funct[4] => Mux3.IN63
funct[4] => Mux4.IN63
funct[4] => Mux5.IN63
funct[4] => Mux6.IN63
funct[4] => Mux7.IN63
funct[4] => Mux8.IN63
funct[4] => Mux9.IN63
funct[4] => Mux10.IN63
funct[4] => Mux11.IN63
funct[4] => Mux12.IN63
funct[4] => Mux13.IN63
funct[4] => Mux14.IN63
funct[4] => Mux15.IN63
funct[4] => Mux16.IN63
funct[4] => Mux17.IN63
funct[4] => Mux18.IN63
funct[4] => Mux19.IN63
funct[4] => Mux20.IN63
funct[4] => Mux21.IN63
funct[4] => Mux22.IN63
funct[4] => Mux23.IN63
funct[4] => Mux24.IN63
funct[4] => Mux25.IN63
funct[4] => Mux26.IN63
funct[4] => Mux27.IN63
funct[4] => Mux28.IN63
funct[4] => Mux29.IN63
funct[4] => Mux30.IN63
funct[4] => Mux31.IN63
funct[5] => Decoder0.IN0
funct[5] => Mux0.IN62
funct[5] => Mux1.IN62
funct[5] => Mux2.IN62
funct[5] => Mux3.IN62
funct[5] => Mux4.IN62
funct[5] => Mux5.IN62
funct[5] => Mux6.IN62
funct[5] => Mux7.IN62
funct[5] => Mux8.IN62
funct[5] => Mux9.IN62
funct[5] => Mux10.IN62
funct[5] => Mux11.IN62
funct[5] => Mux12.IN62
funct[5] => Mux13.IN62
funct[5] => Mux14.IN62
funct[5] => Mux15.IN62
funct[5] => Mux16.IN62
funct[5] => Mux17.IN62
funct[5] => Mux18.IN62
funct[5] => Mux19.IN62
funct[5] => Mux20.IN62
funct[5] => Mux21.IN62
funct[5] => Mux22.IN62
funct[5] => Mux23.IN62
funct[5] => Mux24.IN62
funct[5] => Mux25.IN62
funct[5] => Mux26.IN62
funct[5] => Mux27.IN62
funct[5] => Mux28.IN62
funct[5] => Mux29.IN62
funct[5] => Mux30.IN62
funct[5] => Mux31.IN62
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
outputZero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
outputNegative <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
outputPositive <= outputPositive.DB_MAX_OUTPUT_PORT_TYPE


|Main|Processor:processor|Branch:branch
clk => ~NO_FANOUT~
rst => ~NO_FANOUT~
mode[0] => Mux0.IN19
mode[0] => Mux1.IN17
mode[0] => Mux2.IN17
mode[0] => Mux3.IN17
mode[0] => Mux4.IN17
mode[0] => Mux5.IN17
mode[0] => Mux6.IN17
mode[0] => Mux7.IN17
mode[0] => Mux8.IN17
mode[0] => Mux9.IN17
mode[0] => Mux10.IN17
mode[0] => Mux11.IN17
mode[0] => Mux12.IN17
mode[0] => Mux13.IN17
mode[0] => Mux14.IN17
mode[0] => Mux15.IN17
mode[0] => Mux16.IN17
mode[0] => Mux17.IN17
mode[0] => Mux18.IN17
mode[0] => Mux19.IN17
mode[0] => Mux20.IN17
mode[0] => Mux21.IN17
mode[0] => Mux22.IN17
mode[0] => Mux23.IN17
mode[0] => Mux24.IN17
mode[0] => Mux25.IN17
mode[0] => Mux26.IN17
mode[0] => Mux27.IN17
mode[0] => Mux28.IN17
mode[0] => Mux29.IN17
mode[0] => Mux30.IN17
mode[0] => Mux31.IN10
mode[0] => Mux32.IN10
mode[1] => Mux0.IN18
mode[1] => Mux1.IN16
mode[1] => Mux2.IN16
mode[1] => Mux3.IN16
mode[1] => Mux4.IN16
mode[1] => Mux5.IN16
mode[1] => Mux6.IN16
mode[1] => Mux7.IN16
mode[1] => Mux8.IN16
mode[1] => Mux9.IN16
mode[1] => Mux10.IN16
mode[1] => Mux11.IN16
mode[1] => Mux12.IN16
mode[1] => Mux13.IN16
mode[1] => Mux14.IN16
mode[1] => Mux15.IN16
mode[1] => Mux16.IN16
mode[1] => Mux17.IN16
mode[1] => Mux18.IN16
mode[1] => Mux19.IN16
mode[1] => Mux20.IN16
mode[1] => Mux21.IN16
mode[1] => Mux22.IN16
mode[1] => Mux23.IN16
mode[1] => Mux24.IN16
mode[1] => Mux25.IN16
mode[1] => Mux26.IN16
mode[1] => Mux27.IN16
mode[1] => Mux28.IN16
mode[1] => Mux29.IN16
mode[1] => Mux30.IN16
mode[1] => Mux31.IN9
mode[1] => Mux32.IN9
mode[2] => Mux0.IN17
mode[2] => Mux1.IN15
mode[2] => Mux2.IN15
mode[2] => Mux3.IN15
mode[2] => Mux4.IN15
mode[2] => Mux5.IN15
mode[2] => Mux6.IN15
mode[2] => Mux7.IN15
mode[2] => Mux8.IN15
mode[2] => Mux9.IN15
mode[2] => Mux10.IN15
mode[2] => Mux11.IN15
mode[2] => Mux12.IN15
mode[2] => Mux13.IN15
mode[2] => Mux14.IN15
mode[2] => Mux15.IN15
mode[2] => Mux16.IN15
mode[2] => Mux17.IN15
mode[2] => Mux18.IN15
mode[2] => Mux19.IN15
mode[2] => Mux20.IN15
mode[2] => Mux21.IN15
mode[2] => Mux22.IN15
mode[2] => Mux23.IN15
mode[2] => Mux24.IN15
mode[2] => Mux25.IN15
mode[2] => Mux26.IN15
mode[2] => Mux27.IN15
mode[2] => Mux28.IN15
mode[2] => Mux29.IN15
mode[2] => Mux30.IN15
mode[2] => Mux31.IN8
mode[2] => Mux32.IN8
mode[3] => Mux0.IN16
mode[3] => Mux1.IN14
mode[3] => Mux2.IN14
mode[3] => Mux3.IN14
mode[3] => Mux4.IN14
mode[3] => Mux5.IN14
mode[3] => Mux6.IN14
mode[3] => Mux7.IN14
mode[3] => Mux8.IN14
mode[3] => Mux9.IN14
mode[3] => Mux10.IN14
mode[3] => Mux11.IN14
mode[3] => Mux12.IN14
mode[3] => Mux13.IN14
mode[3] => Mux14.IN14
mode[3] => Mux15.IN14
mode[3] => Mux16.IN14
mode[3] => Mux17.IN14
mode[3] => Mux18.IN14
mode[3] => Mux19.IN14
mode[3] => Mux20.IN14
mode[3] => Mux21.IN14
mode[3] => Mux22.IN14
mode[3] => Mux23.IN14
mode[3] => Mux24.IN14
mode[3] => Mux25.IN14
mode[3] => Mux26.IN14
mode[3] => Mux27.IN14
mode[3] => Mux28.IN14
mode[3] => Mux29.IN14
mode[3] => Mux30.IN14
mode[3] => Mux31.IN7
mode[3] => Mux32.IN7
pcAddress[0] => Mux32.IN11
pcAddress[0] => Mux32.IN12
pcAddress[0] => Mux32.IN13
pcAddress[0] => Mux32.IN14
pcAddress[0] => Mux32.IN15
pcAddress[0] => Mux32.IN16
pcAddress[0] => Mux32.IN17
pcAddress[0] => Mux32.IN18
pcAddress[1] => Mux31.IN11
pcAddress[1] => Mux31.IN12
pcAddress[1] => Mux31.IN13
pcAddress[1] => Mux31.IN14
pcAddress[1] => Mux31.IN15
pcAddress[1] => Mux31.IN16
pcAddress[1] => Mux31.IN17
pcAddress[1] => Mux31.IN18
pcAddress[2] => Add0.IN30
pcAddress[3] => Add0.IN29
pcAddress[4] => Add0.IN28
pcAddress[5] => Add0.IN27
pcAddress[6] => Add0.IN26
pcAddress[7] => Add0.IN25
pcAddress[8] => Add0.IN24
pcAddress[9] => Add0.IN23
pcAddress[10] => Add0.IN22
pcAddress[11] => Add0.IN21
pcAddress[12] => Add0.IN20
pcAddress[13] => Add0.IN19
pcAddress[14] => Add0.IN18
pcAddress[15] => Add0.IN17
pcAddress[16] => Add0.IN16
pcAddress[17] => Add0.IN15
pcAddress[18] => Add0.IN14
pcAddress[19] => Add0.IN13
pcAddress[20] => Add0.IN12
pcAddress[21] => Add0.IN11
pcAddress[22] => Add0.IN10
pcAddress[23] => Add0.IN9
pcAddress[24] => Add0.IN8
pcAddress[25] => Add0.IN7
pcAddress[26] => Add0.IN6
pcAddress[27] => Add0.IN5
pcAddress[28] => Add0.IN4
pcAddress[28] => Mux4.IN18
pcAddress[29] => Add0.IN3
pcAddress[29] => Mux3.IN18
pcAddress[30] => Add0.IN2
pcAddress[30] => Mux2.IN18
pcAddress[31] => Add0.IN1
pcAddress[31] => Mux1.IN18
branchAddressOffset[0] => Add0.IN60
branchAddressOffset[1] => Add0.IN59
branchAddressOffset[2] => Add0.IN58
branchAddressOffset[3] => Add0.IN57
branchAddressOffset[4] => Add0.IN56
branchAddressOffset[5] => Add0.IN55
branchAddressOffset[6] => Add0.IN54
branchAddressOffset[7] => Add0.IN53
branchAddressOffset[8] => Add0.IN52
branchAddressOffset[9] => Add0.IN51
branchAddressOffset[10] => Add0.IN50
branchAddressOffset[11] => Add0.IN49
branchAddressOffset[12] => Add0.IN48
branchAddressOffset[13] => Add0.IN47
branchAddressOffset[14] => Add0.IN46
branchAddressOffset[15] => Add0.IN31
branchAddressOffset[15] => Add0.IN32
branchAddressOffset[15] => Add0.IN33
branchAddressOffset[15] => Add0.IN34
branchAddressOffset[15] => Add0.IN35
branchAddressOffset[15] => Add0.IN36
branchAddressOffset[15] => Add0.IN37
branchAddressOffset[15] => Add0.IN38
branchAddressOffset[15] => Add0.IN39
branchAddressOffset[15] => Add0.IN40
branchAddressOffset[15] => Add0.IN41
branchAddressOffset[15] => Add0.IN42
branchAddressOffset[15] => Add0.IN43
branchAddressOffset[15] => Add0.IN44
branchAddressOffset[15] => Add0.IN45
jumpAddress[0] => Mux30.IN18
jumpAddress[1] => Mux29.IN18
jumpAddress[2] => Mux28.IN18
jumpAddress[3] => Mux27.IN18
jumpAddress[4] => Mux26.IN18
jumpAddress[5] => Mux25.IN18
jumpAddress[6] => Mux24.IN18
jumpAddress[7] => Mux23.IN18
jumpAddress[8] => Mux22.IN18
jumpAddress[9] => Mux21.IN18
jumpAddress[10] => Mux20.IN18
jumpAddress[11] => Mux19.IN18
jumpAddress[12] => Mux18.IN18
jumpAddress[13] => Mux17.IN18
jumpAddress[14] => Mux16.IN18
jumpAddress[15] => Mux15.IN18
jumpAddress[16] => Mux14.IN18
jumpAddress[17] => Mux13.IN18
jumpAddress[18] => Mux12.IN18
jumpAddress[19] => Mux11.IN18
jumpAddress[20] => Mux10.IN18
jumpAddress[21] => Mux9.IN18
jumpAddress[22] => Mux8.IN18
jumpAddress[23] => Mux7.IN18
jumpAddress[24] => Mux6.IN18
jumpAddress[25] => Mux5.IN18
jumpRegisterAddress[0] => Mux32.IN19
jumpRegisterAddress[1] => Mux31.IN19
jumpRegisterAddress[2] => Mux30.IN19
jumpRegisterAddress[3] => Mux29.IN19
jumpRegisterAddress[4] => Mux28.IN19
jumpRegisterAddress[5] => Mux27.IN19
jumpRegisterAddress[6] => Mux26.IN19
jumpRegisterAddress[7] => Mux25.IN19
jumpRegisterAddress[8] => Mux24.IN19
jumpRegisterAddress[9] => Mux23.IN19
jumpRegisterAddress[10] => Mux22.IN19
jumpRegisterAddress[11] => Mux21.IN19
jumpRegisterAddress[12] => Mux20.IN19
jumpRegisterAddress[13] => Mux19.IN19
jumpRegisterAddress[14] => Mux18.IN19
jumpRegisterAddress[15] => Mux17.IN19
jumpRegisterAddress[16] => Mux16.IN19
jumpRegisterAddress[17] => Mux15.IN19
jumpRegisterAddress[18] => Mux14.IN19
jumpRegisterAddress[19] => Mux13.IN19
jumpRegisterAddress[20] => Mux12.IN19
jumpRegisterAddress[21] => Mux11.IN19
jumpRegisterAddress[22] => Mux10.IN19
jumpRegisterAddress[23] => Mux9.IN19
jumpRegisterAddress[24] => Mux8.IN19
jumpRegisterAddress[25] => Mux7.IN19
jumpRegisterAddress[26] => Mux6.IN19
jumpRegisterAddress[27] => Mux5.IN19
jumpRegisterAddress[28] => Mux4.IN19
jumpRegisterAddress[29] => Mux3.IN19
jumpRegisterAddress[30] => Mux2.IN19
jumpRegisterAddress[31] => Mux1.IN19
resultZero => branchCompareResult.IN0
resultZero => branchCompareResult.IN0
resultZero => branchCompareResult.IN0
resultZero => branchCompareResult.IN1
resultZero => branchCompareResult.IN0
resultZero => branchCompareResult.IN0
resultNegative => branchCompareResult.IN1
resultNegative => branchCompareResult.IN1
resultNegative => branchCompareResult.IN0
resultNegative => branchCompareResult.IN1
resultNegative => branchCompareResult.IN1
resultNegative => branchCompareResult.IN1
resultPositive => branchCompareResult.IN1
resultPositive => branchCompareResult.IN1
resultPositive => branchCompareResult.IN1
resultPositive => branchCompareResult.IN1
resultPositive => branchCompareResult.IN1
resultPositive => branchCompareResult.IN1
shouldUseNewPC <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
branchTo[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
branchTo[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
branchTo[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
branchTo[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
branchTo[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
branchTo[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
branchTo[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
branchTo[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
branchTo[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
branchTo[9] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
branchTo[10] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
branchTo[11] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
branchTo[12] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
branchTo[13] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
branchTo[14] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
branchTo[15] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
branchTo[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
branchTo[17] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
branchTo[18] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
branchTo[19] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
branchTo[20] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
branchTo[21] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
branchTo[22] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
branchTo[23] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
branchTo[24] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
branchTo[25] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
branchTo[26] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
branchTo[27] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
branchTo[28] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
branchTo[29] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
branchTo[30] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
branchTo[31] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE


|Main|Processor:processor|Memory:mem
clk => clk.IN1
clk_pc => clk_pc.IN1
rst => _.IN1
rst => _.IN1
rst => unsignedLoad_d0.ACLR
rst => readMode_d0[0].ACLR
rst => readMode_d0[1].ACLR
rst => readMode_d0[2].ACLR
rst => readMode_d0[3].ACLR
rst => address_d0[0].ACLR
rst => address_d0[1].ACLR
address[0] => ShiftLeft0.IN6
address[0] => ShiftLeft1.IN37
address[0] => ShiftLeft2.IN6
address[0] => ShiftLeft3.IN37
address[0] => ShiftLeft4.IN6
address[0] => ShiftLeft5.IN37
address[0] => ShiftRight2.IN37
address[0] => ShiftLeft6.IN37
address[0] => address_d0[0].DATAIN
address[0] => ShiftRight0.IN6
address[0] => ShiftRight1.IN5
address[1] => ShiftLeft0.IN5
address[1] => ShiftLeft1.IN36
address[1] => ShiftLeft2.IN5
address[1] => ShiftLeft3.IN36
address[1] => ShiftLeft4.IN5
address[1] => ShiftLeft5.IN36
address[1] => ShiftRight2.IN36
address[1] => ShiftLeft6.IN36
address[1] => address_d0[1].DATAIN
address[1] => ShiftRight0.IN5
address[1] => ShiftRight1.IN4
address[2] => address_a[0].IN1
address[3] => address_a[1].IN1
address[4] => address_a[2].IN1
address[5] => address_a[3].IN1
address[6] => address_a[4].IN1
address[7] => address_a[5].IN1
address[8] => address_a[6].IN1
address[9] => address_a[7].IN1
address[10] => address_a[8].IN1
address[11] => address_a[9].IN1
address[12] => address_a[10].IN1
address[13] => address_a[11].IN1
address[14] => address_a[12].IN1
address[15] => address_a[13].IN1
address[16] => ~NO_FANOUT~
address[17] => ~NO_FANOUT~
address[18] => ~NO_FANOUT~
address[19] => ~NO_FANOUT~
address[20] => ~NO_FANOUT~
address[21] => ~NO_FANOUT~
address[22] => ~NO_FANOUT~
address[23] => ~NO_FANOUT~
address[24] => ~NO_FANOUT~
address[25] => ~NO_FANOUT~
address[26] => ~NO_FANOUT~
address[27] => ~NO_FANOUT~
address[28] => ~NO_FANOUT~
address[29] => ~NO_FANOUT~
address[30] => ~NO_FANOUT~
address[31] => ~NO_FANOUT~
data[0] => ShiftLeft1.IN35
data[0] => ShiftLeft3.IN35
data[0] => ShiftRight1.IN37
data[0] => ShiftLeft5.IN35
data[0] => Mux35.IN7
data[1] => ShiftLeft1.IN34
data[1] => ShiftLeft3.IN34
data[1] => ShiftRight1.IN36
data[1] => ShiftLeft5.IN34
data[1] => Mux34.IN7
data[2] => ShiftLeft1.IN33
data[2] => ShiftLeft3.IN33
data[2] => ShiftRight1.IN35
data[2] => ShiftLeft5.IN33
data[2] => Mux33.IN7
data[3] => ShiftLeft1.IN32
data[3] => ShiftLeft3.IN32
data[3] => ShiftRight1.IN34
data[3] => ShiftLeft5.IN32
data[3] => Mux32.IN7
data[4] => ShiftLeft1.IN31
data[4] => ShiftLeft3.IN31
data[4] => ShiftRight1.IN33
data[4] => ShiftLeft5.IN31
data[4] => Mux31.IN7
data[5] => ShiftLeft1.IN30
data[5] => ShiftLeft3.IN30
data[5] => ShiftRight1.IN32
data[5] => ShiftLeft5.IN30
data[5] => Mux30.IN7
data[6] => ShiftLeft1.IN29
data[6] => ShiftLeft3.IN29
data[6] => ShiftRight1.IN31
data[6] => ShiftLeft5.IN29
data[6] => Mux29.IN7
data[7] => ShiftLeft1.IN28
data[7] => ShiftLeft3.IN28
data[7] => ShiftRight1.IN30
data[7] => ShiftLeft5.IN28
data[7] => Mux28.IN7
data[8] => ShiftLeft1.IN27
data[8] => ShiftLeft3.IN27
data[8] => ShiftRight1.IN29
data[8] => ShiftLeft5.IN27
data[8] => Mux27.IN7
data[9] => ShiftLeft1.IN26
data[9] => ShiftLeft3.IN26
data[9] => ShiftRight1.IN28
data[9] => ShiftLeft5.IN26
data[9] => Mux26.IN7
data[10] => ShiftLeft1.IN25
data[10] => ShiftLeft3.IN25
data[10] => ShiftRight1.IN27
data[10] => ShiftLeft5.IN25
data[10] => Mux25.IN7
data[11] => ShiftLeft1.IN24
data[11] => ShiftLeft3.IN24
data[11] => ShiftRight1.IN26
data[11] => ShiftLeft5.IN24
data[11] => Mux24.IN7
data[12] => ShiftLeft1.IN23
data[12] => ShiftLeft3.IN23
data[12] => ShiftRight1.IN25
data[12] => ShiftLeft5.IN23
data[12] => Mux23.IN7
data[13] => ShiftLeft1.IN22
data[13] => ShiftLeft3.IN22
data[13] => ShiftRight1.IN24
data[13] => ShiftLeft5.IN22
data[13] => Mux22.IN7
data[14] => ShiftLeft1.IN21
data[14] => ShiftLeft3.IN21
data[14] => ShiftRight1.IN23
data[14] => ShiftLeft5.IN21
data[14] => Mux21.IN7
data[15] => ShiftLeft1.IN20
data[15] => ShiftLeft3.IN20
data[15] => ShiftRight1.IN22
data[15] => ShiftLeft5.IN20
data[15] => Mux20.IN7
data[16] => ShiftLeft1.IN19
data[16] => ShiftLeft3.IN19
data[16] => ShiftRight1.IN21
data[16] => ShiftLeft5.IN19
data[16] => Mux19.IN7
data[17] => ShiftLeft1.IN18
data[17] => ShiftLeft3.IN18
data[17] => ShiftRight1.IN20
data[17] => ShiftLeft5.IN18
data[17] => Mux18.IN7
data[18] => ShiftLeft1.IN17
data[18] => ShiftLeft3.IN17
data[18] => ShiftRight1.IN19
data[18] => ShiftLeft5.IN17
data[18] => Mux17.IN7
data[19] => ShiftLeft1.IN16
data[19] => ShiftLeft3.IN16
data[19] => ShiftRight1.IN18
data[19] => ShiftLeft5.IN16
data[19] => Mux16.IN7
data[20] => ShiftLeft1.IN15
data[20] => ShiftLeft3.IN15
data[20] => ShiftRight1.IN17
data[20] => ShiftLeft5.IN15
data[20] => Mux15.IN7
data[21] => ShiftLeft1.IN14
data[21] => ShiftLeft3.IN14
data[21] => ShiftRight1.IN16
data[21] => ShiftLeft5.IN14
data[21] => Mux14.IN7
data[22] => ShiftLeft1.IN13
data[22] => ShiftLeft3.IN13
data[22] => ShiftRight1.IN15
data[22] => ShiftLeft5.IN13
data[22] => Mux13.IN7
data[23] => ShiftLeft1.IN12
data[23] => ShiftLeft3.IN12
data[23] => ShiftRight1.IN14
data[23] => ShiftLeft5.IN12
data[23] => Mux12.IN7
data[24] => ShiftLeft1.IN11
data[24] => ShiftLeft3.IN11
data[24] => ShiftRight1.IN13
data[24] => ShiftLeft5.IN11
data[24] => Mux11.IN7
data[25] => ShiftLeft1.IN10
data[25] => ShiftLeft3.IN10
data[25] => ShiftRight1.IN12
data[25] => ShiftLeft5.IN10
data[25] => Mux10.IN7
data[26] => ShiftLeft1.IN9
data[26] => ShiftLeft3.IN9
data[26] => ShiftRight1.IN11
data[26] => ShiftLeft5.IN9
data[26] => Mux9.IN7
data[27] => ShiftLeft1.IN8
data[27] => ShiftLeft3.IN8
data[27] => ShiftRight1.IN10
data[27] => ShiftLeft5.IN8
data[27] => Mux8.IN7
data[28] => ShiftLeft1.IN7
data[28] => ShiftLeft3.IN7
data[28] => ShiftRight1.IN9
data[28] => ShiftLeft5.IN7
data[28] => Mux7.IN7
data[29] => ShiftLeft1.IN6
data[29] => ShiftLeft3.IN6
data[29] => ShiftRight1.IN8
data[29] => ShiftLeft5.IN6
data[29] => Mux6.IN7
data[30] => ShiftLeft1.IN5
data[30] => ShiftLeft3.IN5
data[30] => ShiftRight1.IN7
data[30] => ShiftLeft5.IN5
data[30] => Mux5.IN7
data[31] => ShiftLeft1.IN4
data[31] => ShiftLeft3.IN4
data[31] => ShiftRight1.IN6
data[31] => ShiftLeft5.IN4
data[31] => Mux4.IN7
writeMode[0] => Mux0.IN10
writeMode[0] => Mux1.IN10
writeMode[0] => Mux2.IN10
writeMode[0] => Mux3.IN10
writeMode[0] => Mux4.IN10
writeMode[0] => Mux5.IN10
writeMode[0] => Mux6.IN10
writeMode[0] => Mux7.IN10
writeMode[0] => Mux8.IN10
writeMode[0] => Mux9.IN10
writeMode[0] => Mux10.IN10
writeMode[0] => Mux11.IN10
writeMode[0] => Mux12.IN10
writeMode[0] => Mux13.IN10
writeMode[0] => Mux14.IN10
writeMode[0] => Mux15.IN10
writeMode[0] => Mux16.IN10
writeMode[0] => Mux17.IN10
writeMode[0] => Mux18.IN10
writeMode[0] => Mux19.IN10
writeMode[0] => Mux20.IN10
writeMode[0] => Mux21.IN10
writeMode[0] => Mux22.IN10
writeMode[0] => Mux23.IN10
writeMode[0] => Mux24.IN10
writeMode[0] => Mux25.IN10
writeMode[0] => Mux26.IN10
writeMode[0] => Mux27.IN10
writeMode[0] => Mux28.IN10
writeMode[0] => Mux29.IN10
writeMode[0] => Mux30.IN10
writeMode[0] => Mux31.IN10
writeMode[0] => Mux32.IN10
writeMode[0] => Mux33.IN10
writeMode[0] => Mux34.IN10
writeMode[0] => Mux35.IN10
writeMode[0] => Equal0.IN2
writeMode[1] => Mux0.IN9
writeMode[1] => Mux1.IN9
writeMode[1] => Mux2.IN9
writeMode[1] => Mux3.IN9
writeMode[1] => Mux4.IN9
writeMode[1] => Mux5.IN9
writeMode[1] => Mux6.IN9
writeMode[1] => Mux7.IN9
writeMode[1] => Mux8.IN9
writeMode[1] => Mux9.IN9
writeMode[1] => Mux10.IN9
writeMode[1] => Mux11.IN9
writeMode[1] => Mux12.IN9
writeMode[1] => Mux13.IN9
writeMode[1] => Mux14.IN9
writeMode[1] => Mux15.IN9
writeMode[1] => Mux16.IN9
writeMode[1] => Mux17.IN9
writeMode[1] => Mux18.IN9
writeMode[1] => Mux19.IN9
writeMode[1] => Mux20.IN9
writeMode[1] => Mux21.IN9
writeMode[1] => Mux22.IN9
writeMode[1] => Mux23.IN9
writeMode[1] => Mux24.IN9
writeMode[1] => Mux25.IN9
writeMode[1] => Mux26.IN9
writeMode[1] => Mux27.IN9
writeMode[1] => Mux28.IN9
writeMode[1] => Mux29.IN9
writeMode[1] => Mux30.IN9
writeMode[1] => Mux31.IN9
writeMode[1] => Mux32.IN9
writeMode[1] => Mux33.IN9
writeMode[1] => Mux34.IN9
writeMode[1] => Mux35.IN9
writeMode[1] => Equal0.IN1
writeMode[2] => Mux0.IN8
writeMode[2] => Mux1.IN8
writeMode[2] => Mux2.IN8
writeMode[2] => Mux3.IN8
writeMode[2] => Mux4.IN8
writeMode[2] => Mux5.IN8
writeMode[2] => Mux6.IN8
writeMode[2] => Mux7.IN8
writeMode[2] => Mux8.IN8
writeMode[2] => Mux9.IN8
writeMode[2] => Mux10.IN8
writeMode[2] => Mux11.IN8
writeMode[2] => Mux12.IN8
writeMode[2] => Mux13.IN8
writeMode[2] => Mux14.IN8
writeMode[2] => Mux15.IN8
writeMode[2] => Mux16.IN8
writeMode[2] => Mux17.IN8
writeMode[2] => Mux18.IN8
writeMode[2] => Mux19.IN8
writeMode[2] => Mux20.IN8
writeMode[2] => Mux21.IN8
writeMode[2] => Mux22.IN8
writeMode[2] => Mux23.IN8
writeMode[2] => Mux24.IN8
writeMode[2] => Mux25.IN8
writeMode[2] => Mux26.IN8
writeMode[2] => Mux27.IN8
writeMode[2] => Mux28.IN8
writeMode[2] => Mux29.IN8
writeMode[2] => Mux30.IN8
writeMode[2] => Mux31.IN8
writeMode[2] => Mux32.IN8
writeMode[2] => Mux33.IN8
writeMode[2] => Mux34.IN8
writeMode[2] => Mux35.IN8
writeMode[2] => Equal0.IN0
readMode[0] => readMode_d0[0].DATAIN
readMode[0] => Equal1.IN2
readMode[1] => readMode_d0[1].DATAIN
readMode[1] => Equal1.IN1
readMode[2] => readMode_d0[2].DATAIN
readMode[2] => Equal1.IN0
unsignedLoad => unsignedLoad_d0.DATAIN
pcAddress[0] => ~NO_FANOUT~
pcAddress[1] => ~NO_FANOUT~
pcAddress[2] => address_b[0].IN1
pcAddress[3] => address_b[1].IN1
pcAddress[4] => address_b[2].IN1
pcAddress[5] => address_b[3].IN1
pcAddress[6] => address_b[4].IN1
pcAddress[7] => address_b[5].IN1
pcAddress[8] => address_b[6].IN1
pcAddress[9] => address_b[7].IN1
pcAddress[10] => address_b[8].IN1
pcAddress[11] => address_b[9].IN1
pcAddress[12] => address_b[10].IN1
pcAddress[13] => address_b[11].IN1
pcAddress[14] => address_b[12].IN1
pcAddress[15] => address_b[13].IN1
pcAddress[16] => ~NO_FANOUT~
pcAddress[17] => ~NO_FANOUT~
pcAddress[18] => ~NO_FANOUT~
pcAddress[19] => ~NO_FANOUT~
pcAddress[20] => ~NO_FANOUT~
pcAddress[21] => ~NO_FANOUT~
pcAddress[22] => ~NO_FANOUT~
pcAddress[23] => ~NO_FANOUT~
pcAddress[24] => ~NO_FANOUT~
pcAddress[25] => ~NO_FANOUT~
pcAddress[26] => ~NO_FANOUT~
pcAddress[27] => ~NO_FANOUT~
pcAddress[28] => ~NO_FANOUT~
pcAddress[29] => ~NO_FANOUT~
pcAddress[30] => ~NO_FANOUT~
pcAddress[31] => ~NO_FANOUT~
dataOutput[0] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[1] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[2] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[3] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[4] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[5] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[6] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[7] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[8] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[9] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[10] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[11] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[12] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[13] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[14] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[15] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[16] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[17] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[18] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[19] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[20] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[21] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[22] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[23] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[24] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[25] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[26] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[27] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[28] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[29] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[30] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
dataOutput[31] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
pcDataOutput[0] <= RAM32Bit:ram.q_b
pcDataOutput[1] <= RAM32Bit:ram.q_b
pcDataOutput[2] <= RAM32Bit:ram.q_b
pcDataOutput[3] <= RAM32Bit:ram.q_b
pcDataOutput[4] <= RAM32Bit:ram.q_b
pcDataOutput[5] <= RAM32Bit:ram.q_b
pcDataOutput[6] <= RAM32Bit:ram.q_b
pcDataOutput[7] <= RAM32Bit:ram.q_b
pcDataOutput[8] <= RAM32Bit:ram.q_b
pcDataOutput[9] <= RAM32Bit:ram.q_b
pcDataOutput[10] <= RAM32Bit:ram.q_b
pcDataOutput[11] <= RAM32Bit:ram.q_b
pcDataOutput[12] <= RAM32Bit:ram.q_b
pcDataOutput[13] <= RAM32Bit:ram.q_b
pcDataOutput[14] <= RAM32Bit:ram.q_b
pcDataOutput[15] <= RAM32Bit:ram.q_b
pcDataOutput[16] <= RAM32Bit:ram.q_b
pcDataOutput[17] <= RAM32Bit:ram.q_b
pcDataOutput[18] <= RAM32Bit:ram.q_b
pcDataOutput[19] <= RAM32Bit:ram.q_b
pcDataOutput[20] <= RAM32Bit:ram.q_b
pcDataOutput[21] <= RAM32Bit:ram.q_b
pcDataOutput[22] <= RAM32Bit:ram.q_b
pcDataOutput[23] <= RAM32Bit:ram.q_b
pcDataOutput[24] <= RAM32Bit:ram.q_b
pcDataOutput[25] <= RAM32Bit:ram.q_b
pcDataOutput[26] <= RAM32Bit:ram.q_b
pcDataOutput[27] <= RAM32Bit:ram.q_b
pcDataOutput[28] <= RAM32Bit:ram.q_b
pcDataOutput[29] <= RAM32Bit:ram.q_b
pcDataOutput[30] <= RAM32Bit:ram.q_b
pcDataOutput[31] <= RAM32Bit:ram.q_b


|Main|Processor:processor|Memory:mem|RAM32Bit:ram
aclr_a => aclr_a.IN1
aclr_b => aclr_b.IN1
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_a[12] => address_a[12].IN1
address_a[13] => address_a[13].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
address_b[12] => address_b[12].IN1
address_b[13] => address_b[13].IN1
byteena_a[0] => byteena_a[0].IN1
byteena_a[1] => byteena_a[1].IN1
byteena_a[2] => byteena_a[2].IN1
byteena_a[3] => byteena_a[3].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
rden_a => rden_a.IN1
rden_b => rden_b.IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|Main|Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component
wren_a => altsyncram_gni2:auto_generated.wren_a
rden_a => altsyncram_gni2:auto_generated.rden_a
wren_b => altsyncram_gni2:auto_generated.wren_b
rden_b => altsyncram_gni2:auto_generated.rden_b
data_a[0] => altsyncram_gni2:auto_generated.data_a[0]
data_a[1] => altsyncram_gni2:auto_generated.data_a[1]
data_a[2] => altsyncram_gni2:auto_generated.data_a[2]
data_a[3] => altsyncram_gni2:auto_generated.data_a[3]
data_a[4] => altsyncram_gni2:auto_generated.data_a[4]
data_a[5] => altsyncram_gni2:auto_generated.data_a[5]
data_a[6] => altsyncram_gni2:auto_generated.data_a[6]
data_a[7] => altsyncram_gni2:auto_generated.data_a[7]
data_a[8] => altsyncram_gni2:auto_generated.data_a[8]
data_a[9] => altsyncram_gni2:auto_generated.data_a[9]
data_a[10] => altsyncram_gni2:auto_generated.data_a[10]
data_a[11] => altsyncram_gni2:auto_generated.data_a[11]
data_a[12] => altsyncram_gni2:auto_generated.data_a[12]
data_a[13] => altsyncram_gni2:auto_generated.data_a[13]
data_a[14] => altsyncram_gni2:auto_generated.data_a[14]
data_a[15] => altsyncram_gni2:auto_generated.data_a[15]
data_a[16] => altsyncram_gni2:auto_generated.data_a[16]
data_a[17] => altsyncram_gni2:auto_generated.data_a[17]
data_a[18] => altsyncram_gni2:auto_generated.data_a[18]
data_a[19] => altsyncram_gni2:auto_generated.data_a[19]
data_a[20] => altsyncram_gni2:auto_generated.data_a[20]
data_a[21] => altsyncram_gni2:auto_generated.data_a[21]
data_a[22] => altsyncram_gni2:auto_generated.data_a[22]
data_a[23] => altsyncram_gni2:auto_generated.data_a[23]
data_a[24] => altsyncram_gni2:auto_generated.data_a[24]
data_a[25] => altsyncram_gni2:auto_generated.data_a[25]
data_a[26] => altsyncram_gni2:auto_generated.data_a[26]
data_a[27] => altsyncram_gni2:auto_generated.data_a[27]
data_a[28] => altsyncram_gni2:auto_generated.data_a[28]
data_a[29] => altsyncram_gni2:auto_generated.data_a[29]
data_a[30] => altsyncram_gni2:auto_generated.data_a[30]
data_a[31] => altsyncram_gni2:auto_generated.data_a[31]
data_b[0] => altsyncram_gni2:auto_generated.data_b[0]
data_b[1] => altsyncram_gni2:auto_generated.data_b[1]
data_b[2] => altsyncram_gni2:auto_generated.data_b[2]
data_b[3] => altsyncram_gni2:auto_generated.data_b[3]
data_b[4] => altsyncram_gni2:auto_generated.data_b[4]
data_b[5] => altsyncram_gni2:auto_generated.data_b[5]
data_b[6] => altsyncram_gni2:auto_generated.data_b[6]
data_b[7] => altsyncram_gni2:auto_generated.data_b[7]
data_b[8] => altsyncram_gni2:auto_generated.data_b[8]
data_b[9] => altsyncram_gni2:auto_generated.data_b[9]
data_b[10] => altsyncram_gni2:auto_generated.data_b[10]
data_b[11] => altsyncram_gni2:auto_generated.data_b[11]
data_b[12] => altsyncram_gni2:auto_generated.data_b[12]
data_b[13] => altsyncram_gni2:auto_generated.data_b[13]
data_b[14] => altsyncram_gni2:auto_generated.data_b[14]
data_b[15] => altsyncram_gni2:auto_generated.data_b[15]
data_b[16] => altsyncram_gni2:auto_generated.data_b[16]
data_b[17] => altsyncram_gni2:auto_generated.data_b[17]
data_b[18] => altsyncram_gni2:auto_generated.data_b[18]
data_b[19] => altsyncram_gni2:auto_generated.data_b[19]
data_b[20] => altsyncram_gni2:auto_generated.data_b[20]
data_b[21] => altsyncram_gni2:auto_generated.data_b[21]
data_b[22] => altsyncram_gni2:auto_generated.data_b[22]
data_b[23] => altsyncram_gni2:auto_generated.data_b[23]
data_b[24] => altsyncram_gni2:auto_generated.data_b[24]
data_b[25] => altsyncram_gni2:auto_generated.data_b[25]
data_b[26] => altsyncram_gni2:auto_generated.data_b[26]
data_b[27] => altsyncram_gni2:auto_generated.data_b[27]
data_b[28] => altsyncram_gni2:auto_generated.data_b[28]
data_b[29] => altsyncram_gni2:auto_generated.data_b[29]
data_b[30] => altsyncram_gni2:auto_generated.data_b[30]
data_b[31] => altsyncram_gni2:auto_generated.data_b[31]
address_a[0] => altsyncram_gni2:auto_generated.address_a[0]
address_a[1] => altsyncram_gni2:auto_generated.address_a[1]
address_a[2] => altsyncram_gni2:auto_generated.address_a[2]
address_a[3] => altsyncram_gni2:auto_generated.address_a[3]
address_a[4] => altsyncram_gni2:auto_generated.address_a[4]
address_a[5] => altsyncram_gni2:auto_generated.address_a[5]
address_a[6] => altsyncram_gni2:auto_generated.address_a[6]
address_a[7] => altsyncram_gni2:auto_generated.address_a[7]
address_a[8] => altsyncram_gni2:auto_generated.address_a[8]
address_a[9] => altsyncram_gni2:auto_generated.address_a[9]
address_a[10] => altsyncram_gni2:auto_generated.address_a[10]
address_a[11] => altsyncram_gni2:auto_generated.address_a[11]
address_a[12] => altsyncram_gni2:auto_generated.address_a[12]
address_a[13] => altsyncram_gni2:auto_generated.address_a[13]
address_b[0] => altsyncram_gni2:auto_generated.address_b[0]
address_b[1] => altsyncram_gni2:auto_generated.address_b[1]
address_b[2] => altsyncram_gni2:auto_generated.address_b[2]
address_b[3] => altsyncram_gni2:auto_generated.address_b[3]
address_b[4] => altsyncram_gni2:auto_generated.address_b[4]
address_b[5] => altsyncram_gni2:auto_generated.address_b[5]
address_b[6] => altsyncram_gni2:auto_generated.address_b[6]
address_b[7] => altsyncram_gni2:auto_generated.address_b[7]
address_b[8] => altsyncram_gni2:auto_generated.address_b[8]
address_b[9] => altsyncram_gni2:auto_generated.address_b[9]
address_b[10] => altsyncram_gni2:auto_generated.address_b[10]
address_b[11] => altsyncram_gni2:auto_generated.address_b[11]
address_b[12] => altsyncram_gni2:auto_generated.address_b[12]
address_b[13] => altsyncram_gni2:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gni2:auto_generated.clock0
clock1 => altsyncram_gni2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_gni2:auto_generated.aclr0
aclr1 => altsyncram_gni2:auto_generated.aclr1
byteena_a[0] => altsyncram_gni2:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_gni2:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_gni2:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_gni2:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gni2:auto_generated.q_a[0]
q_a[1] <= altsyncram_gni2:auto_generated.q_a[1]
q_a[2] <= altsyncram_gni2:auto_generated.q_a[2]
q_a[3] <= altsyncram_gni2:auto_generated.q_a[3]
q_a[4] <= altsyncram_gni2:auto_generated.q_a[4]
q_a[5] <= altsyncram_gni2:auto_generated.q_a[5]
q_a[6] <= altsyncram_gni2:auto_generated.q_a[6]
q_a[7] <= altsyncram_gni2:auto_generated.q_a[7]
q_a[8] <= altsyncram_gni2:auto_generated.q_a[8]
q_a[9] <= altsyncram_gni2:auto_generated.q_a[9]
q_a[10] <= altsyncram_gni2:auto_generated.q_a[10]
q_a[11] <= altsyncram_gni2:auto_generated.q_a[11]
q_a[12] <= altsyncram_gni2:auto_generated.q_a[12]
q_a[13] <= altsyncram_gni2:auto_generated.q_a[13]
q_a[14] <= altsyncram_gni2:auto_generated.q_a[14]
q_a[15] <= altsyncram_gni2:auto_generated.q_a[15]
q_a[16] <= altsyncram_gni2:auto_generated.q_a[16]
q_a[17] <= altsyncram_gni2:auto_generated.q_a[17]
q_a[18] <= altsyncram_gni2:auto_generated.q_a[18]
q_a[19] <= altsyncram_gni2:auto_generated.q_a[19]
q_a[20] <= altsyncram_gni2:auto_generated.q_a[20]
q_a[21] <= altsyncram_gni2:auto_generated.q_a[21]
q_a[22] <= altsyncram_gni2:auto_generated.q_a[22]
q_a[23] <= altsyncram_gni2:auto_generated.q_a[23]
q_a[24] <= altsyncram_gni2:auto_generated.q_a[24]
q_a[25] <= altsyncram_gni2:auto_generated.q_a[25]
q_a[26] <= altsyncram_gni2:auto_generated.q_a[26]
q_a[27] <= altsyncram_gni2:auto_generated.q_a[27]
q_a[28] <= altsyncram_gni2:auto_generated.q_a[28]
q_a[29] <= altsyncram_gni2:auto_generated.q_a[29]
q_a[30] <= altsyncram_gni2:auto_generated.q_a[30]
q_a[31] <= altsyncram_gni2:auto_generated.q_a[31]
q_b[0] <= altsyncram_gni2:auto_generated.q_b[0]
q_b[1] <= altsyncram_gni2:auto_generated.q_b[1]
q_b[2] <= altsyncram_gni2:auto_generated.q_b[2]
q_b[3] <= altsyncram_gni2:auto_generated.q_b[3]
q_b[4] <= altsyncram_gni2:auto_generated.q_b[4]
q_b[5] <= altsyncram_gni2:auto_generated.q_b[5]
q_b[6] <= altsyncram_gni2:auto_generated.q_b[6]
q_b[7] <= altsyncram_gni2:auto_generated.q_b[7]
q_b[8] <= altsyncram_gni2:auto_generated.q_b[8]
q_b[9] <= altsyncram_gni2:auto_generated.q_b[9]
q_b[10] <= altsyncram_gni2:auto_generated.q_b[10]
q_b[11] <= altsyncram_gni2:auto_generated.q_b[11]
q_b[12] <= altsyncram_gni2:auto_generated.q_b[12]
q_b[13] <= altsyncram_gni2:auto_generated.q_b[13]
q_b[14] <= altsyncram_gni2:auto_generated.q_b[14]
q_b[15] <= altsyncram_gni2:auto_generated.q_b[15]
q_b[16] <= altsyncram_gni2:auto_generated.q_b[16]
q_b[17] <= altsyncram_gni2:auto_generated.q_b[17]
q_b[18] <= altsyncram_gni2:auto_generated.q_b[18]
q_b[19] <= altsyncram_gni2:auto_generated.q_b[19]
q_b[20] <= altsyncram_gni2:auto_generated.q_b[20]
q_b[21] <= altsyncram_gni2:auto_generated.q_b[21]
q_b[22] <= altsyncram_gni2:auto_generated.q_b[22]
q_b[23] <= altsyncram_gni2:auto_generated.q_b[23]
q_b[24] <= altsyncram_gni2:auto_generated.q_b[24]
q_b[25] <= altsyncram_gni2:auto_generated.q_b[25]
q_b[26] <= altsyncram_gni2:auto_generated.q_b[26]
q_b[27] <= altsyncram_gni2:auto_generated.q_b[27]
q_b[28] <= altsyncram_gni2:auto_generated.q_b[28]
q_b[29] <= altsyncram_gni2:auto_generated.q_b[29]
q_b[30] <= altsyncram_gni2:auto_generated.q_b[30]
q_b[31] <= altsyncram_gni2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Main|Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
aclr0 => ram_block1a32.CLR0
aclr0 => ram_block1a33.CLR0
aclr0 => ram_block1a34.CLR0
aclr0 => ram_block1a35.CLR0
aclr0 => ram_block1a36.CLR0
aclr0 => ram_block1a37.CLR0
aclr0 => ram_block1a38.CLR0
aclr0 => ram_block1a39.CLR0
aclr0 => ram_block1a40.CLR0
aclr0 => ram_block1a41.CLR0
aclr0 => ram_block1a42.CLR0
aclr0 => ram_block1a43.CLR0
aclr0 => ram_block1a44.CLR0
aclr0 => ram_block1a45.CLR0
aclr0 => ram_block1a46.CLR0
aclr0 => ram_block1a47.CLR0
aclr0 => ram_block1a48.CLR0
aclr0 => ram_block1a49.CLR0
aclr0 => ram_block1a50.CLR0
aclr0 => ram_block1a51.CLR0
aclr0 => ram_block1a52.CLR0
aclr0 => ram_block1a53.CLR0
aclr0 => ram_block1a54.CLR0
aclr0 => ram_block1a55.CLR0
aclr0 => ram_block1a56.CLR0
aclr0 => ram_block1a57.CLR0
aclr0 => ram_block1a58.CLR0
aclr0 => ram_block1a59.CLR0
aclr0 => ram_block1a60.CLR0
aclr0 => ram_block1a61.CLR0
aclr0 => ram_block1a62.CLR0
aclr0 => ram_block1a63.CLR0
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
aclr1 => ram_block1a18.CLR1
aclr1 => ram_block1a19.CLR1
aclr1 => ram_block1a20.CLR1
aclr1 => ram_block1a21.CLR1
aclr1 => ram_block1a22.CLR1
aclr1 => ram_block1a23.CLR1
aclr1 => ram_block1a24.CLR1
aclr1 => ram_block1a25.CLR1
aclr1 => ram_block1a26.CLR1
aclr1 => ram_block1a27.CLR1
aclr1 => ram_block1a28.CLR1
aclr1 => ram_block1a29.CLR1
aclr1 => ram_block1a30.CLR1
aclr1 => ram_block1a31.CLR1
aclr1 => ram_block1a32.CLR1
aclr1 => ram_block1a33.CLR1
aclr1 => ram_block1a34.CLR1
aclr1 => ram_block1a35.CLR1
aclr1 => ram_block1a36.CLR1
aclr1 => ram_block1a37.CLR1
aclr1 => ram_block1a38.CLR1
aclr1 => ram_block1a39.CLR1
aclr1 => ram_block1a40.CLR1
aclr1 => ram_block1a41.CLR1
aclr1 => ram_block1a42.CLR1
aclr1 => ram_block1a43.CLR1
aclr1 => ram_block1a44.CLR1
aclr1 => ram_block1a45.CLR1
aclr1 => ram_block1a46.CLR1
aclr1 => ram_block1a47.CLR1
aclr1 => ram_block1a48.CLR1
aclr1 => ram_block1a49.CLR1
aclr1 => ram_block1a50.CLR1
aclr1 => ram_block1a51.CLR1
aclr1 => ram_block1a52.CLR1
aclr1 => ram_block1a53.CLR1
aclr1 => ram_block1a54.CLR1
aclr1 => ram_block1a55.CLR1
aclr1 => ram_block1a56.CLR1
aclr1 => ram_block1a57.CLR1
aclr1 => ram_block1a58.CLR1
aclr1 => ram_block1a59.CLR1
aclr1 => ram_block1a60.CLR1
aclr1 => ram_block1a61.CLR1
aclr1 => ram_block1a62.CLR1
aclr1 => ram_block1a63.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_jsa:decode2.data[0]
address_a[13] => decode_jsa:rden_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[7] => ram_block1a60.PORTBADDR7
address_b[7] => ram_block1a61.PORTBADDR7
address_b[7] => ram_block1a62.PORTBADDR7
address_b[7] => ram_block1a63.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[8] => ram_block1a60.PORTBADDR8
address_b[8] => ram_block1a61.PORTBADDR8
address_b[8] => ram_block1a62.PORTBADDR8
address_b[8] => ram_block1a63.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[9] => ram_block1a50.PORTBADDR9
address_b[9] => ram_block1a51.PORTBADDR9
address_b[9] => ram_block1a52.PORTBADDR9
address_b[9] => ram_block1a53.PORTBADDR9
address_b[9] => ram_block1a54.PORTBADDR9
address_b[9] => ram_block1a55.PORTBADDR9
address_b[9] => ram_block1a56.PORTBADDR9
address_b[9] => ram_block1a57.PORTBADDR9
address_b[9] => ram_block1a58.PORTBADDR9
address_b[9] => ram_block1a59.PORTBADDR9
address_b[9] => ram_block1a60.PORTBADDR9
address_b[9] => ram_block1a61.PORTBADDR9
address_b[9] => ram_block1a62.PORTBADDR9
address_b[9] => ram_block1a63.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[10] => ram_block1a48.PORTBADDR10
address_b[10] => ram_block1a49.PORTBADDR10
address_b[10] => ram_block1a50.PORTBADDR10
address_b[10] => ram_block1a51.PORTBADDR10
address_b[10] => ram_block1a52.PORTBADDR10
address_b[10] => ram_block1a53.PORTBADDR10
address_b[10] => ram_block1a54.PORTBADDR10
address_b[10] => ram_block1a55.PORTBADDR10
address_b[10] => ram_block1a56.PORTBADDR10
address_b[10] => ram_block1a57.PORTBADDR10
address_b[10] => ram_block1a58.PORTBADDR10
address_b[10] => ram_block1a59.PORTBADDR10
address_b[10] => ram_block1a60.PORTBADDR10
address_b[10] => ram_block1a61.PORTBADDR10
address_b[10] => ram_block1a62.PORTBADDR10
address_b[10] => ram_block1a63.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[11] => ram_block1a47.PORTBADDR11
address_b[11] => ram_block1a48.PORTBADDR11
address_b[11] => ram_block1a49.PORTBADDR11
address_b[11] => ram_block1a50.PORTBADDR11
address_b[11] => ram_block1a51.PORTBADDR11
address_b[11] => ram_block1a52.PORTBADDR11
address_b[11] => ram_block1a53.PORTBADDR11
address_b[11] => ram_block1a54.PORTBADDR11
address_b[11] => ram_block1a55.PORTBADDR11
address_b[11] => ram_block1a56.PORTBADDR11
address_b[11] => ram_block1a57.PORTBADDR11
address_b[11] => ram_block1a58.PORTBADDR11
address_b[11] => ram_block1a59.PORTBADDR11
address_b[11] => ram_block1a60.PORTBADDR11
address_b[11] => ram_block1a61.PORTBADDR11
address_b[11] => ram_block1a62.PORTBADDR11
address_b[11] => ram_block1a63.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[12] => ram_block1a38.PORTBADDR12
address_b[12] => ram_block1a39.PORTBADDR12
address_b[12] => ram_block1a40.PORTBADDR12
address_b[12] => ram_block1a41.PORTBADDR12
address_b[12] => ram_block1a42.PORTBADDR12
address_b[12] => ram_block1a43.PORTBADDR12
address_b[12] => ram_block1a44.PORTBADDR12
address_b[12] => ram_block1a45.PORTBADDR12
address_b[12] => ram_block1a46.PORTBADDR12
address_b[12] => ram_block1a47.PORTBADDR12
address_b[12] => ram_block1a48.PORTBADDR12
address_b[12] => ram_block1a49.PORTBADDR12
address_b[12] => ram_block1a50.PORTBADDR12
address_b[12] => ram_block1a51.PORTBADDR12
address_b[12] => ram_block1a52.PORTBADDR12
address_b[12] => ram_block1a53.PORTBADDR12
address_b[12] => ram_block1a54.PORTBADDR12
address_b[12] => ram_block1a55.PORTBADDR12
address_b[12] => ram_block1a56.PORTBADDR12
address_b[12] => ram_block1a57.PORTBADDR12
address_b[12] => ram_block1a58.PORTBADDR12
address_b[12] => ram_block1a59.PORTBADDR12
address_b[12] => ram_block1a60.PORTBADDR12
address_b[12] => ram_block1a61.PORTBADDR12
address_b[12] => ram_block1a62.PORTBADDR12
address_b[12] => ram_block1a63.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_jsa:decode3.data[0]
address_b[13] => decode_jsa:rden_decode_b.data[0]
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a32.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a33.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a34.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a35.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a36.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a37.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a38.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a39.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a40.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a41.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a42.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a43.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a44.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a45.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a46.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a47.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a48.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a49.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a50.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a51.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a52.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a53.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a54.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a55.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a56.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a57.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a58.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a59.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a60.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a61.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a62.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a63.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => address_reg_a[0].CLK
clock0 => rden_a_store.CLK
clock0 => wren_a_store.CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => address_reg_b[0].CLK
clock1 => rden_b_store.CLK
clock1 => wren_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[16] => ram_block1a48.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[17] => ram_block1a49.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[18] => ram_block1a50.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[19] => ram_block1a51.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[20] => ram_block1a52.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[21] => ram_block1a53.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[22] => ram_block1a54.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[23] => ram_block1a55.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[24] => ram_block1a56.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[25] => ram_block1a57.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[26] => ram_block1a58.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[27] => ram_block1a59.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[28] => ram_block1a60.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[29] => ram_block1a61.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[30] => ram_block1a62.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[31] => ram_block1a63.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a32.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a33.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a34.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a35.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a36.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a37.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a38.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a39.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[8] => ram_block1a40.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[9] => ram_block1a41.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[10] => ram_block1a42.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[11] => ram_block1a43.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[12] => ram_block1a44.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[13] => ram_block1a45.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[14] => ram_block1a46.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[15] => ram_block1a47.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[16] => ram_block1a48.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[17] => ram_block1a49.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[18] => ram_block1a50.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[19] => ram_block1a51.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[20] => ram_block1a52.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[21] => ram_block1a53.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[22] => ram_block1a54.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[23] => ram_block1a55.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[24] => ram_block1a56.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[25] => ram_block1a57.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[26] => ram_block1a58.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[27] => ram_block1a59.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[28] => ram_block1a60.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[29] => ram_block1a61.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[30] => ram_block1a62.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[31] => ram_block1a63.PORTBDATAIN
q_a[0] <= mux_gob:mux4.result[0]
q_a[1] <= mux_gob:mux4.result[1]
q_a[2] <= mux_gob:mux4.result[2]
q_a[3] <= mux_gob:mux4.result[3]
q_a[4] <= mux_gob:mux4.result[4]
q_a[5] <= mux_gob:mux4.result[5]
q_a[6] <= mux_gob:mux4.result[6]
q_a[7] <= mux_gob:mux4.result[7]
q_a[8] <= mux_gob:mux4.result[8]
q_a[9] <= mux_gob:mux4.result[9]
q_a[10] <= mux_gob:mux4.result[10]
q_a[11] <= mux_gob:mux4.result[11]
q_a[12] <= mux_gob:mux4.result[12]
q_a[13] <= mux_gob:mux4.result[13]
q_a[14] <= mux_gob:mux4.result[14]
q_a[15] <= mux_gob:mux4.result[15]
q_a[16] <= mux_gob:mux4.result[16]
q_a[17] <= mux_gob:mux4.result[17]
q_a[18] <= mux_gob:mux4.result[18]
q_a[19] <= mux_gob:mux4.result[19]
q_a[20] <= mux_gob:mux4.result[20]
q_a[21] <= mux_gob:mux4.result[21]
q_a[22] <= mux_gob:mux4.result[22]
q_a[23] <= mux_gob:mux4.result[23]
q_a[24] <= mux_gob:mux4.result[24]
q_a[25] <= mux_gob:mux4.result[25]
q_a[26] <= mux_gob:mux4.result[26]
q_a[27] <= mux_gob:mux4.result[27]
q_a[28] <= mux_gob:mux4.result[28]
q_a[29] <= mux_gob:mux4.result[29]
q_a[30] <= mux_gob:mux4.result[30]
q_a[31] <= mux_gob:mux4.result[31]
q_b[0] <= mux_gob:mux5.result[0]
q_b[1] <= mux_gob:mux5.result[1]
q_b[2] <= mux_gob:mux5.result[2]
q_b[3] <= mux_gob:mux5.result[3]
q_b[4] <= mux_gob:mux5.result[4]
q_b[5] <= mux_gob:mux5.result[5]
q_b[6] <= mux_gob:mux5.result[6]
q_b[7] <= mux_gob:mux5.result[7]
q_b[8] <= mux_gob:mux5.result[8]
q_b[9] <= mux_gob:mux5.result[9]
q_b[10] <= mux_gob:mux5.result[10]
q_b[11] <= mux_gob:mux5.result[11]
q_b[12] <= mux_gob:mux5.result[12]
q_b[13] <= mux_gob:mux5.result[13]
q_b[14] <= mux_gob:mux5.result[14]
q_b[15] <= mux_gob:mux5.result[15]
q_b[16] <= mux_gob:mux5.result[16]
q_b[17] <= mux_gob:mux5.result[17]
q_b[18] <= mux_gob:mux5.result[18]
q_b[19] <= mux_gob:mux5.result[19]
q_b[20] <= mux_gob:mux5.result[20]
q_b[21] <= mux_gob:mux5.result[21]
q_b[22] <= mux_gob:mux5.result[22]
q_b[23] <= mux_gob:mux5.result[23]
q_b[24] <= mux_gob:mux5.result[24]
q_b[25] <= mux_gob:mux5.result[25]
q_b[26] <= mux_gob:mux5.result[26]
q_b[27] <= mux_gob:mux5.result[27]
q_b[28] <= mux_gob:mux5.result[28]
q_b[29] <= mux_gob:mux5.result[29]
q_b[30] <= mux_gob:mux5.result[30]
q_b[31] <= mux_gob:mux5.result[31]
rden_a => _.IN1
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
rden_a => ram_block1a32.PORTARE
rden_a => ram_block1a33.PORTARE
rden_a => ram_block1a34.PORTARE
rden_a => ram_block1a35.PORTARE
rden_a => ram_block1a36.PORTARE
rden_a => ram_block1a37.PORTARE
rden_a => ram_block1a38.PORTARE
rden_a => ram_block1a39.PORTARE
rden_a => ram_block1a40.PORTARE
rden_a => ram_block1a41.PORTARE
rden_a => ram_block1a42.PORTARE
rden_a => ram_block1a43.PORTARE
rden_a => ram_block1a44.PORTARE
rden_a => ram_block1a45.PORTARE
rden_a => ram_block1a46.PORTARE
rden_a => ram_block1a47.PORTARE
rden_a => ram_block1a48.PORTARE
rden_a => ram_block1a49.PORTARE
rden_a => ram_block1a50.PORTARE
rden_a => ram_block1a51.PORTARE
rden_a => ram_block1a52.PORTARE
rden_a => ram_block1a53.PORTARE
rden_a => ram_block1a54.PORTARE
rden_a => ram_block1a55.PORTARE
rden_a => ram_block1a56.PORTARE
rden_a => ram_block1a57.PORTARE
rden_a => ram_block1a58.PORTARE
rden_a => ram_block1a59.PORTARE
rden_a => ram_block1a60.PORTARE
rden_a => ram_block1a61.PORTARE
rden_a => ram_block1a62.PORTARE
rden_a => ram_block1a63.PORTARE
rden_a => address_reg_a[0].ENA
rden_a => rden_a_store.DATAIN
rden_b => _.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => ram_block1a32.PORTBRE
rden_b => ram_block1a33.PORTBRE
rden_b => ram_block1a34.PORTBRE
rden_b => ram_block1a35.PORTBRE
rden_b => ram_block1a36.PORTBRE
rden_b => ram_block1a37.PORTBRE
rden_b => ram_block1a38.PORTBRE
rden_b => ram_block1a39.PORTBRE
rden_b => ram_block1a40.PORTBRE
rden_b => ram_block1a41.PORTBRE
rden_b => ram_block1a42.PORTBRE
rden_b => ram_block1a43.PORTBRE
rden_b => ram_block1a44.PORTBRE
rden_b => ram_block1a45.PORTBRE
rden_b => ram_block1a46.PORTBRE
rden_b => ram_block1a47.PORTBRE
rden_b => ram_block1a48.PORTBRE
rden_b => ram_block1a49.PORTBRE
rden_b => ram_block1a50.PORTBRE
rden_b => ram_block1a51.PORTBRE
rden_b => ram_block1a52.PORTBRE
rden_b => ram_block1a53.PORTBRE
rden_b => ram_block1a54.PORTBRE
rden_b => ram_block1a55.PORTBRE
rden_b => ram_block1a56.PORTBRE
rden_b => ram_block1a57.PORTBRE
rden_b => ram_block1a58.PORTBRE
rden_b => ram_block1a59.PORTBRE
rden_b => ram_block1a60.PORTBRE
rden_b => ram_block1a61.PORTBRE
rden_b => ram_block1a62.PORTBRE
rden_b => ram_block1a63.PORTBRE
rden_b => address_reg_b[0].ENA
rden_b => rden_b_store.DATAIN
wren_a => decode_jsa:decode2.enable
wren_a => _.IN1
wren_a => wren_a_store.DATAIN
wren_b => decode_jsa:decode3.enable
wren_b => _.IN1
wren_b => wren_b_store.DATAIN


|Main|Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated|decode_jsa:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|Main|Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated|decode_jsa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|Main|Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated|decode_jsa:rden_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|Main|Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated|decode_jsa:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|Main|Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated|mux_gob:mux4
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Main|Processor:processor|Memory:mem|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_gni2:auto_generated|mux_gob:mux5
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Main|Processor:processor|Control:control
clk => ~NO_FANOUT~
rst => ~NO_FANOUT~
instructionData[0] => Equal1.IN11
instructionData[0] => Equal2.IN11
instructionData[0] => Selector6.IN7
instructionData[0] => Equal0.IN1
instructionData[1] => Equal1.IN10
instructionData[1] => Equal2.IN10
instructionData[1] => Selector5.IN7
instructionData[1] => Equal0.IN5
instructionData[2] => Equal1.IN9
instructionData[2] => Equal2.IN9
instructionData[2] => Selector4.IN7
instructionData[2] => Equal0.IN4
instructionData[3] => Equal1.IN8
instructionData[3] => Equal2.IN8
instructionData[3] => Selector3.IN5
instructionData[3] => Equal0.IN0
instructionData[4] => Equal1.IN7
instructionData[4] => Equal2.IN7
instructionData[4] => funct.DATAB
instructionData[4] => Equal0.IN3
instructionData[5] => Equal1.IN6
instructionData[5] => Equal2.IN6
instructionData[5] => Selector2.IN5
instructionData[5] => Equal0.IN2
instructionData[6] => shamt.DATAB
instructionData[7] => shamt.DATAB
instructionData[8] => shamt.DATAB
instructionData[9] => shamt.DATAB
instructionData[10] => Selector7.IN5
instructionData[11] => ~NO_FANOUT~
instructionData[12] => ~NO_FANOUT~
instructionData[13] => ~NO_FANOUT~
instructionData[14] => ~NO_FANOUT~
instructionData[15] => ~NO_FANOUT~
instructionData[16] => Selector13.IN5
instructionData[16] => Equal3.IN1
instructionData[16] => Equal4.IN4
instructionData[17] => Selector12.IN5
instructionData[17] => Equal3.IN4
instructionData[17] => Equal4.IN3
instructionData[18] => Selector11.IN5
instructionData[18] => Equal3.IN3
instructionData[18] => Equal4.IN2
instructionData[19] => Selector10.IN7
instructionData[19] => Equal3.IN2
instructionData[19] => Equal4.IN1
instructionData[20] => Equal3.IN0
instructionData[20] => Equal4.IN0
instructionData[21] => ~NO_FANOUT~
instructionData[22] => ~NO_FANOUT~
instructionData[23] => ~NO_FANOUT~
instructionData[24] => ~NO_FANOUT~
instructionData[25] => ~NO_FANOUT~
instructionData[26] => Decoder0.IN5
instructionData[26] => Equal5.IN5
instructionData[26] => Equal6.IN2
instructionData[27] => Decoder0.IN4
instructionData[27] => Equal5.IN4
instructionData[27] => Equal6.IN5
instructionData[28] => Decoder0.IN3
instructionData[28] => Equal5.IN1
instructionData[28] => Equal6.IN1
instructionData[29] => Decoder0.IN2
instructionData[29] => Equal5.IN3
instructionData[29] => Equal6.IN4
instructionData[30] => Decoder0.IN1
instructionData[30] => Equal5.IN2
instructionData[30] => Equal6.IN3
instructionData[31] => Decoder0.IN0
instructionData[31] => Equal5.IN0
instructionData[31] => Equal6.IN0
registerRead <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
registerWrite <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
registerWriteAddressMode[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
registerWriteAddressMode[1] <= registerWriteAddressMode.DB_MAX_OUTPUT_PORT_TYPE
registerWriteSource[0] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
registerWriteSource[1] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
funct[0] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
funct[1] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
funct[2] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
funct[3] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
funct[4] <= funct.DB_MAX_OUTPUT_PORT_TYPE
funct[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
shamt[0] <= shamt.DB_MAX_OUTPUT_PORT_TYPE
shamt[1] <= shamt.DB_MAX_OUTPUT_PORT_TYPE
shamt[2] <= shamt.DB_MAX_OUTPUT_PORT_TYPE
shamt[3] <= shamt.DB_MAX_OUTPUT_PORT_TYPE
shamt[4] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
useImmediate <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
signExtend <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
readMode[0] <= readMode.DB_MAX_OUTPUT_PORT_TYPE
readMode[1] <= readMode.DB_MAX_OUTPUT_PORT_TYPE
readMode[2] <= readMode.DB_MAX_OUTPUT_PORT_TYPE
writeMode[0] <= writeMode.DB_MAX_OUTPUT_PORT_TYPE
writeMode[1] <= writeMode.DB_MAX_OUTPUT_PORT_TYPE
writeMode[2] <= writeMode.DB_MAX_OUTPUT_PORT_TYPE
unsignedLoad <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
branchMode[0] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
branchMode[1] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
branchMode[2] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
branchMode[3] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE


|Main|SerialCommandProcessor:serialCP
clk => force_rst~reg0.CLK
clk => wordsReceived[0].CLK
clk => wordsReceived[1].CLK
clk => wordsReceived[2].CLK
clk => wordsReceived[3].CLK
clk => wordsReceived[4].CLK
clk => wordsReceived[5].CLK
clk => wordsReceived[6].CLK
clk => wordsReceived[7].CLK
clk => wordsReceived[8].CLK
clk => wordsReceived[9].CLK
clk => wordsReceived[10].CLK
clk => wordsReceived[11].CLK
clk => wordsReceived[12].CLK
clk => wordsReceived[13].CLK
clk => wordsReceived[14].CLK
clk => wordsReceived[15].CLK
clk => wordsReceived[16].CLK
clk => wordsReceived[17].CLK
clk => wordsReceived[18].CLK
clk => wordsReceived[19].CLK
clk => wordsReceived[20].CLK
clk => wordsReceived[21].CLK
clk => wordsReceived[22].CLK
clk => wordsReceived[23].CLK
clk => wordsReceived[24].CLK
clk => wordsReceived[25].CLK
clk => wordsReceived[26].CLK
clk => wordsReceived[27].CLK
clk => wordsReceived[28].CLK
clk => wordsReceived[29].CLK
clk => wordsReceived[30].CLK
clk => wordsReceived[31].CLK
clk => wordsSent[0].CLK
clk => wordsSent[1].CLK
clk => wordsSent[2].CLK
clk => wordsSent[3].CLK
clk => wordsSent[4].CLK
clk => wordsSent[5].CLK
clk => wordsSent[6].CLK
clk => wordsSent[7].CLK
clk => wordsSent[8].CLK
clk => wordsSent[9].CLK
clk => wordsSent[10].CLK
clk => wordsSent[11].CLK
clk => wordsSent[12].CLK
clk => wordsSent[13].CLK
clk => wordsSent[14].CLK
clk => wordsSent[15].CLK
clk => wordsSent[16].CLK
clk => wordsSent[17].CLK
clk => wordsSent[18].CLK
clk => wordsSent[19].CLK
clk => wordsSent[20].CLK
clk => wordsSent[21].CLK
clk => wordsSent[22].CLK
clk => wordsSent[23].CLK
clk => wordsSent[24].CLK
clk => wordsSent[25].CLK
clk => wordsSent[26].CLK
clk => wordsSent[27].CLK
clk => wordsSent[28].CLK
clk => wordsSent[29].CLK
clk => wordsSent[30].CLK
clk => wordsSent[31].CLK
clk => currentStep[0].CLK
clk => currentStep[1].CLK
clk => currentStep[2].CLK
clk => currentStep[3].CLK
clk => currentStep[4].CLK
clk => currentStep[5].CLK
clk => currentStep[6].CLK
clk => currentStep[7].CLK
clk => currentStep[8].CLK
clk => currentStep[9].CLK
clk => currentStep[10].CLK
clk => currentStep[11].CLK
clk => currentStep[12].CLK
clk => currentStep[13].CLK
clk => currentStep[14].CLK
clk => currentStep[15].CLK
clk => currentStep[16].CLK
clk => currentStep[17].CLK
clk => currentStep[18].CLK
clk => currentStep[19].CLK
clk => currentStep[20].CLK
clk => currentStep[21].CLK
clk => currentStep[22].CLK
clk => currentStep[23].CLK
clk => currentStep[24].CLK
clk => currentStep[25].CLK
clk => currentStep[26].CLK
clk => currentStep[27].CLK
clk => currentStep[28].CLK
clk => currentStep[29].CLK
clk => currentStep[30].CLK
clk => currentStep[31].CLK
clk => memory_endAddress[0].CLK
clk => memory_endAddress[1].CLK
clk => memory_endAddress[2].CLK
clk => memory_endAddress[3].CLK
clk => memory_endAddress[4].CLK
clk => memory_endAddress[5].CLK
clk => memory_endAddress[6].CLK
clk => memory_endAddress[7].CLK
clk => memory_endAddress[8].CLK
clk => memory_endAddress[9].CLK
clk => memory_endAddress[10].CLK
clk => memory_endAddress[11].CLK
clk => memory_endAddress[12].CLK
clk => memory_endAddress[13].CLK
clk => memory_endAddress[14].CLK
clk => memory_endAddress[15].CLK
clk => memory_endAddress[16].CLK
clk => memory_endAddress[17].CLK
clk => memory_endAddress[18].CLK
clk => memory_endAddress[19].CLK
clk => memory_endAddress[20].CLK
clk => memory_endAddress[21].CLK
clk => memory_endAddress[22].CLK
clk => memory_endAddress[23].CLK
clk => memory_endAddress[24].CLK
clk => memory_endAddress[25].CLK
clk => memory_endAddress[26].CLK
clk => memory_endAddress[27].CLK
clk => memory_endAddress[28].CLK
clk => memory_endAddress[29].CLK
clk => memory_endAddress[30].CLK
clk => memory_endAddress[31].CLK
clk => memory_startAddress[0].CLK
clk => memory_startAddress[1].CLK
clk => memory_startAddress[2].CLK
clk => memory_startAddress[3].CLK
clk => memory_startAddress[4].CLK
clk => memory_startAddress[5].CLK
clk => memory_startAddress[6].CLK
clk => memory_startAddress[7].CLK
clk => memory_startAddress[8].CLK
clk => memory_startAddress[9].CLK
clk => memory_startAddress[10].CLK
clk => memory_startAddress[11].CLK
clk => memory_startAddress[12].CLK
clk => memory_startAddress[13].CLK
clk => memory_startAddress[14].CLK
clk => memory_startAddress[15].CLK
clk => memory_startAddress[16].CLK
clk => memory_startAddress[17].CLK
clk => memory_startAddress[18].CLK
clk => memory_startAddress[19].CLK
clk => memory_startAddress[20].CLK
clk => memory_startAddress[21].CLK
clk => memory_startAddress[22].CLK
clk => memory_startAddress[23].CLK
clk => memory_startAddress[24].CLK
clk => memory_startAddress[25].CLK
clk => memory_startAddress[26].CLK
clk => memory_startAddress[27].CLK
clk => memory_startAddress[28].CLK
clk => memory_startAddress[29].CLK
clk => memory_startAddress[30].CLK
clk => memory_startAddress[31].CLK
clk => command[0].CLK
clk => command[1].CLK
clk => command[2].CLK
clk => command[3].CLK
clk => command[4].CLK
clk => command[5].CLK
clk => command[6].CLK
clk => command[7].CLK
clk => command[8].CLK
clk => command[9].CLK
clk => command[10].CLK
clk => command[11].CLK
clk => command[12].CLK
clk => command[13].CLK
clk => command[14].CLK
clk => command[15].CLK
clk => command[16].CLK
clk => command[17].CLK
clk => command[18].CLK
clk => command[19].CLK
clk => command[20].CLK
clk => command[21].CLK
clk => command[22].CLK
clk => command[23].CLK
clk => command[24].CLK
clk => command[25].CLK
clk => command[26].CLK
clk => command[27].CLK
clk => command[28].CLK
clk => command[29].CLK
clk => command[30].CLK
clk => command[31].CLK
clk => WordRX_word[0].CLK
clk => WordRX_word[1].CLK
clk => WordRX_word[2].CLK
clk => WordRX_word[3].CLK
clk => WordRX_word[4].CLK
clk => WordRX_word[5].CLK
clk => WordRX_word[6].CLK
clk => WordRX_word[7].CLK
clk => WordRX_word[8].CLK
clk => WordRX_word[9].CLK
clk => WordRX_word[10].CLK
clk => WordRX_word[11].CLK
clk => WordRX_word[12].CLK
clk => WordRX_word[13].CLK
clk => WordRX_word[14].CLK
clk => WordRX_word[15].CLK
clk => WordRX_word[16].CLK
clk => WordRX_word[17].CLK
clk => WordRX_word[18].CLK
clk => WordRX_word[19].CLK
clk => WordRX_word[20].CLK
clk => WordRX_word[21].CLK
clk => WordRX_word[22].CLK
clk => WordRX_word[23].CLK
clk => WordRX_word[24].CLK
clk => WordRX_word[25].CLK
clk => WordRX_word[26].CLK
clk => WordRX_word[27].CLK
clk => WordRX_word[28].CLK
clk => WordRX_word[29].CLK
clk => WordRX_word[30].CLK
clk => WordRX_word[31].CLK
clk => WordRX_currentByte_reg[0].CLK
clk => WordRX_currentByte_reg[1].CLK
clk => WordTX_currentByte_reg[0].CLK
clk => WordTX_currentByte_reg[1].CLK
clk => WordTX_currentByte_reg[2].CLK
clk => WordTX_word_reg[0].CLK
clk => WordTX_word_reg[1].CLK
clk => WordTX_word_reg[2].CLK
clk => WordTX_word_reg[3].CLK
clk => WordTX_word_reg[4].CLK
clk => WordTX_word_reg[5].CLK
clk => WordTX_word_reg[6].CLK
clk => WordTX_word_reg[7].CLK
clk => WordTX_word_reg[8].CLK
clk => WordTX_word_reg[9].CLK
clk => WordTX_word_reg[10].CLK
clk => WordTX_word_reg[11].CLK
clk => WordTX_word_reg[12].CLK
clk => WordTX_word_reg[13].CLK
clk => WordTX_word_reg[14].CLK
clk => WordTX_word_reg[15].CLK
clk => WordTX_word_reg[16].CLK
clk => WordTX_word_reg[17].CLK
clk => WordTX_word_reg[18].CLK
clk => WordTX_word_reg[19].CLK
clk => WordTX_word_reg[20].CLK
clk => WordTX_word_reg[21].CLK
clk => WordTX_word_reg[22].CLK
clk => WordTX_word_reg[23].CLK
clk => WordTX_word_reg[24].CLK
clk => WordTX_word_reg[25].CLK
clk => WordTX_word_reg[26].CLK
clk => WordTX_word_reg[27].CLK
clk => WordTX_word_reg[28].CLK
clk => WordTX_word_reg[29].CLK
clk => WordTX_word_reg[30].CLK
clk => WordTX_word_reg[31].CLK
clk => SCP_state~1.DATAIN
clk => WordRX_state~1.DATAIN
clk => WordTX_state~1.DATAIN
rst => force_rst~reg0.ACLR
rst => wordsReceived[0].ACLR
rst => wordsReceived[1].ACLR
rst => wordsReceived[2].ACLR
rst => wordsReceived[3].ACLR
rst => wordsReceived[4].ACLR
rst => wordsReceived[5].ACLR
rst => wordsReceived[6].ACLR
rst => wordsReceived[7].ACLR
rst => wordsReceived[8].ACLR
rst => wordsReceived[9].ACLR
rst => wordsReceived[10].ACLR
rst => wordsReceived[11].ACLR
rst => wordsReceived[12].ACLR
rst => wordsReceived[13].ACLR
rst => wordsReceived[14].ACLR
rst => wordsReceived[15].ACLR
rst => wordsReceived[16].ACLR
rst => wordsReceived[17].ACLR
rst => wordsReceived[18].ACLR
rst => wordsReceived[19].ACLR
rst => wordsReceived[20].ACLR
rst => wordsReceived[21].ACLR
rst => wordsReceived[22].ACLR
rst => wordsReceived[23].ACLR
rst => wordsReceived[24].ACLR
rst => wordsReceived[25].ACLR
rst => wordsReceived[26].ACLR
rst => wordsReceived[27].ACLR
rst => wordsReceived[28].ACLR
rst => wordsReceived[29].ACLR
rst => wordsReceived[30].ACLR
rst => wordsReceived[31].ACLR
rst => wordsSent[0].ACLR
rst => wordsSent[1].ACLR
rst => wordsSent[2].ACLR
rst => wordsSent[3].ACLR
rst => wordsSent[4].ACLR
rst => wordsSent[5].ACLR
rst => wordsSent[6].ACLR
rst => wordsSent[7].ACLR
rst => wordsSent[8].ACLR
rst => wordsSent[9].ACLR
rst => wordsSent[10].ACLR
rst => wordsSent[11].ACLR
rst => wordsSent[12].ACLR
rst => wordsSent[13].ACLR
rst => wordsSent[14].ACLR
rst => wordsSent[15].ACLR
rst => wordsSent[16].ACLR
rst => wordsSent[17].ACLR
rst => wordsSent[18].ACLR
rst => wordsSent[19].ACLR
rst => wordsSent[20].ACLR
rst => wordsSent[21].ACLR
rst => wordsSent[22].ACLR
rst => wordsSent[23].ACLR
rst => wordsSent[24].ACLR
rst => wordsSent[25].ACLR
rst => wordsSent[26].ACLR
rst => wordsSent[27].ACLR
rst => wordsSent[28].ACLR
rst => wordsSent[29].ACLR
rst => wordsSent[30].ACLR
rst => wordsSent[31].ACLR
rst => currentStep[0].ACLR
rst => currentStep[1].ACLR
rst => currentStep[2].ACLR
rst => currentStep[3].ACLR
rst => currentStep[4].ACLR
rst => currentStep[5].ACLR
rst => currentStep[6].ACLR
rst => currentStep[7].ACLR
rst => currentStep[8].ACLR
rst => currentStep[9].ACLR
rst => currentStep[10].ACLR
rst => currentStep[11].ACLR
rst => currentStep[12].ACLR
rst => currentStep[13].ACLR
rst => currentStep[14].ACLR
rst => currentStep[15].ACLR
rst => currentStep[16].ACLR
rst => currentStep[17].ACLR
rst => currentStep[18].ACLR
rst => currentStep[19].ACLR
rst => currentStep[20].ACLR
rst => currentStep[21].ACLR
rst => currentStep[22].ACLR
rst => currentStep[23].ACLR
rst => currentStep[24].ACLR
rst => currentStep[25].ACLR
rst => currentStep[26].ACLR
rst => currentStep[27].ACLR
rst => currentStep[28].ACLR
rst => currentStep[29].ACLR
rst => currentStep[30].ACLR
rst => currentStep[31].ACLR
rst => memory_endAddress[0].ACLR
rst => memory_endAddress[1].ACLR
rst => memory_endAddress[2].ACLR
rst => memory_endAddress[3].ACLR
rst => memory_endAddress[4].ACLR
rst => memory_endAddress[5].ACLR
rst => memory_endAddress[6].ACLR
rst => memory_endAddress[7].ACLR
rst => memory_endAddress[8].ACLR
rst => memory_endAddress[9].ACLR
rst => memory_endAddress[10].ACLR
rst => memory_endAddress[11].ACLR
rst => memory_endAddress[12].ACLR
rst => memory_endAddress[13].ACLR
rst => memory_endAddress[14].ACLR
rst => memory_endAddress[15].ACLR
rst => memory_endAddress[16].ACLR
rst => memory_endAddress[17].ACLR
rst => memory_endAddress[18].ACLR
rst => memory_endAddress[19].ACLR
rst => memory_endAddress[20].ACLR
rst => memory_endAddress[21].ACLR
rst => memory_endAddress[22].ACLR
rst => memory_endAddress[23].ACLR
rst => memory_endAddress[24].ACLR
rst => memory_endAddress[25].ACLR
rst => memory_endAddress[26].ACLR
rst => memory_endAddress[27].ACLR
rst => memory_endAddress[28].ACLR
rst => memory_endAddress[29].ACLR
rst => memory_endAddress[30].ACLR
rst => memory_endAddress[31].ACLR
rst => memory_startAddress[0].ACLR
rst => memory_startAddress[1].ACLR
rst => memory_startAddress[2].ACLR
rst => memory_startAddress[3].ACLR
rst => memory_startAddress[4].ACLR
rst => memory_startAddress[5].ACLR
rst => memory_startAddress[6].ACLR
rst => memory_startAddress[7].ACLR
rst => memory_startAddress[8].ACLR
rst => memory_startAddress[9].ACLR
rst => memory_startAddress[10].ACLR
rst => memory_startAddress[11].ACLR
rst => memory_startAddress[12].ACLR
rst => memory_startAddress[13].ACLR
rst => memory_startAddress[14].ACLR
rst => memory_startAddress[15].ACLR
rst => memory_startAddress[16].ACLR
rst => memory_startAddress[17].ACLR
rst => memory_startAddress[18].ACLR
rst => memory_startAddress[19].ACLR
rst => memory_startAddress[20].ACLR
rst => memory_startAddress[21].ACLR
rst => memory_startAddress[22].ACLR
rst => memory_startAddress[23].ACLR
rst => memory_startAddress[24].ACLR
rst => memory_startAddress[25].ACLR
rst => memory_startAddress[26].ACLR
rst => memory_startAddress[27].ACLR
rst => memory_startAddress[28].ACLR
rst => memory_startAddress[29].ACLR
rst => memory_startAddress[30].ACLR
rst => memory_startAddress[31].ACLR
rst => command[0].ACLR
rst => command[1].ACLR
rst => command[2].ACLR
rst => command[3].ACLR
rst => command[4].ACLR
rst => command[5].ACLR
rst => command[6].ACLR
rst => command[7].ACLR
rst => command[8].ACLR
rst => command[9].ACLR
rst => command[10].ACLR
rst => command[11].ACLR
rst => command[12].ACLR
rst => command[13].ACLR
rst => command[14].ACLR
rst => command[15].ACLR
rst => command[16].ACLR
rst => command[17].ACLR
rst => command[18].ACLR
rst => command[19].ACLR
rst => command[20].ACLR
rst => command[21].ACLR
rst => command[22].ACLR
rst => command[23].ACLR
rst => command[24].ACLR
rst => command[25].ACLR
rst => command[26].ACLR
rst => command[27].ACLR
rst => command[28].ACLR
rst => command[29].ACLR
rst => command[30].ACLR
rst => command[31].ACLR
rst => WordTX_currentByte_reg[0].ACLR
rst => WordTX_currentByte_reg[1].ACLR
rst => WordTX_currentByte_reg[2].ACLR
rst => WordTX_word_reg[0].ACLR
rst => WordTX_word_reg[1].ACLR
rst => WordTX_word_reg[2].ACLR
rst => WordTX_word_reg[3].ACLR
rst => WordTX_word_reg[4].ACLR
rst => WordTX_word_reg[5].ACLR
rst => WordTX_word_reg[6].ACLR
rst => WordTX_word_reg[7].ACLR
rst => WordTX_word_reg[8].ACLR
rst => WordTX_word_reg[9].ACLR
rst => WordTX_word_reg[10].ACLR
rst => WordTX_word_reg[11].ACLR
rst => WordTX_word_reg[12].ACLR
rst => WordTX_word_reg[13].ACLR
rst => WordTX_word_reg[14].ACLR
rst => WordTX_word_reg[15].ACLR
rst => WordTX_word_reg[16].ACLR
rst => WordTX_word_reg[17].ACLR
rst => WordTX_word_reg[18].ACLR
rst => WordTX_word_reg[19].ACLR
rst => WordTX_word_reg[20].ACLR
rst => WordTX_word_reg[21].ACLR
rst => WordTX_word_reg[22].ACLR
rst => WordTX_word_reg[23].ACLR
rst => WordTX_word_reg[24].ACLR
rst => WordTX_word_reg[25].ACLR
rst => WordTX_word_reg[26].ACLR
rst => WordTX_word_reg[27].ACLR
rst => WordTX_word_reg[28].ACLR
rst => WordTX_word_reg[29].ACLR
rst => WordTX_word_reg[30].ACLR
rst => WordTX_word_reg[31].ACLR
rst => WordRX_word[0].ACLR
rst => WordRX_word[1].ACLR
rst => WordRX_word[2].ACLR
rst => WordRX_word[3].ACLR
rst => WordRX_word[4].ACLR
rst => WordRX_word[5].ACLR
rst => WordRX_word[6].ACLR
rst => WordRX_word[7].ACLR
rst => WordRX_word[8].ACLR
rst => WordRX_word[9].ACLR
rst => WordRX_word[10].ACLR
rst => WordRX_word[11].ACLR
rst => WordRX_word[12].ACLR
rst => WordRX_word[13].ACLR
rst => WordRX_word[14].ACLR
rst => WordRX_word[15].ACLR
rst => WordRX_word[16].ACLR
rst => WordRX_word[17].ACLR
rst => WordRX_word[18].ACLR
rst => WordRX_word[19].ACLR
rst => WordRX_word[20].ACLR
rst => WordRX_word[21].ACLR
rst => WordRX_word[22].ACLR
rst => WordRX_word[23].ACLR
rst => WordRX_word[24].ACLR
rst => WordRX_word[25].ACLR
rst => WordRX_word[26].ACLR
rst => WordRX_word[27].ACLR
rst => WordRX_word[28].ACLR
rst => WordRX_word[29].ACLR
rst => WordRX_word[30].ACLR
rst => WordRX_word[31].ACLR
rst => WordRX_currentByte_reg[0].ACLR
rst => WordRX_currentByte_reg[1].ACLR
rst => SCP_state~3.DATAIN
rst => WordRX_state~3.DATAIN
rst => WordTX_state~3.DATAIN
RX[0] => WordRX_byte_next.DATAB
RX[1] => WordRX_byte_next.DATAB
RX[2] => WordRX_byte_next.DATAB
RX[3] => WordRX_byte_next.DATAB
RX[4] => WordRX_byte_next.DATAB
RX[5] => WordRX_byte_next.DATAB
RX[6] => WordRX_byte_next.DATAB
RX[7] => WordRX_byte_next.DATAB
RX_ready => WordRX_byte_next.OUTPUTSELECT
RX_ready => WordRX_byte_next.OUTPUTSELECT
RX_ready => WordRX_byte_next.OUTPUTSELECT
RX_ready => WordRX_byte_next.OUTPUTSELECT
RX_ready => WordRX_byte_next.OUTPUTSELECT
RX_ready => WordRX_byte_next.OUTPUTSELECT
RX_ready => WordRX_byte_next.OUTPUTSELECT
RX_ready => WordRX_byte_next.OUTPUTSELECT
RX_ready => WordRX_currentByte_next.OUTPUTSELECT
RX_ready => WordRX_currentByte_next.OUTPUTSELECT
RX_ready => WordRX_nextState.OUTPUTSELECT
RX_ready => WordRX_nextState.OUTPUTSELECT
TX[0] <= TX.DB_MAX_OUTPUT_PORT_TYPE
TX[1] <= TX.DB_MAX_OUTPUT_PORT_TYPE
TX[2] <= TX.DB_MAX_OUTPUT_PORT_TYPE
TX[3] <= TX.DB_MAX_OUTPUT_PORT_TYPE
TX[4] <= TX.DB_MAX_OUTPUT_PORT_TYPE
TX[5] <= TX.DB_MAX_OUTPUT_PORT_TYPE
TX[6] <= TX.DB_MAX_OUTPUT_PORT_TYPE
TX[7] <= TX.DB_MAX_OUTPUT_PORT_TYPE
start_TX <= start_TX.DB_MAX_OUTPUT_PORT_TYPE
TX_ready => start_TX.OUTPUTSELECT
TX_ready => TX.OUTPUTSELECT
TX_ready => TX.OUTPUTSELECT
TX_ready => TX.OUTPUTSELECT
TX_ready => TX.OUTPUTSELECT
TX_ready => TX.OUTPUTSELECT
TX_ready => TX.OUTPUTSELECT
TX_ready => TX.OUTPUTSELECT
TX_ready => TX.OUTPUTSELECT
TX_ready => WordTX_currentByte_next.OUTPUTSELECT
TX_ready => WordTX_currentByte_next.OUTPUTSELECT
TX_ready => WordTX_currentByte_next.OUTPUTSELECT
TX_ready => WordTX_nextState.OUTPUTSELECT
TX_ready => WordTX_nextState.OUTPUTSELECT
writeToMemory <= writeToMemory.DB_MAX_OUTPUT_PORT_TYPE
readFromMemory <= readFromMemory.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[0] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[1] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[2] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[3] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[4] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[5] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[6] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[7] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[8] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[9] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[10] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[11] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[12] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[13] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[14] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[15] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[16] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[17] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[18] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[19] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[20] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[21] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[22] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[23] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[24] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[25] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[26] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[27] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[28] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[29] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[30] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryAddress[31] <= memoryAddress.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[0] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[1] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[2] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[3] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[4] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[5] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[6] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[7] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[8] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[9] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[10] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[11] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[12] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[13] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[14] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[15] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[16] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[17] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[18] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[19] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[20] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[21] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[22] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[23] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[24] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[25] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[26] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[27] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[28] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[29] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[30] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordOut[31] <= memoryWordOut.DB_MAX_OUTPUT_PORT_TYPE
memoryWordIn[0] => TXSource.DATAB
memoryWordIn[1] => TXSource.DATAB
memoryWordIn[2] => TXSource.DATAB
memoryWordIn[3] => TXSource.DATAB
memoryWordIn[4] => TXSource.DATAB
memoryWordIn[5] => TXSource.DATAB
memoryWordIn[6] => TXSource.DATAB
memoryWordIn[7] => TXSource.DATAB
memoryWordIn[8] => TXSource.DATAB
memoryWordIn[9] => TXSource.DATAB
memoryWordIn[10] => TXSource.DATAB
memoryWordIn[11] => TXSource.DATAB
memoryWordIn[12] => TXSource.DATAB
memoryWordIn[13] => TXSource.DATAB
memoryWordIn[14] => TXSource.DATAB
memoryWordIn[15] => TXSource.DATAB
memoryWordIn[16] => TXSource.DATAB
memoryWordIn[17] => TXSource.DATAB
memoryWordIn[18] => TXSource.DATAB
memoryWordIn[19] => TXSource.DATAB
memoryWordIn[20] => TXSource.DATAB
memoryWordIn[21] => TXSource.DATAB
memoryWordIn[22] => TXSource.DATAB
memoryWordIn[23] => TXSource.DATAB
memoryWordIn[24] => TXSource.DATAB
memoryWordIn[25] => TXSource.DATAB
memoryWordIn[26] => TXSource.DATAB
memoryWordIn[27] => TXSource.DATAB
memoryWordIn[28] => TXSource.DATAB
memoryWordIn[29] => TXSource.DATAB
memoryWordIn[30] => TXSource.DATAB
memoryWordIn[31] => TXSource.DATAB
force_rst <= force_rst~reg0.DB_MAX_OUTPUT_PORT_TYPE


