#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028e5d9e9a70 .scope module, "tb" "tb" 2 4;
 .timescale -9 -12;
P_0000028e5da02d90 .param/l "CLK_PERIOD" 1 2 8, +C4<00000000000000000000000000001010>;
P_0000028e5da02dc8 .param/l "WIDTH" 1 2 7, +C4<00000000000000000000000000001000>;
v0000028e5da36ac0_0 .var "clk", 0 0;
v0000028e5da36b60_0 .var "data_in", 7 0;
v0000028e5da36c00_0 .net "data_out", 7 0, v0000028e5da02b60_0;  1 drivers
v0000028e5da342b0_0 .var "load", 0 0;
v0000028e5da34350_0 .var "reset", 0 0;
S_0000028e5da367f0 .scope module, "uut" "pipo_reg" 2 18, 3 5 0, S_0000028e5d9e9a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0000028e5da38e70 .param/l "WIDTH" 0 3 5, +C4<00000000000000000000000000001000>;
v0000028e5da02f90_0 .net "clk", 0 0, v0000028e5da36ac0_0;  1 drivers
v0000028e5d9ebdc0_0 .net "data_in", 7 0, v0000028e5da36b60_0;  1 drivers
v0000028e5da02b60_0 .var "data_out", 7 0;
v0000028e5da36980_0 .net "load", 0 0, v0000028e5da342b0_0;  1 drivers
v0000028e5da36a20_0 .net "reset", 0 0, v0000028e5da34350_0;  1 drivers
E_0000028e5da38fb0 .event posedge, v0000028e5da36a20_0, v0000028e5da02f90_0;
    .scope S_0000028e5da367f0;
T_0 ;
    %wait E_0000028e5da38fb0;
    %load/vec4 v0000028e5da36a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000028e5da02b60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000028e5da36980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000028e5d9ebdc0_0;
    %assign/vec4 v0000028e5da02b60_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000028e5d9e9a70;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0000028e5da36ac0_0;
    %inv;
    %store/vec4 v0000028e5da36ac0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000028e5d9e9a70;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e5da36ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028e5da34350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e5da342b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000028e5da36b60_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e5da34350_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000028e5da36b60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028e5da342b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e5da342b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0000028e5da36b60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028e5da342b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028e5da342b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000028e5da36b60_0, 0, 8;
    %delay 50000, 0;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000028e5d9e9a70;
T_3 ;
    %vpi_call 2 57 "$monitor", "Time = %0t, clk = %b, reset = %b, load = %b, data_in = %h, data_out = %h", $time, v0000028e5da36ac0_0, v0000028e5da34350_0, v0000028e5da342b0_0, v0000028e5da36b60_0, v0000028e5da36c00_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "./pipo_reg.v";
