{"version":"1.1.0","info":[["/Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/alu.sv",[[null,[],null,null,[["/Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/alu.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/control.sv",[[null,[],null,null,[["/Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/control.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/data_memory.sv",[[null,[],null,null,[["/Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/data_memory.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/instr_memory.sv",[[null,[],null,null,[["/Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/instr_memory.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/pc.sv",[[null,[],null,null,[["/Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/pc.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/regfile.sv",[[null,[],null,null,[["/Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/regfile.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/risc16_top.sv",[[[[[["pc",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/pc.sv",[[9,0],[14,2]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/pc.sv",[[9,7],[9,9]]],[],["module"]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/pc.sv",[11,24]]],[[["clk",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/pc.sv",[[10,4],[10,27]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/pc.sv",[[10,24],[10,27]]],["pc"],["port","logic"]],["rst",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/pc.sv",[[11,4],[11,27]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/pc.sv",[[11,24],[11,27]]],["pc"],["port","logic"]],["nextpc",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/pc.sv",[[12,4],[12,30]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/pc.sv",[[12,24],[12,30]]],["pc"],["port","logic"]],["pc_out",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/pc.sv",[[13,4],[13,30]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/pc.sv",[[13,24],[13,30]]],["pc"],["port","logic"]]]]],[[["regfile",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/regfile.sv",[[9,0],[15,2]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/regfile.sv",[[9,7],[9,14]]],[],["module"]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/regfile.sv",[10,15]]],[[["clk",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/regfile.sv",[[10,4],[10,27]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/regfile.sv",[[10,24],[10,27]]],["regfile"],["port","logic"]],["we_reg",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/regfile.sv",[[11,4],[11,30]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/regfile.sv",[[11,24],[11,30]]],["regfile"],["port","logic"]],["src1",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/regfile.sv",[[12,4],[12,28]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/regfile.sv",[[12,24],[12,28]]],["regfile"],["port","logic"]],["src2",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/regfile.sv",[[12,30],[12,34]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/regfile.sv",[[12,30],[12,34]]],["regfile"],["port","src1"]],["tgt",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/regfile.sv",[[12,36],[12,39]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/regfile.sv",[[12,36],[12,39]]],["regfile"],["port","src2"]],["write_data",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/regfile.sv",[[13,4],[13,34]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/regfile.sv",[[13,24],[13,34]]],["regfile"],["port","logic"]],["src1_val",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/regfile.sv",[[14,4],[14,32]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/regfile.sv",[[14,24],[14,32]]],["regfile"],["port","logic"]],["src2_val",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/regfile.sv",[[14,34],[14,42]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/regfile.sv",[[14,34],[14,42]]],["regfile"],["port","src1_val"]],["registers",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/regfile.sv",[[17,4],[17,32]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/regfile.sv",[[17,17],[17,26]]],["regfile"],["variable","logic"]]]]],[[["instr_memory",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/instr_memory.sv",[[8,0],[11,2]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/instr_memory.sv",[[8,7],[8,19]]],[],["module"]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/instr_memory.sv",[21,9]]],[[["pc",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/instr_memory.sv",[[9,4],[9,26]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/instr_memory.sv",[[9,24],[9,26]]],["instr_memory"],["port","logic"]],["instr",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/instr_memory.sv",[[10,4],[10,29]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/instr_memory.sv",[[10,24],[10,29]]],["instr_memory"],["port","logic"]],["memory",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/instr_memory.sv",[[13,4],[13,31]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/instr_memory.sv",[[13,17],[13,23]]],["instr_memory"],["variable","logic"]]]]],[[["data_memory",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/data_memory.sv",[[7,0],[13,2]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/data_memory.sv",[[7,7],[7,18]]],[],["module"]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/data_memory.sv",[26,10]]],[[["clk",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/data_memory.sv",[[8,4],[8,27]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/data_memory.sv",[[8,24],[8,27]]],["data_memory"],["port","logic"]],["we_mem",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/data_memory.sv",[[9,4],[9,30]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/data_memory.sv",[[9,24],[9,30]]],["data_memory"],["port","logic"]],["addr",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/data_memory.sv",[[10,4],[10,28]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/data_memory.sv",[[10,24],[10,28]]],["data_memory"],["port","logic"]],["data_in",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/data_memory.sv",[[11,4],[11,31]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/data_memory.sv",[[11,24],[11,31]]],["data_memory"],["port","logic"]],["data_out",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/data_memory.sv",[[12,4],[12,32]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/data_memory.sv",[[12,24],[12,32]]],["data_memory"],["port","logic"]],["memory",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/data_memory.sv",[[15,4],[15,31]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/data_memory.sv",[[15,17],[15,23]]],["data_memory"],["variable","logic"]],["effective_addr",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/data_memory.sv",[[16,4],[16,31]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/data_memory.sv",[[16,17],[16,31]]],["data_memory"],["variable","logic"]]]]],[[["alu",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/alu.sv",[[8,0],[17,2]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/alu.sv",[[8,7],[8,10]]],[],["module"]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/alu.sv",[16,5]]],[[["alu_src1",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/alu.sv",[[9,4],[9,32]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/alu.sv",[[9,24],[9,32]]],["alu"],["port","logic"]],["alu_src2",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/alu.sv",[[10,4],[10,32]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/alu.sv",[[10,24],[10,32]]],["alu"],["port","logic"]],["ADD",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/alu.sv",[[11,4],[11,20]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/alu.sv",[[11,17],[11,20]]],["alu"],["port","logic"]],["NAND",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/alu.sv",[[12,4],[12,21]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/alu.sv",[[12,17],[12,21]]],["alu"],["port","logic"]],["PASS1",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/alu.sv",[[13,4],[13,22]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/alu.sv",[[13,17],[13,22]]],["alu"],["port","logic"]],["EQ",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/alu.sv",[[14,4],[14,19]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/alu.sv",[[14,17],[14,19]]],["alu"],["port","logic"]],["alu_out",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/alu.sv",[[15,4],[15,31]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/alu.sv",[[15,24],[15,31]]],["alu"],["port","logic"]],["eq_out",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/alu.sv",[[16,4],[16,23]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/alu.sv",[[16,17],[16,23]]],["alu"],["port","logic"]]]]],[[["control",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/control.sv",[[8,0],[18,2]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/control.sv",[[8,7],[8,14]]],[],["module"]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/control.sv",[16,13]]],[[["opcode",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/control.sv",[[9,4],[9,28]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/control.sv",[[9,22],[9,28]]],["control"],["port","wire"]],["eq_out",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/control.sv",[[10,4],[10,28]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/control.sv",[[10,22],[10,28]]],["control"],["port","wire"]],["we_reg",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/control.sv",[[11,4],[11,28]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/control.sv",[[11,22],[11,28]]],["control"],["port","reg"]],["ADD",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/control.sv",[[12,4],[12,25]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/control.sv",[[12,22],[12,25]]],["control"],["port","reg"]],["NAND",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/control.sv",[[13,4],[13,26]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/control.sv",[[13,22],[13,26]]],["control"],["port","reg"]],["PASS1",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/control.sv",[[14,4],[14,27]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/control.sv",[[14,22],[14,27]]],["control"],["port","reg"]],["we_mem",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/control.sv",[[15,4],[15,28]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/control.sv",[[15,22],[15,28]]],["control"],["port","reg"]],["EQ",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/control.sv",[[16,4],[16,24]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/control.sv",[[16,22],[16,24]]],["control"],["port","reg"]],["BR",["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/control.sv",[[17,4],[17,24]]],["file:///Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/control.sv",[[17,22],[17,24]]],["control"],["port","reg"]]]]],[[["risc16_top",[[19,0],[24,2]],[[19,7],[19,17]],[],["module"]],[108,0]],[[["clk",[[20,4],[20,26]],[[20,23],[20,26]],["risc16_top"],["port","wire"]],["reset",[[21,4],[21,28]],[[21,23],[21,28]],["risc16_top"],["port","wire"]],["curr_pc",[[22,4],[22,30]],[[22,23],[22,30]],["risc16_top"],["port","wire"]],["curr_instr",[[23,4],[23,33]],[[23,23],[23,33]],["risc16_top"],["port","wire"]],["nextpc",[[27,4],[27,22]],[[27,16],[27,22]],["risc16_top"],["variable","wire"]],["alu_out",[[27,4],[27,31]],[[27,24],[27,31]],["risc16_top"],["variable","nextpc"]],["data_out",[[27,4],[27,41]],[[27,33],[27,41]],["risc16_top"],["variable","alu_out"]],["src1_val",[[28,4],[28,24]],[[28,16],[28,24]],["risc16_top"],["variable","wire"]],["src2_val",[[28,4],[28,34]],[[28,26],[28,34]],["risc16_top"],["variable","src1_val"]],["opcode",[[31,4],[31,41]],[[31,15],[31,21]],["risc16_top"],["variable","wire"]],["regA",[[32,4],[32,41]],[[32,15],[32,19]],["risc16_top"],["variable","wire"]],["regB",[[33,4],[33,39]],[[33,15],[33,19]],["risc16_top"],["variable","wire"]],["imm",[[34,4],[34,39]],[[34,15],[34,18]],["risc16_top"],["variable","wire"]],["imm_ext",[[36,4],[36,44]],[[36,16],[36,23]],["risc16_top"],["variable","wire"]],["we_reg",[[39,4],[39,15]],[[39,9],[39,15]],["risc16_top"],["variable","wire"]],["ADD",[[39,4],[39,20]],[[39,17],[39,20]],["risc16_top"],["variable","we_reg"]],["NAND",[[39,4],[39,26]],[[39,22],[39,26]],["risc16_top"],["variable","ADD"]],["PASS1",[[39,4],[39,33]],[[39,28],[39,33]],["risc16_top"],["variable","NAND"]],["we_mem",[[39,4],[39,41]],[[39,35],[39,41]],["risc16_top"],["variable","PASS1"]],["BR",[[39,4],[39,45]],[[39,43],[39,45]],["risc16_top"],["variable","we_mem"]],["eq_out_unmasked",[[40,4],[40,24]],[[40,9],[40,24]],["risc16_top"],["variable","wire"]],["eq_out",[[41,4],[41,33]],[[41,9],[41,15]],["risc16_top"],["variable","wire"]],["pc_inst",[[44,4],[49,5]],[[44,7],[44,14]],["risc16_top"],["instance","pc"]],["imem",[[52,4],[55,5]],[[52,17],[52,21]],["risc16_top"],["instance","instr_memory"]],["rf",[[58,4],[67,5]],[[58,12],[58,14]],["risc16_top"],["instance","regfile"]],["alu_inst",[[70,4],[79,5]],[[70,8],[70,16]],["risc16_top"],["instance","alu"]],["dmem",[[82,4],[88,5]],[[82,16],[82,20]],["risc16_top"],["instance","data_memory"]],["ctrl",[[91,4],[101,5]],[[91,12],[91,16]],["risc16_top"],["instance","control"]]]]]],["/Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/pc.sv","/Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/regfile.sv","/Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/instr_memory.sv","/Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/data_memory.sv","/Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/alu.sv","/Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/control.sv"]],null,0]]]}