# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../8_26_2024_validating_on_zybo_v1.srcs/sources_1/imports/rtl/axi4_lite_register_module.v" \
"../../../../8_26_2024_validating_on_zybo_v1.srcs/sim_1/imports/tb/axi4_lite_register_module_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
