, where, what, value
0, driver, kernel_time, 0.000004964000
1, driver, total_time, 0.000010755000
2, driver, kernel_time 0, 0.000004964000
3, GPU1.CommandProcessor, kernel_time, 0.000004375000
4, GPU1.CommandProcessor, kernel_time 0, 0.000004964000
5, GPU1.CommandProcessor, kernel_time (force stop) 0, 0.000006628000
6, GPU1.chiplet_00.SA_00.CU_00, inst_count, 468.000000000000
7, GPU1.chiplet_00.SA_00.CU_01, inst_count, 0.000000000000
8, GPU1.chiplet_00.SA_00.CU_02, inst_count, 0.000000000000
9, GPU1.chiplet_00.SA_00.CU_03, inst_count, 0.000000000000
10, GPU1.chiplet_00.SA_01.CU_00, inst_count, 0.000000000000
11, GPU1.chiplet_00.SA_01.CU_01, inst_count, 0.000000000000
12, GPU1.chiplet_00.SA_01.CU_02, inst_count, 0.000000000000
13, GPU1.chiplet_00.SA_01.CU_03, inst_count, 0.000000000000
14, GPU1.chiplet_00.SA_02.CU_00, inst_count, 0.000000000000
15, GPU1.chiplet_00.SA_02.CU_01, inst_count, 0.000000000000
16, GPU1.chiplet_00.SA_02.CU_02, inst_count, 0.000000000000
17, GPU1.chiplet_00.SA_02.CU_03, inst_count, 0.000000000000
18, GPU1.chiplet_00.SA_03.CU_00, inst_count, 0.000000000000
19, GPU1.chiplet_00.SA_03.CU_01, inst_count, 0.000000000000
20, GPU1.chiplet_00.SA_03.CU_02, inst_count, 0.000000000000
21, GPU1.chiplet_00.SA_03.CU_03, inst_count, 0.000000000000
22, GPU1.chiplet_00.SA_04.CU_00, inst_count, 0.000000000000
23, GPU1.chiplet_00.SA_04.CU_01, inst_count, 0.000000000000
24, GPU1.chiplet_00.SA_04.CU_02, inst_count, 0.000000000000
25, GPU1.chiplet_00.SA_04.CU_03, inst_count, 0.000000000000
26, GPU1.chiplet_00.SA_05.CU_00, inst_count, 0.000000000000
27, GPU1.chiplet_00.SA_05.CU_01, inst_count, 0.000000000000
28, GPU1.chiplet_00.SA_05.CU_02, inst_count, 0.000000000000
29, GPU1.chiplet_00.SA_05.CU_03, inst_count, 0.000000000000
30, GPU1.chiplet_00.SA_06.CU_00, inst_count, 0.000000000000
31, GPU1.chiplet_00.SA_06.CU_01, inst_count, 0.000000000000
32, GPU1.chiplet_00.SA_06.CU_02, inst_count, 0.000000000000
33, GPU1.chiplet_00.SA_06.CU_03, inst_count, 0.000000000000
34, GPU1.chiplet_00.SA_07.CU_00, inst_count, 0.000000000000
35, GPU1.chiplet_00.SA_07.CU_01, inst_count, 0.000000000000
36, GPU1.chiplet_00.SA_07.CU_02, inst_count, 0.000000000000
37, GPU1.chiplet_00.SA_07.CU_03, inst_count, 0.000000000000
38, GPU1.chiplet_01.SA_00.CU_00, inst_count, 468.000000000000
39, GPU1.chiplet_01.SA_00.CU_01, inst_count, 0.000000000000
40, GPU1.chiplet_01.SA_00.CU_02, inst_count, 0.000000000000
41, GPU1.chiplet_01.SA_00.CU_03, inst_count, 0.000000000000
42, GPU1.chiplet_01.SA_01.CU_00, inst_count, 0.000000000000
43, GPU1.chiplet_01.SA_01.CU_01, inst_count, 0.000000000000
44, GPU1.chiplet_01.SA_01.CU_02, inst_count, 0.000000000000
45, GPU1.chiplet_01.SA_01.CU_03, inst_count, 0.000000000000
46, GPU1.chiplet_01.SA_02.CU_00, inst_count, 0.000000000000
47, GPU1.chiplet_01.SA_02.CU_01, inst_count, 0.000000000000
48, GPU1.chiplet_01.SA_02.CU_02, inst_count, 0.000000000000
49, GPU1.chiplet_01.SA_02.CU_03, inst_count, 0.000000000000
50, GPU1.chiplet_01.SA_03.CU_00, inst_count, 0.000000000000
51, GPU1.chiplet_01.SA_03.CU_01, inst_count, 0.000000000000
52, GPU1.chiplet_01.SA_03.CU_02, inst_count, 0.000000000000
53, GPU1.chiplet_01.SA_03.CU_03, inst_count, 0.000000000000
54, GPU1.chiplet_01.SA_04.CU_00, inst_count, 0.000000000000
55, GPU1.chiplet_01.SA_04.CU_01, inst_count, 0.000000000000
56, GPU1.chiplet_01.SA_04.CU_02, inst_count, 0.000000000000
57, GPU1.chiplet_01.SA_04.CU_03, inst_count, 0.000000000000
58, GPU1.chiplet_01.SA_05.CU_00, inst_count, 0.000000000000
59, GPU1.chiplet_01.SA_05.CU_01, inst_count, 0.000000000000
60, GPU1.chiplet_01.SA_05.CU_02, inst_count, 0.000000000000
61, GPU1.chiplet_01.SA_05.CU_03, inst_count, 0.000000000000
62, GPU1.chiplet_01.SA_06.CU_00, inst_count, 0.000000000000
63, GPU1.chiplet_01.SA_06.CU_01, inst_count, 0.000000000000
64, GPU1.chiplet_01.SA_06.CU_02, inst_count, 0.000000000000
65, GPU1.chiplet_01.SA_06.CU_03, inst_count, 0.000000000000
66, GPU1.chiplet_01.SA_07.CU_00, inst_count, 0.000000000000
67, GPU1.chiplet_01.SA_07.CU_01, inst_count, 0.000000000000
68, GPU1.chiplet_01.SA_07.CU_02, inst_count, 0.000000000000
69, GPU1.chiplet_01.SA_07.CU_03, inst_count, 0.000000000000
70, GPU1.chiplet_02.SA_00.CU_00, inst_count, 468.000000000000
71, GPU1.chiplet_02.SA_00.CU_01, inst_count, 0.000000000000
72, GPU1.chiplet_02.SA_00.CU_02, inst_count, 0.000000000000
73, GPU1.chiplet_02.SA_00.CU_03, inst_count, 0.000000000000
74, GPU1.chiplet_02.SA_01.CU_00, inst_count, 0.000000000000
75, GPU1.chiplet_02.SA_01.CU_01, inst_count, 0.000000000000
76, GPU1.chiplet_02.SA_01.CU_02, inst_count, 0.000000000000
77, GPU1.chiplet_02.SA_01.CU_03, inst_count, 0.000000000000
78, GPU1.chiplet_02.SA_02.CU_00, inst_count, 0.000000000000
79, GPU1.chiplet_02.SA_02.CU_01, inst_count, 0.000000000000
80, GPU1.chiplet_02.SA_02.CU_02, inst_count, 0.000000000000
81, GPU1.chiplet_02.SA_02.CU_03, inst_count, 0.000000000000
82, GPU1.chiplet_02.SA_03.CU_00, inst_count, 0.000000000000
83, GPU1.chiplet_02.SA_03.CU_01, inst_count, 0.000000000000
84, GPU1.chiplet_02.SA_03.CU_02, inst_count, 0.000000000000
85, GPU1.chiplet_02.SA_03.CU_03, inst_count, 0.000000000000
86, GPU1.chiplet_02.SA_04.CU_00, inst_count, 0.000000000000
87, GPU1.chiplet_02.SA_04.CU_01, inst_count, 0.000000000000
88, GPU1.chiplet_02.SA_04.CU_02, inst_count, 0.000000000000
89, GPU1.chiplet_02.SA_04.CU_03, inst_count, 0.000000000000
90, GPU1.chiplet_02.SA_05.CU_00, inst_count, 0.000000000000
91, GPU1.chiplet_02.SA_05.CU_01, inst_count, 0.000000000000
92, GPU1.chiplet_02.SA_05.CU_02, inst_count, 0.000000000000
93, GPU1.chiplet_02.SA_05.CU_03, inst_count, 0.000000000000
94, GPU1.chiplet_02.SA_06.CU_00, inst_count, 0.000000000000
95, GPU1.chiplet_02.SA_06.CU_01, inst_count, 0.000000000000
96, GPU1.chiplet_02.SA_06.CU_02, inst_count, 0.000000000000
97, GPU1.chiplet_02.SA_06.CU_03, inst_count, 0.000000000000
98, GPU1.chiplet_02.SA_07.CU_00, inst_count, 0.000000000000
99, GPU1.chiplet_02.SA_07.CU_01, inst_count, 0.000000000000
100, GPU1.chiplet_02.SA_07.CU_02, inst_count, 0.000000000000
101, GPU1.chiplet_02.SA_07.CU_03, inst_count, 0.000000000000
102, GPU1.chiplet_03.SA_00.CU_00, inst_count, 468.000000000000
103, GPU1.chiplet_03.SA_00.CU_01, inst_count, 0.000000000000
104, GPU1.chiplet_03.SA_00.CU_02, inst_count, 0.000000000000
105, GPU1.chiplet_03.SA_00.CU_03, inst_count, 0.000000000000
106, GPU1.chiplet_03.SA_01.CU_00, inst_count, 0.000000000000
107, GPU1.chiplet_03.SA_01.CU_01, inst_count, 0.000000000000
108, GPU1.chiplet_03.SA_01.CU_02, inst_count, 0.000000000000
109, GPU1.chiplet_03.SA_01.CU_03, inst_count, 0.000000000000
110, GPU1.chiplet_03.SA_02.CU_00, inst_count, 0.000000000000
111, GPU1.chiplet_03.SA_02.CU_01, inst_count, 0.000000000000
112, GPU1.chiplet_03.SA_02.CU_02, inst_count, 0.000000000000
113, GPU1.chiplet_03.SA_02.CU_03, inst_count, 0.000000000000
114, GPU1.chiplet_03.SA_03.CU_00, inst_count, 0.000000000000
115, GPU1.chiplet_03.SA_03.CU_01, inst_count, 0.000000000000
116, GPU1.chiplet_03.SA_03.CU_02, inst_count, 0.000000000000
117, GPU1.chiplet_03.SA_03.CU_03, inst_count, 0.000000000000
118, GPU1.chiplet_03.SA_04.CU_00, inst_count, 0.000000000000
119, GPU1.chiplet_03.SA_04.CU_01, inst_count, 0.000000000000
120, GPU1.chiplet_03.SA_04.CU_02, inst_count, 0.000000000000
121, GPU1.chiplet_03.SA_04.CU_03, inst_count, 0.000000000000
122, GPU1.chiplet_03.SA_05.CU_00, inst_count, 0.000000000000
123, GPU1.chiplet_03.SA_05.CU_01, inst_count, 0.000000000000
124, GPU1.chiplet_03.SA_05.CU_02, inst_count, 0.000000000000
125, GPU1.chiplet_03.SA_05.CU_03, inst_count, 0.000000000000
126, GPU1.chiplet_03.SA_06.CU_00, inst_count, 0.000000000000
127, GPU1.chiplet_03.SA_06.CU_01, inst_count, 0.000000000000
128, GPU1.chiplet_03.SA_06.CU_02, inst_count, 0.000000000000
129, GPU1.chiplet_03.SA_06.CU_03, inst_count, 0.000000000000
130, GPU1.chiplet_03.SA_07.CU_00, inst_count, 0.000000000000
131, GPU1.chiplet_03.SA_07.CU_01, inst_count, 0.000000000000
132, GPU1.chiplet_03.SA_07.CU_02, inst_count, 0.000000000000
133, GPU1.chiplet_03.SA_07.CU_03, inst_count, 0.000000000000
134, GPU1.chiplet_00.SA_00.CU_00, last_WG_finish_time, 0.000008461000
135, GPU1.chiplet_00.SA_00.CU_01, last_WG_finish_time, 0.000000000000
136, GPU1.chiplet_00.SA_00.CU_02, last_WG_finish_time, 0.000000000000
137, GPU1.chiplet_00.SA_00.CU_03, last_WG_finish_time, 0.000000000000
138, GPU1.chiplet_00.SA_01.CU_00, last_WG_finish_time, 0.000000000000
139, GPU1.chiplet_00.SA_01.CU_01, last_WG_finish_time, 0.000000000000
140, GPU1.chiplet_00.SA_01.CU_02, last_WG_finish_time, 0.000000000000
141, GPU1.chiplet_00.SA_01.CU_03, last_WG_finish_time, 0.000000000000
142, GPU1.chiplet_00.SA_02.CU_00, last_WG_finish_time, 0.000000000000
143, GPU1.chiplet_00.SA_02.CU_01, last_WG_finish_time, 0.000000000000
144, GPU1.chiplet_00.SA_02.CU_02, last_WG_finish_time, 0.000000000000
145, GPU1.chiplet_00.SA_02.CU_03, last_WG_finish_time, 0.000000000000
146, GPU1.chiplet_00.SA_03.CU_00, last_WG_finish_time, 0.000000000000
147, GPU1.chiplet_00.SA_03.CU_01, last_WG_finish_time, 0.000000000000
148, GPU1.chiplet_00.SA_03.CU_02, last_WG_finish_time, 0.000000000000
149, GPU1.chiplet_00.SA_03.CU_03, last_WG_finish_time, 0.000000000000
150, GPU1.chiplet_00.SA_04.CU_00, last_WG_finish_time, 0.000000000000
151, GPU1.chiplet_00.SA_04.CU_01, last_WG_finish_time, 0.000000000000
152, GPU1.chiplet_00.SA_04.CU_02, last_WG_finish_time, 0.000000000000
153, GPU1.chiplet_00.SA_04.CU_03, last_WG_finish_time, 0.000000000000
154, GPU1.chiplet_00.SA_05.CU_00, last_WG_finish_time, 0.000000000000
155, GPU1.chiplet_00.SA_05.CU_01, last_WG_finish_time, 0.000000000000
156, GPU1.chiplet_00.SA_05.CU_02, last_WG_finish_time, 0.000000000000
157, GPU1.chiplet_00.SA_05.CU_03, last_WG_finish_time, 0.000000000000
158, GPU1.chiplet_00.SA_06.CU_00, last_WG_finish_time, 0.000000000000
159, GPU1.chiplet_00.SA_06.CU_01, last_WG_finish_time, 0.000000000000
160, GPU1.chiplet_00.SA_06.CU_02, last_WG_finish_time, 0.000000000000
161, GPU1.chiplet_00.SA_06.CU_03, last_WG_finish_time, 0.000000000000
162, GPU1.chiplet_00.SA_07.CU_00, last_WG_finish_time, 0.000000000000
163, GPU1.chiplet_00.SA_07.CU_01, last_WG_finish_time, 0.000000000000
164, GPU1.chiplet_00.SA_07.CU_02, last_WG_finish_time, 0.000000000000
165, GPU1.chiplet_00.SA_07.CU_03, last_WG_finish_time, 0.000000000000
166, GPU1.chiplet_01.SA_00.CU_00, last_WG_finish_time, 0.000008573000
167, GPU1.chiplet_01.SA_00.CU_01, last_WG_finish_time, 0.000000000000
168, GPU1.chiplet_01.SA_00.CU_02, last_WG_finish_time, 0.000000000000
169, GPU1.chiplet_01.SA_00.CU_03, last_WG_finish_time, 0.000000000000
170, GPU1.chiplet_01.SA_01.CU_00, last_WG_finish_time, 0.000000000000
171, GPU1.chiplet_01.SA_01.CU_01, last_WG_finish_time, 0.000000000000
172, GPU1.chiplet_01.SA_01.CU_02, last_WG_finish_time, 0.000000000000
173, GPU1.chiplet_01.SA_01.CU_03, last_WG_finish_time, 0.000000000000
174, GPU1.chiplet_01.SA_02.CU_00, last_WG_finish_time, 0.000000000000
175, GPU1.chiplet_01.SA_02.CU_01, last_WG_finish_time, 0.000000000000
176, GPU1.chiplet_01.SA_02.CU_02, last_WG_finish_time, 0.000000000000
177, GPU1.chiplet_01.SA_02.CU_03, last_WG_finish_time, 0.000000000000
178, GPU1.chiplet_01.SA_03.CU_00, last_WG_finish_time, 0.000000000000
179, GPU1.chiplet_01.SA_03.CU_01, last_WG_finish_time, 0.000000000000
180, GPU1.chiplet_01.SA_03.CU_02, last_WG_finish_time, 0.000000000000
181, GPU1.chiplet_01.SA_03.CU_03, last_WG_finish_time, 0.000000000000
182, GPU1.chiplet_01.SA_04.CU_00, last_WG_finish_time, 0.000000000000
183, GPU1.chiplet_01.SA_04.CU_01, last_WG_finish_time, 0.000000000000
184, GPU1.chiplet_01.SA_04.CU_02, last_WG_finish_time, 0.000000000000
185, GPU1.chiplet_01.SA_04.CU_03, last_WG_finish_time, 0.000000000000
186, GPU1.chiplet_01.SA_05.CU_00, last_WG_finish_time, 0.000000000000
187, GPU1.chiplet_01.SA_05.CU_01, last_WG_finish_time, 0.000000000000
188, GPU1.chiplet_01.SA_05.CU_02, last_WG_finish_time, 0.000000000000
189, GPU1.chiplet_01.SA_05.CU_03, last_WG_finish_time, 0.000000000000
190, GPU1.chiplet_01.SA_06.CU_00, last_WG_finish_time, 0.000000000000
191, GPU1.chiplet_01.SA_06.CU_01, last_WG_finish_time, 0.000000000000
192, GPU1.chiplet_01.SA_06.CU_02, last_WG_finish_time, 0.000000000000
193, GPU1.chiplet_01.SA_06.CU_03, last_WG_finish_time, 0.000000000000
194, GPU1.chiplet_01.SA_07.CU_00, last_WG_finish_time, 0.000000000000
195, GPU1.chiplet_01.SA_07.CU_01, last_WG_finish_time, 0.000000000000
196, GPU1.chiplet_01.SA_07.CU_02, last_WG_finish_time, 0.000000000000
197, GPU1.chiplet_01.SA_07.CU_03, last_WG_finish_time, 0.000000000000
198, GPU1.chiplet_02.SA_00.CU_00, last_WG_finish_time, 0.000008638000
199, GPU1.chiplet_02.SA_00.CU_01, last_WG_finish_time, 0.000000000000
200, GPU1.chiplet_02.SA_00.CU_02, last_WG_finish_time, 0.000000000000
201, GPU1.chiplet_02.SA_00.CU_03, last_WG_finish_time, 0.000000000000
202, GPU1.chiplet_02.SA_01.CU_00, last_WG_finish_time, 0.000000000000
203, GPU1.chiplet_02.SA_01.CU_01, last_WG_finish_time, 0.000000000000
204, GPU1.chiplet_02.SA_01.CU_02, last_WG_finish_time, 0.000000000000
205, GPU1.chiplet_02.SA_01.CU_03, last_WG_finish_time, 0.000000000000
206, GPU1.chiplet_02.SA_02.CU_00, last_WG_finish_time, 0.000000000000
207, GPU1.chiplet_02.SA_02.CU_01, last_WG_finish_time, 0.000000000000
208, GPU1.chiplet_02.SA_02.CU_02, last_WG_finish_time, 0.000000000000
209, GPU1.chiplet_02.SA_02.CU_03, last_WG_finish_time, 0.000000000000
210, GPU1.chiplet_02.SA_03.CU_00, last_WG_finish_time, 0.000000000000
211, GPU1.chiplet_02.SA_03.CU_01, last_WG_finish_time, 0.000000000000
212, GPU1.chiplet_02.SA_03.CU_02, last_WG_finish_time, 0.000000000000
213, GPU1.chiplet_02.SA_03.CU_03, last_WG_finish_time, 0.000000000000
214, GPU1.chiplet_02.SA_04.CU_00, last_WG_finish_time, 0.000000000000
215, GPU1.chiplet_02.SA_04.CU_01, last_WG_finish_time, 0.000000000000
216, GPU1.chiplet_02.SA_04.CU_02, last_WG_finish_time, 0.000000000000
217, GPU1.chiplet_02.SA_04.CU_03, last_WG_finish_time, 0.000000000000
218, GPU1.chiplet_02.SA_05.CU_00, last_WG_finish_time, 0.000000000000
219, GPU1.chiplet_02.SA_05.CU_01, last_WG_finish_time, 0.000000000000
220, GPU1.chiplet_02.SA_05.CU_02, last_WG_finish_time, 0.000000000000
221, GPU1.chiplet_02.SA_05.CU_03, last_WG_finish_time, 0.000000000000
222, GPU1.chiplet_02.SA_06.CU_00, last_WG_finish_time, 0.000000000000
223, GPU1.chiplet_02.SA_06.CU_01, last_WG_finish_time, 0.000000000000
224, GPU1.chiplet_02.SA_06.CU_02, last_WG_finish_time, 0.000000000000
225, GPU1.chiplet_02.SA_06.CU_03, last_WG_finish_time, 0.000000000000
226, GPU1.chiplet_02.SA_07.CU_00, last_WG_finish_time, 0.000000000000
227, GPU1.chiplet_02.SA_07.CU_01, last_WG_finish_time, 0.000000000000
228, GPU1.chiplet_02.SA_07.CU_02, last_WG_finish_time, 0.000000000000
229, GPU1.chiplet_02.SA_07.CU_03, last_WG_finish_time, 0.000000000000
230, GPU1.chiplet_03.SA_00.CU_00, last_WG_finish_time, 0.000008745000
231, GPU1.chiplet_03.SA_00.CU_01, last_WG_finish_time, 0.000000000000
232, GPU1.chiplet_03.SA_00.CU_02, last_WG_finish_time, 0.000000000000
233, GPU1.chiplet_03.SA_00.CU_03, last_WG_finish_time, 0.000000000000
234, GPU1.chiplet_03.SA_01.CU_00, last_WG_finish_time, 0.000000000000
235, GPU1.chiplet_03.SA_01.CU_01, last_WG_finish_time, 0.000000000000
236, GPU1.chiplet_03.SA_01.CU_02, last_WG_finish_time, 0.000000000000
237, GPU1.chiplet_03.SA_01.CU_03, last_WG_finish_time, 0.000000000000
238, GPU1.chiplet_03.SA_02.CU_00, last_WG_finish_time, 0.000000000000
239, GPU1.chiplet_03.SA_02.CU_01, last_WG_finish_time, 0.000000000000
240, GPU1.chiplet_03.SA_02.CU_02, last_WG_finish_time, 0.000000000000
241, GPU1.chiplet_03.SA_02.CU_03, last_WG_finish_time, 0.000000000000
242, GPU1.chiplet_03.SA_03.CU_00, last_WG_finish_time, 0.000000000000
243, GPU1.chiplet_03.SA_03.CU_01, last_WG_finish_time, 0.000000000000
244, GPU1.chiplet_03.SA_03.CU_02, last_WG_finish_time, 0.000000000000
245, GPU1.chiplet_03.SA_03.CU_03, last_WG_finish_time, 0.000000000000
246, GPU1.chiplet_03.SA_04.CU_00, last_WG_finish_time, 0.000000000000
247, GPU1.chiplet_03.SA_04.CU_01, last_WG_finish_time, 0.000000000000
248, GPU1.chiplet_03.SA_04.CU_02, last_WG_finish_time, 0.000000000000
249, GPU1.chiplet_03.SA_04.CU_03, last_WG_finish_time, 0.000000000000
250, GPU1.chiplet_03.SA_05.CU_00, last_WG_finish_time, 0.000000000000
251, GPU1.chiplet_03.SA_05.CU_01, last_WG_finish_time, 0.000000000000
252, GPU1.chiplet_03.SA_05.CU_02, last_WG_finish_time, 0.000000000000
253, GPU1.chiplet_03.SA_05.CU_03, last_WG_finish_time, 0.000000000000
254, GPU1.chiplet_03.SA_06.CU_00, last_WG_finish_time, 0.000000000000
255, GPU1.chiplet_03.SA_06.CU_01, last_WG_finish_time, 0.000000000000
256, GPU1.chiplet_03.SA_06.CU_02, last_WG_finish_time, 0.000000000000
257, GPU1.chiplet_03.SA_06.CU_03, last_WG_finish_time, 0.000000000000
258, GPU1.chiplet_03.SA_07.CU_00, last_WG_finish_time, 0.000000000000
259, GPU1.chiplet_03.SA_07.CU_01, last_WG_finish_time, 0.000000000000
260, GPU1.chiplet_03.SA_07.CU_02, last_WG_finish_time, 0.000000000000
261, GPU1.chiplet_03.SA_07.CU_03, last_WG_finish_time, 0.000000000000
262, GPU1.chiplet_00.SA_00.L1ICache, req_average_latency, 0.000000150265
263, GPU1.chiplet_01.SA_00.L1ICache, req_average_latency, 0.000000143132
264, GPU1.chiplet_02.SA_00.L1ICache, req_average_latency, 0.000000143074
265, GPU1.chiplet_03.SA_00.L1ICache, req_average_latency, 0.000000145265
266, GPU1.chiplet_00.SA_00.L1SCache, req_average_latency, 0.000000097625
267, GPU1.chiplet_01.SA_00.L1SCache, req_average_latency, 0.000000131125
268, GPU1.chiplet_02.SA_00.L1SCache, req_average_latency, 0.000000123125
269, GPU1.chiplet_03.SA_00.L1SCache, req_average_latency, 0.000000139125
270, GPU1.chiplet_00.SA_00.L1VCache_00, req_average_latency, 0.000000084236
271, GPU1.chiplet_01.SA_00.L1VCache_00, req_average_latency, 0.000000130819
272, GPU1.chiplet_02.SA_00.L1VCache_00, req_average_latency, 0.000000132650
273, GPU1.chiplet_03.SA_00.L1VCache_00, req_average_latency, 0.000000138629
274, GPU1.chiplet_00.L2_0, req_average_latency, 0.000000120416
275, GPU1.chiplet_00.L2_1, req_average_latency, 0.000000052800
276, GPU1.chiplet_00.L2_2, req_average_latency, 0.000000052800
277, GPU1.chiplet_00.L2_3, req_average_latency, 0.000000046167
278, GPU1.chiplet_00.L2_4, req_average_latency, 0.000000122471
279, GPU1.chiplet_00.L2_5, req_average_latency, 0.000000063264
280, GPU1.chiplet_00.L2_6, req_average_latency, 0.000000082000
281, GPU1.chiplet_00.L2_7, req_average_latency, 0.000000082000
282, GPU1.chiplet_00.L2_8, req_average_latency, 0.000000002000
283, GPU1.chiplet_00.L2_9, req_average_latency, 0.000000002000
284, GPU1.chiplet_00.L2_10, req_average_latency, 0.000000002000
285, GPU1.chiplet_00.L2_11, req_average_latency, 0.000000002000
286, GPU1.chiplet_00.L2_12, req_average_latency, 0.000000002000
287, GPU1.chiplet_00.L2_13, req_average_latency, 0.000000002000
288, GPU1.chiplet_00.L2_14, req_average_latency, 0.000000002000
289, GPU1.chiplet_00.L2_15, req_average_latency, 0.000000002000
290, GPU1.chiplet_01.L2_0, req_average_latency, 0.000000002000
291, GPU1.chiplet_01.L2_1, req_average_latency, 0.000000002000
292, GPU1.chiplet_01.L2_2, req_average_latency, 0.000000002000
293, GPU1.chiplet_01.L2_3, req_average_latency, 0.000000002000
294, GPU1.chiplet_01.L2_4, req_average_latency, 0.000000002000
295, GPU1.chiplet_01.L2_5, req_average_latency, 0.000000002000
296, GPU1.chiplet_01.L2_6, req_average_latency, 0.000000002000
297, GPU1.chiplet_01.L2_7, req_average_latency, 0.000000002000
298, GPU1.chiplet_01.L2_8, req_average_latency, 0.000000002000
299, GPU1.chiplet_01.L2_9, req_average_latency, 0.000000002000
300, GPU1.chiplet_01.L2_10, req_average_latency, 0.000000002000
301, GPU1.chiplet_01.L2_11, req_average_latency, 0.000000002000
302, GPU1.chiplet_01.L2_12, req_average_latency, 0.000000002000
303, GPU1.chiplet_01.L2_13, req_average_latency, 0.000000002000
304, GPU1.chiplet_01.L2_14, req_average_latency, 0.000000002000
305, GPU1.chiplet_01.L2_15, req_average_latency, 0.000000002000
306, GPU1.chiplet_02.L2_0, req_average_latency, 0.000000002000
307, GPU1.chiplet_02.L2_1, req_average_latency, 0.000000002000
308, GPU1.chiplet_02.L2_2, req_average_latency, 0.000000002000
309, GPU1.chiplet_02.L2_3, req_average_latency, 0.000000002000
310, GPU1.chiplet_02.L2_4, req_average_latency, 0.000000002000
311, GPU1.chiplet_02.L2_5, req_average_latency, 0.000000002000
312, GPU1.chiplet_02.L2_6, req_average_latency, 0.000000002000
313, GPU1.chiplet_02.L2_7, req_average_latency, 0.000000002000
314, GPU1.chiplet_02.L2_8, req_average_latency, 0.000000002000
315, GPU1.chiplet_02.L2_9, req_average_latency, 0.000000002000
316, GPU1.chiplet_02.L2_10, req_average_latency, 0.000000002000
317, GPU1.chiplet_02.L2_11, req_average_latency, 0.000000002000
318, GPU1.chiplet_02.L2_12, req_average_latency, 0.000000002000
319, GPU1.chiplet_02.L2_13, req_average_latency, 0.000000002000
320, GPU1.chiplet_02.L2_14, req_average_latency, 0.000000002000
321, GPU1.chiplet_02.L2_15, req_average_latency, 0.000000002000
322, GPU1.chiplet_03.L2_0, req_average_latency, 0.000000052800
323, GPU1.chiplet_03.L2_1, req_average_latency, 0.000000002000
324, GPU1.chiplet_03.L2_2, req_average_latency, 0.000000002000
325, GPU1.chiplet_03.L2_3, req_average_latency, 0.000000002000
326, GPU1.chiplet_03.L2_4, req_average_latency, 0.000000002000
327, GPU1.chiplet_03.L2_5, req_average_latency, 0.000000002000
328, GPU1.chiplet_03.L2_6, req_average_latency, 0.000000002000
329, GPU1.chiplet_03.L2_7, req_average_latency, 0.000000002000
330, GPU1.chiplet_03.L2_8, req_average_latency, 0.000000002000
331, GPU1.chiplet_03.L2_9, req_average_latency, 0.000000002000
332, GPU1.chiplet_03.L2_10, req_average_latency, 0.000000002000
333, GPU1.chiplet_03.L2_11, req_average_latency, 0.000000002000
334, GPU1.chiplet_03.L2_12, req_average_latency, 0.000000002000
335, GPU1.chiplet_03.L2_13, req_average_latency, 0.000000002000
336, GPU1.chiplet_03.L2_14, req_average_latency, 0.000000002000
337, GPU1.chiplet_03.L2_15, req_average_latency, 0.000000002000
338, GPU1.chiplet_00.L2_0_pipeline, req_average_pipeline_latency, 0.000000010000
339, GPU1.chiplet_00.L2_1_pipeline, req_average_pipeline_latency, 0.000000010000
340, GPU1.chiplet_00.L2_2_pipeline, req_average_pipeline_latency, 0.000000010000
341, GPU1.chiplet_00.L2_3_pipeline, req_average_pipeline_latency, 0.000000010000
342, GPU1.chiplet_00.L2_4_pipeline, req_average_pipeline_latency, 0.000000010000
343, GPU1.chiplet_00.L2_5_pipeline, req_average_pipeline_latency, 0.000000010000
344, GPU1.chiplet_00.L2_6_pipeline, req_average_pipeline_latency, 0.000000010000
345, GPU1.chiplet_00.L2_7_pipeline, req_average_pipeline_latency, 0.000000010000
346, GPU1.chiplet_03.L2_0_pipeline, req_average_pipeline_latency, 0.000000010000
347, GPU1.chiplet_00.SA_00.L1VCache_00, read-hit, 54.000000000000
348, GPU1.chiplet_00.SA_00.L1VCache_00, read-miss, 18.000000000000
349, GPU1.chiplet_00.SA_00.L1VCache_00, read-mshr-hit, 54.000000000000
350, GPU1.chiplet_00.SA_00.L1VCache_00, write-hit, 0.000000000000
351, GPU1.chiplet_00.SA_00.L1VCache_00, write-miss, 14.000000000000
352, GPU1.chiplet_00.SA_00.L1VCache_00, write-mshr-hit, 0.000000000000
353, GPU1.chiplet_01.SA_00.L1VCache_00, read-hit, 58.000000000000
354, GPU1.chiplet_01.SA_00.L1VCache_00, read-miss, 20.000000000000
355, GPU1.chiplet_01.SA_00.L1VCache_00, read-mshr-hit, 66.000000000000
356, GPU1.chiplet_01.SA_00.L1VCache_00, write-hit, 0.000000000000
357, GPU1.chiplet_01.SA_00.L1VCache_00, write-miss, 16.000000000000
358, GPU1.chiplet_01.SA_00.L1VCache_00, write-mshr-hit, 0.000000000000
359, GPU1.chiplet_02.SA_00.L1VCache_00, read-hit, 58.000000000000
360, GPU1.chiplet_02.SA_00.L1VCache_00, read-miss, 20.000000000000
361, GPU1.chiplet_02.SA_00.L1VCache_00, read-mshr-hit, 66.000000000000
362, GPU1.chiplet_02.SA_00.L1VCache_00, write-hit, 0.000000000000
363, GPU1.chiplet_02.SA_00.L1VCache_00, write-miss, 16.000000000000
364, GPU1.chiplet_02.SA_00.L1VCache_00, write-mshr-hit, 0.000000000000
365, GPU1.chiplet_03.SA_00.L1VCache_00, read-hit, 50.000000000000
366, GPU1.chiplet_03.SA_00.L1VCache_00, read-miss, 18.000000000000
367, GPU1.chiplet_03.SA_00.L1VCache_00, read-mshr-hit, 58.000000000000
368, GPU1.chiplet_03.SA_00.L1VCache_00, write-hit, 0.000000000000
369, GPU1.chiplet_03.SA_00.L1VCache_00, write-miss, 14.000000000000
370, GPU1.chiplet_03.SA_00.L1VCache_00, write-mshr-hit, 0.000000000000
371, GPU1.chiplet_00.SA_00.L1SCache, read-hit, 4.000000000000
372, GPU1.chiplet_00.SA_00.L1SCache, read-miss, 2.000000000000
373, GPU1.chiplet_00.SA_00.L1SCache, read-mshr-hit, 10.000000000000
374, GPU1.chiplet_00.SA_00.L1SCache, write-hit, 0.000000000000
375, GPU1.chiplet_00.SA_00.L1SCache, write-miss, 0.000000000000
376, GPU1.chiplet_00.SA_00.L1SCache, write-mshr-hit, 0.000000000000
377, GPU1.chiplet_01.SA_00.L1SCache, read-hit, 4.000000000000
378, GPU1.chiplet_01.SA_00.L1SCache, read-miss, 2.000000000000
379, GPU1.chiplet_01.SA_00.L1SCache, read-mshr-hit, 10.000000000000
380, GPU1.chiplet_01.SA_00.L1SCache, write-hit, 0.000000000000
381, GPU1.chiplet_01.SA_00.L1SCache, write-miss, 0.000000000000
382, GPU1.chiplet_01.SA_00.L1SCache, write-mshr-hit, 0.000000000000
383, GPU1.chiplet_02.SA_00.L1SCache, read-hit, 4.000000000000
384, GPU1.chiplet_02.SA_00.L1SCache, read-miss, 2.000000000000
385, GPU1.chiplet_02.SA_00.L1SCache, read-mshr-hit, 10.000000000000
386, GPU1.chiplet_02.SA_00.L1SCache, write-hit, 0.000000000000
387, GPU1.chiplet_02.SA_00.L1SCache, write-miss, 0.000000000000
388, GPU1.chiplet_02.SA_00.L1SCache, write-mshr-hit, 0.000000000000
389, GPU1.chiplet_03.SA_00.L1SCache, read-hit, 4.000000000000
390, GPU1.chiplet_03.SA_00.L1SCache, read-miss, 2.000000000000
391, GPU1.chiplet_03.SA_00.L1SCache, read-mshr-hit, 10.000000000000
392, GPU1.chiplet_03.SA_00.L1SCache, write-hit, 0.000000000000
393, GPU1.chiplet_03.SA_00.L1SCache, write-miss, 0.000000000000
394, GPU1.chiplet_03.SA_00.L1SCache, write-mshr-hit, 0.000000000000
395, GPU1.chiplet_00.SA_00.L1ICache, read-hit, 16.000000000000
396, GPU1.chiplet_00.SA_00.L1ICache, read-miss, 13.000000000000
397, GPU1.chiplet_00.SA_00.L1ICache, read-mshr-hit, 39.000000000000
398, GPU1.chiplet_00.SA_00.L1ICache, write-hit, 0.000000000000
399, GPU1.chiplet_00.SA_00.L1ICache, write-miss, 0.000000000000
400, GPU1.chiplet_00.SA_00.L1ICache, write-mshr-hit, 0.000000000000
401, GPU1.chiplet_01.SA_00.L1ICache, read-hit, 16.000000000000
402, GPU1.chiplet_01.SA_00.L1ICache, read-miss, 13.000000000000
403, GPU1.chiplet_01.SA_00.L1ICache, read-mshr-hit, 39.000000000000
404, GPU1.chiplet_01.SA_00.L1ICache, write-hit, 0.000000000000
405, GPU1.chiplet_01.SA_00.L1ICache, write-miss, 0.000000000000
406, GPU1.chiplet_01.SA_00.L1ICache, write-mshr-hit, 0.000000000000
407, GPU1.chiplet_02.SA_00.L1ICache, read-hit, 16.000000000000
408, GPU1.chiplet_02.SA_00.L1ICache, read-miss, 13.000000000000
409, GPU1.chiplet_02.SA_00.L1ICache, read-mshr-hit, 39.000000000000
410, GPU1.chiplet_02.SA_00.L1ICache, write-hit, 0.000000000000
411, GPU1.chiplet_02.SA_00.L1ICache, write-miss, 0.000000000000
412, GPU1.chiplet_02.SA_00.L1ICache, write-mshr-hit, 0.000000000000
413, GPU1.chiplet_03.SA_00.L1ICache, read-hit, 16.000000000000
414, GPU1.chiplet_03.SA_00.L1ICache, read-miss, 13.000000000000
415, GPU1.chiplet_03.SA_00.L1ICache, read-mshr-hit, 39.000000000000
416, GPU1.chiplet_03.SA_00.L1ICache, write-hit, 0.000000000000
417, GPU1.chiplet_03.SA_00.L1ICache, write-miss, 0.000000000000
418, GPU1.chiplet_03.SA_00.L1ICache, write-mshr-hit, 0.000000000000
419, GPU1.chiplet_00.L2_0, read-hit, 6.000000000000
420, GPU1.chiplet_00.L2_0, read-miss, 64.000000000000
421, GPU1.chiplet_00.L2_0, read-mshr-hit, 6.000000000000
422, GPU1.chiplet_00.L2_0, write-hit, 0.000000000000
423, GPU1.chiplet_00.L2_0, write-miss, 0.000000000000
424, GPU1.chiplet_00.L2_0, write-mshr-hit, 0.000000000000
425, GPU1.chiplet_00.L2_1, read-hit, 2.000000000000
426, GPU1.chiplet_00.L2_1, read-miss, 2.000000000000
427, GPU1.chiplet_00.L2_1, read-mshr-hit, 0.000000000000
428, GPU1.chiplet_00.L2_1, write-hit, 0.000000000000
429, GPU1.chiplet_00.L2_1, write-miss, 0.000000000000
430, GPU1.chiplet_00.L2_1, write-mshr-hit, 0.000000000000
431, GPU1.chiplet_00.L2_2, read-hit, 2.000000000000
432, GPU1.chiplet_00.L2_2, read-miss, 2.000000000000
433, GPU1.chiplet_00.L2_2, read-mshr-hit, 0.000000000000
434, GPU1.chiplet_00.L2_2, write-hit, 0.000000000000
435, GPU1.chiplet_00.L2_2, write-miss, 0.000000000000
436, GPU1.chiplet_00.L2_2, write-mshr-hit, 0.000000000000
437, GPU1.chiplet_00.L2_3, read-hit, 3.000000000000
438, GPU1.chiplet_00.L2_3, read-miss, 2.000000000000
439, GPU1.chiplet_00.L2_3, read-mshr-hit, 0.000000000000
440, GPU1.chiplet_00.L2_3, write-hit, 0.000000000000
441, GPU1.chiplet_00.L2_3, write-miss, 0.000000000000
442, GPU1.chiplet_00.L2_3, write-mshr-hit, 0.000000000000
443, GPU1.chiplet_00.L2_4, read-hit, 0.000000000000
444, GPU1.chiplet_00.L2_4, read-miss, 0.000000000000
445, GPU1.chiplet_00.L2_4, read-mshr-hit, 60.000000000000
446, GPU1.chiplet_00.L2_4, write-hit, 0.000000000000
447, GPU1.chiplet_00.L2_4, write-miss, 60.000000000000
448, GPU1.chiplet_00.L2_4, write-mshr-hit, 0.000000000000
449, GPU1.chiplet_00.L2_5, read-hit, 7.000000000000
450, GPU1.chiplet_00.L2_5, read-miss, 13.000000000000
451, GPU1.chiplet_00.L2_5, read-mshr-hit, 32.000000000000
452, GPU1.chiplet_00.L2_5, write-hit, 0.000000000000
453, GPU1.chiplet_00.L2_5, write-miss, 0.000000000000
454, GPU1.chiplet_00.L2_5, write-mshr-hit, 0.000000000000
455, GPU1.chiplet_00.L2_6, read-hit, 0.000000000000
456, GPU1.chiplet_00.L2_6, read-miss, 1.000000000000
457, GPU1.chiplet_00.L2_6, read-mshr-hit, 3.000000000000
458, GPU1.chiplet_00.L2_6, write-hit, 0.000000000000
459, GPU1.chiplet_00.L2_6, write-miss, 0.000000000000
460, GPU1.chiplet_00.L2_6, write-mshr-hit, 0.000000000000
461, GPU1.chiplet_00.L2_7, read-hit, 0.000000000000
462, GPU1.chiplet_00.L2_7, read-miss, 1.000000000000
463, GPU1.chiplet_00.L2_7, read-mshr-hit, 3.000000000000
464, GPU1.chiplet_00.L2_7, write-hit, 0.000000000000
465, GPU1.chiplet_00.L2_7, write-miss, 0.000000000000
466, GPU1.chiplet_00.L2_7, write-mshr-hit, 0.000000000000
467, GPU1.chiplet_03.L2_0, read-hit, 2.000000000000
468, GPU1.chiplet_03.L2_0, read-miss, 2.000000000000
469, GPU1.chiplet_03.L2_0, read-mshr-hit, 0.000000000000
470, GPU1.chiplet_03.L2_0, write-hit, 0.000000000000
471, GPU1.chiplet_03.L2_0, write-miss, 0.000000000000
472, GPU1.chiplet_03.L2_0, write-mshr-hit, 0.000000000000
473, GPU1.chiplet_00.SA_00.L1ITLB, req_average_latency, 0.000000062923
474, GPU1.chiplet_01.SA_00.L1ITLB, req_average_latency, 0.000000062923
475, GPU1.chiplet_02.SA_00.L1ITLB, req_average_latency, 0.000000060385
476, GPU1.chiplet_03.SA_00.L1ITLB, req_average_latency, 0.000000062923
477, GPU1.chiplet_00.SA_00.L1STLB, req_average_latency, 0.000000341500
478, GPU1.chiplet_01.SA_00.L1STLB, req_average_latency, 0.000000307750
479, GPU1.chiplet_02.SA_00.L1STLB, req_average_latency, 0.000000316500
480, GPU1.chiplet_03.SA_00.L1STLB, req_average_latency, 0.000000299750
481, GPU1.chiplet_00.SA_00.L1VTLB_00, req_average_latency, 0.000000242943
482, GPU1.chiplet_01.SA_00.L1VTLB_00, req_average_latency, 0.000000226725
483, GPU1.chiplet_02.SA_00.L1VTLB_00, req_average_latency, 0.000000232900
484, GPU1.chiplet_03.SA_00.L1VTLB_00, req_average_latency, 0.000000234629
485, GPU1.chiplet_00.L2TLB, req_average_latency, 0.000000429000
486, GPU1.chiplet_01.L2TLB, req_average_latency, 0.000000190875
487, GPU1.chiplet_02.L2TLB, req_average_latency, 0.000000757250
488, GPU1.chiplet_03.L2TLB, req_average_latency, 0.000000384000
489, GPU1.chiplet_00.SA_00.L1VTLB_00, down_req_average_latency, 0.000000331500
490, GPU1.chiplet_01.SA_00.L1VTLB_00, down_req_average_latency, 0.000000247000
491, GPU1.chiplet_02.SA_00.L1VTLB_00, down_req_average_latency, 0.000000279500
492, GPU1.chiplet_03.SA_00.L1VTLB_00, down_req_average_latency, 0.000000279500
493, GPU1.chiplet_00.SA_00.L1STLB, down_req_average_latency, 0.000000449500
494, GPU1.chiplet_01.SA_00.L1STLB, down_req_average_latency, 0.000000399000
495, GPU1.chiplet_02.SA_00.L1STLB, down_req_average_latency, 0.000000416000
496, GPU1.chiplet_03.SA_00.L1STLB, down_req_average_latency, 0.000000399500
497, GPU1.chiplet_00.SA_00.L1ITLB, down_req_average_latency, 0.000000817000
498, GPU1.chiplet_01.SA_00.L1ITLB, down_req_average_latency, 0.000000817000
499, GPU1.chiplet_02.SA_00.L1ITLB, down_req_average_latency, 0.000000784000
500, GPU1.chiplet_03.SA_00.L1ITLB, down_req_average_latency, 0.000000817000
501, GPU1.chiplet_00.L2TLB, down_req_average_latency, 0.000000467000
502, GPU1.chiplet_01.L2TLB, down_req_average_latency, 0.000000226000
503, GPU1.chiplet_02.L2TLB, down_req_average_latency, 0.000000770000
504, GPU1.chiplet_03.L2TLB, down_req_average_latency, 0.000000389000
505, L2TLB0, average_buf_len, 0.041666666667
506, L2TLB1, average_buf_len, 0.023255813953
507, L2TLB2, average_buf_len, 0.060344827586
508, L2TLB3, average_buf_len, 0.032258064516
509, L2TLB0, average_buf_len_g0, 1.250000000000
510, L2TLB1, average_buf_len_g0, 1.000000000000
511, L2TLB2, average_buf_len_g0, 1.750000000000
512, L2TLB3, average_buf_len_g0, 1.000000000000
513, L2TLB0, coalesce_addr, 0.250000000000
514, L2TLB2, coalesce_addr, 0.500000000000
515, L2TLB0, coalesce, 0.500000000000
516, L2TLB2, coalesce, 1.250000000000
517, GPU1.chiplet_00.L2TLB_pipeline, req_average_pipeline_latency, 0.000000010000
518, GPU1.chiplet_01.L2TLB_pipeline, req_average_pipeline_latency, 0.000000010000
519, GPU1.chiplet_02.L2TLB_pipeline, req_average_pipeline_latency, 0.000000010000
520, GPU1.chiplet_03.L2TLB_pipeline, req_average_pipeline_latency, 0.000000010000
521, L2TLB0, average_mshr_len, 0.766666666667
522, L2TLB1, average_mshr_len, 0.465116279070
523, L2TLB2, average_mshr_len, 0.724137931034
524, L2TLB3, average_mshr_len, 1.225806451613
525, L2TLB0, average_mshr_len_g0, 1.437500000000
526, L2TLB1, average_mshr_len_g0, 2.105263157895
527, L2TLB2, average_mshr_len_g0, 1.400000000000
528, L2TLB3, average_mshr_len_g0, 2.235294117647
529, L2TLB0, average_mshr_uniq_len, 0.533333333333
530, L2TLB1, average_mshr_uniq_len, 0.220930232558
531, L2TLB2, average_mshr_uniq_len, 0.517241379310
532, L2TLB3, average_mshr_uniq_len, 0.548387096774
533, L2TLB0, average_mshr_uniq_len_g0, 1.000000000000
534, L2TLB1, average_mshr_uniq_len_g0, 1.000000000000
535, L2TLB2, average_mshr_uniq_len_g0, 1.000000000000
536, L2TLB3, average_mshr_uniq_len_g0, 1.000000000000
537, GPU1.chiplet_00.SA_00.L1VTLB_00, chiplet-0-TLBMiss-latency, 0.000000481000
538, GPU1.chiplet_00.SA_00.L1VTLB_00, chiplet-0-TLBMiss-num, 1.000000000000
539, GPU1.chiplet_00.SA_00.L1VTLB_00, chiplet-1-TLBMiss-latency, 0.000000182000
540, GPU1.chiplet_00.SA_00.L1VTLB_00, chiplet-1-TLBMiss-num, 1.000000000000
541, GPU1.chiplet_00.SA_00.L1VTLB_00, local-TLBMiss-latency, 0.000000481000
542, GPU1.chiplet_00.SA_00.L1VTLB_00, local-TLBMiss-num, 1.000000000000
543, GPU1.chiplet_00.SA_00.L1VTLB_00, remote-TLBMiss-latency, 0.000000182000
544, GPU1.chiplet_00.SA_00.L1VTLB_00, remote-TLBMiss-num, 1.000000000000
545, GPU1.chiplet_01.SA_00.L1VTLB_00, chiplet-0-TLBMshrHit-latency, 0.000000481000
546, GPU1.chiplet_01.SA_00.L1VTLB_00, chiplet-0-TLBMshrHit-num, 1.000000000000
547, GPU1.chiplet_01.SA_00.L1VTLB_00, chiplet-1-TLBHit-latency, 0.000000013000
548, GPU1.chiplet_01.SA_00.L1VTLB_00, chiplet-1-TLBHit-num, 1.000000000000
549, GPU1.chiplet_01.SA_00.L1VTLB_00, local-TLBHit-latency, 0.000000013000
550, GPU1.chiplet_01.SA_00.L1VTLB_00, local-TLBHit-num, 1.000000000000
551, GPU1.chiplet_01.SA_00.L1VTLB_00, remote-TLBMshrHit-latency, 0.000000481000
552, GPU1.chiplet_01.SA_00.L1VTLB_00, remote-TLBMshrHit-num, 1.000000000000
553, GPU1.chiplet_02.SA_00.L1VTLB_00, chiplet-0-TLBMshrHit-latency, 0.000000480000
554, GPU1.chiplet_02.SA_00.L1VTLB_00, chiplet-0-TLBMshrHit-num, 1.000000000000
555, GPU1.chiplet_02.SA_00.L1VTLB_00, chiplet-1-TLBHit-latency, 0.000000079000
556, GPU1.chiplet_02.SA_00.L1VTLB_00, chiplet-1-TLBHit-num, 1.000000000000
557, GPU1.chiplet_02.SA_00.L1VTLB_00, remote-TLBHit-latency, 0.000000079000
558, GPU1.chiplet_02.SA_00.L1VTLB_00, remote-TLBHit-num, 1.000000000000
559, GPU1.chiplet_02.SA_00.L1VTLB_00, remote-TLBMshrHit-latency, 0.000000480000
560, GPU1.chiplet_02.SA_00.L1VTLB_00, remote-TLBMshrHit-num, 1.000000000000
561, GPU1.chiplet_03.SA_00.L1VTLB_00, chiplet-0-TLBMshrHit-latency, 0.000000480000
562, GPU1.chiplet_03.SA_00.L1VTLB_00, chiplet-0-TLBMshrHit-num, 1.000000000000
563, GPU1.chiplet_03.SA_00.L1VTLB_00, chiplet-1-TLBHit-latency, 0.000000079000
564, GPU1.chiplet_03.SA_00.L1VTLB_00, chiplet-1-TLBHit-num, 1.000000000000
565, GPU1.chiplet_03.SA_00.L1VTLB_00, remote-TLBHit-latency, 0.000000079000
566, GPU1.chiplet_03.SA_00.L1VTLB_00, remote-TLBHit-num, 1.000000000000
567, GPU1.chiplet_03.SA_00.L1VTLB_00, remote-TLBMshrHit-latency, 0.000000480000
568, GPU1.chiplet_03.SA_00.L1VTLB_00, remote-TLBMshrHit-num, 1.000000000000
569, GPU1.chiplet_00.SA_00.L1STLB, chiplet-1-TLBMiss-latency, 0.000000430000
570, GPU1.chiplet_00.SA_00.L1STLB, chiplet-1-TLBMiss-num, 1.000000000000
571, GPU1.chiplet_00.SA_00.L1STLB, chiplet-3-TLBMiss-latency, 0.000000469000
572, GPU1.chiplet_00.SA_00.L1STLB, chiplet-3-TLBMiss-num, 1.000000000000
573, GPU1.chiplet_00.SA_00.L1STLB, remote-TLBMiss-latency, 0.000000449500
574, GPU1.chiplet_00.SA_00.L1STLB, remote-TLBMiss-num, 2.000000000000
575, GPU1.chiplet_01.SA_00.L1STLB, chiplet-1-TLBMshrHit-latency, 0.000000363000
576, GPU1.chiplet_01.SA_00.L1STLB, chiplet-1-TLBMshrHit-num, 1.000000000000
577, GPU1.chiplet_01.SA_00.L1STLB, chiplet-3-TLBMshrHit-latency, 0.000000435000
578, GPU1.chiplet_01.SA_00.L1STLB, chiplet-3-TLBMshrHit-num, 1.000000000000
579, GPU1.chiplet_01.SA_00.L1STLB, local-TLBMshrHit-latency, 0.000000363000
580, GPU1.chiplet_01.SA_00.L1STLB, local-TLBMshrHit-num, 1.000000000000
581, GPU1.chiplet_01.SA_00.L1STLB, remote-TLBMshrHit-latency, 0.000000435000
582, GPU1.chiplet_01.SA_00.L1STLB, remote-TLBMshrHit-num, 1.000000000000
583, GPU1.chiplet_02.SA_00.L1STLB, chiplet-1-TLBMshrHit-latency, 0.000000396000
584, GPU1.chiplet_02.SA_00.L1STLB, chiplet-1-TLBMshrHit-num, 1.000000000000
585, GPU1.chiplet_02.SA_00.L1STLB, chiplet-3-TLBMshrHit-latency, 0.000000436000
586, GPU1.chiplet_02.SA_00.L1STLB, chiplet-3-TLBMshrHit-num, 1.000000000000
587, GPU1.chiplet_02.SA_00.L1STLB, remote-TLBMshrHit-latency, 0.000000416000
588, GPU1.chiplet_02.SA_00.L1STLB, remote-TLBMshrHit-num, 2.000000000000
589, GPU1.chiplet_03.SA_00.L1STLB, chiplet-1-TLBMshrHit-latency, 0.000000397000
590, GPU1.chiplet_03.SA_00.L1STLB, chiplet-1-TLBMshrHit-num, 1.000000000000
591, GPU1.chiplet_03.SA_00.L1STLB, chiplet-3-TLBMshrHit-latency, 0.000000402000
592, GPU1.chiplet_03.SA_00.L1STLB, chiplet-3-TLBMshrHit-num, 1.000000000000
593, GPU1.chiplet_03.SA_00.L1STLB, local-TLBMshrHit-latency, 0.000000402000
594, GPU1.chiplet_03.SA_00.L1STLB, local-TLBMshrHit-num, 1.000000000000
595, GPU1.chiplet_03.SA_00.L1STLB, remote-TLBMshrHit-latency, 0.000000397000
596, GPU1.chiplet_03.SA_00.L1STLB, remote-TLBMshrHit-num, 1.000000000000
597, GPU1.chiplet_00.SA_00.L1ITLB, chiplet-2-TLBMshrHit-latency, 0.000000817000
598, GPU1.chiplet_00.SA_00.L1ITLB, chiplet-2-TLBMshrHit-num, 1.000000000000
599, GPU1.chiplet_00.SA_00.L1ITLB, remote-TLBMshrHit-latency, 0.000000817000
600, GPU1.chiplet_00.SA_00.L1ITLB, remote-TLBMshrHit-num, 1.000000000000
601, GPU1.chiplet_01.SA_00.L1ITLB, chiplet-2-TLBMshrHit-latency, 0.000000817000
602, GPU1.chiplet_01.SA_00.L1ITLB, chiplet-2-TLBMshrHit-num, 1.000000000000
603, GPU1.chiplet_01.SA_00.L1ITLB, remote-TLBMshrHit-latency, 0.000000817000
604, GPU1.chiplet_01.SA_00.L1ITLB, remote-TLBMshrHit-num, 1.000000000000
605, GPU1.chiplet_02.SA_00.L1ITLB, chiplet-2-TLBMiss-latency, 0.000000784000
606, GPU1.chiplet_02.SA_00.L1ITLB, chiplet-2-TLBMiss-num, 1.000000000000
607, GPU1.chiplet_02.SA_00.L1ITLB, local-TLBMiss-latency, 0.000000784000
608, GPU1.chiplet_02.SA_00.L1ITLB, local-TLBMiss-num, 1.000000000000
609, GPU1.chiplet_03.SA_00.L1ITLB, chiplet-2-TLBMshrHit-latency, 0.000000817000
610, GPU1.chiplet_03.SA_00.L1ITLB, chiplet-2-TLBMshrHit-num, 1.000000000000
611, GPU1.chiplet_03.SA_00.L1ITLB, remote-TLBMshrHit-latency, 0.000000817000
612, GPU1.chiplet_03.SA_00.L1ITLB, remote-TLBMshrHit-num, 1.000000000000
613, GPU1.chiplet_00.MMU, req_average_latency, 0.000000464000
614, GPU1.chiplet_01.MMU, req_average_latency, 0.000000223000
615, GPU1.chiplet_02.MMU, req_average_latency, 0.000000767000
616, GPU1.chiplet_03.MMU, req_average_latency, 0.000000386000
617, GPU1.chiplet_00.MMU, chiplet-0-level-1-read-miss-latency, 0.000000121000
618, GPU1.chiplet_00.MMU, chiplet-0-level-1-read-miss-num, 1.000000000000
619, GPU1.chiplet_00.MMU, chiplet-0-level-2-read-miss-latency, 0.000000121000
620, GPU1.chiplet_00.MMU, chiplet-0-level-2-read-miss-num, 1.000000000000
621, GPU1.chiplet_00.MMU, chiplet-0-level-3-read-miss-latency, 0.000000121000
622, GPU1.chiplet_00.MMU, chiplet-0-level-3-read-miss-num, 1.000000000000
623, GPU1.chiplet_00.MMU, chiplet-3-level-0-read-hit-latency, 0.000000082000
624, GPU1.chiplet_00.MMU, chiplet-3-level-0-read-hit-num, 1.000000000000
625, GPU1.chiplet_01.MMU, chiplet-0-level-1-read-hit-latency, 0.000000082000
626, GPU1.chiplet_01.MMU, chiplet-0-level-1-read-hit-num, 1.000000000000
627, GPU1.chiplet_01.MMU, chiplet-0-level-2-read-hit-latency, 0.000000082000
628, GPU1.chiplet_01.MMU, chiplet-0-level-2-read-hit-num, 1.000000000000
629, GPU1.chiplet_01.MMU, chiplet-0-level-3-read-hit-latency, 0.000000082000
630, GPU1.chiplet_01.MMU, chiplet-0-level-3-read-hit-num, 2.000000000000
631, GPU1.chiplet_01.MMU, chiplet-3-level-0-read-hit-latency, 0.000000082000
632, GPU1.chiplet_01.MMU, chiplet-3-level-0-read-hit-num, 1.000000000000
633, GPU1.chiplet_02.MMU, chiplet-0-level-1-read-miss-latency, 0.000000187000
634, GPU1.chiplet_02.MMU, chiplet-0-level-1-read-miss-num, 1.000000000000
635, GPU1.chiplet_02.MMU, chiplet-0-level-2-read-miss-latency, 0.000000187000
636, GPU1.chiplet_02.MMU, chiplet-0-level-2-read-miss-num, 1.000000000000
637, GPU1.chiplet_02.MMU, chiplet-0-level-3-read-miss-latency, 0.000000187000
638, GPU1.chiplet_02.MMU, chiplet-0-level-3-read-miss-num, 1.000000000000
639, GPU1.chiplet_02.MMU, chiplet-3-level-0-read-miss-latency, 0.000000187000
640, GPU1.chiplet_02.MMU, chiplet-3-level-0-read-miss-num, 1.000000000000
641, GPU1.chiplet_03.MMU, chiplet-0-level-1-read-hit-latency, 0.000000082000
642, GPU1.chiplet_03.MMU, chiplet-0-level-1-read-hit-num, 1.000000000000
643, GPU1.chiplet_03.MMU, chiplet-0-level-2-read-hit-latency, 0.000000082000
644, GPU1.chiplet_03.MMU, chiplet-0-level-2-read-hit-num, 1.000000000000
645, GPU1.chiplet_03.MMU, chiplet-0-level-3-read-hit-latency, 0.000000082000
646, GPU1.chiplet_03.MMU, chiplet-0-level-3-read-hit-num, 1.000000000000
647, GPU1.chiplet_03.MMU, chiplet-3-level-0-read-miss-latency, 0.000000121000
648, GPU1.chiplet_03.MMU, chiplet-3-level-0-read-miss-num, 1.000000000000
649, GPU1.chiplet_00.MMU, average active walkers, 0.133009153318
650, GPU1.chiplet_01.MMU, average active walkers, 0.094935367663
651, GPU1.chiplet_02.MMU, average active walkers, 0.121518987342
652, GPU1.chiplet_03.MMU, average active walkers, 0.072580645161
653, GPU1.chiplet_00.DRAM_0, req_average_latency, 0.000000100000
654, GPU1.chiplet_00.DRAM_1, req_average_latency, 0.000000100000
655, GPU1.chiplet_00.DRAM_2, req_average_latency, 0.000000100000
656, GPU1.chiplet_00.DRAM_3, req_average_latency, 0.000000100000
657, GPU1.chiplet_00.DRAM_4, req_average_latency, 0.000000100000
658, GPU1.chiplet_00.DRAM_5, req_average_latency, 0.000000100000
659, GPU1.chiplet_00.DRAM_6, req_average_latency, 0.000000100000
660, GPU1.chiplet_00.DRAM_7, req_average_latency, 0.000000100000
661, GPU1.chiplet_03.DRAM_0, req_average_latency, 0.000000100000
662, GPU1.chiplet_00.SA_00.L1VTLB_00, tlb-hit, 56.000000000000
663, GPU1.chiplet_00.SA_00.L1VTLB_00, tlb-miss, 2.000000000000
664, GPU1.chiplet_00.SA_00.L1VTLB_00, tlb-mshr-hit, 82.000000000000
665, GPU1.chiplet_01.SA_00.L1VTLB_00, tlb-hit, 72.000000000000
666, GPU1.chiplet_01.SA_00.L1VTLB_00, tlb-miss, 2.000000000000
667, GPU1.chiplet_01.SA_00.L1VTLB_00, tlb-mshr-hit, 86.000000000000
668, GPU1.chiplet_02.SA_00.L1VTLB_00, tlb-hit, 64.000000000000
669, GPU1.chiplet_02.SA_00.L1VTLB_00, tlb-miss, 2.000000000000
670, GPU1.chiplet_02.SA_00.L1VTLB_00, tlb-mshr-hit, 94.000000000000
671, GPU1.chiplet_03.SA_00.L1VTLB_00, tlb-hit, 56.000000000000
672, GPU1.chiplet_03.SA_00.L1VTLB_00, tlb-miss, 2.000000000000
673, GPU1.chiplet_03.SA_00.L1VTLB_00, tlb-mshr-hit, 82.000000000000
674, GPU1.chiplet_00.SA_00.L1STLB, tlb-hit, 4.000000000000
675, GPU1.chiplet_00.SA_00.L1STLB, tlb-miss, 2.000000000000
676, GPU1.chiplet_00.SA_00.L1STLB, tlb-mshr-hit, 10.000000000000
677, GPU1.chiplet_01.SA_00.L1STLB, tlb-hit, 4.000000000000
678, GPU1.chiplet_01.SA_00.L1STLB, tlb-miss, 2.000000000000
679, GPU1.chiplet_01.SA_00.L1STLB, tlb-mshr-hit, 10.000000000000
680, GPU1.chiplet_02.SA_00.L1STLB, tlb-hit, 4.000000000000
681, GPU1.chiplet_02.SA_00.L1STLB, tlb-miss, 2.000000000000
682, GPU1.chiplet_02.SA_00.L1STLB, tlb-mshr-hit, 10.000000000000
683, GPU1.chiplet_03.SA_00.L1STLB, tlb-hit, 4.000000000000
684, GPU1.chiplet_03.SA_00.L1STLB, tlb-miss, 2.000000000000
685, GPU1.chiplet_03.SA_00.L1STLB, tlb-mshr-hit, 10.000000000000
686, GPU1.chiplet_00.SA_00.L1ITLB, tlb-hit, 12.000000000000
687, GPU1.chiplet_00.SA_00.L1ITLB, tlb-miss, 1.000000000000
688, GPU1.chiplet_00.SA_00.L1ITLB, tlb-mshr-hit, 0.000000000000
689, GPU1.chiplet_01.SA_00.L1ITLB, tlb-hit, 12.000000000000
690, GPU1.chiplet_01.SA_00.L1ITLB, tlb-miss, 1.000000000000
691, GPU1.chiplet_01.SA_00.L1ITLB, tlb-mshr-hit, 0.000000000000
692, GPU1.chiplet_02.SA_00.L1ITLB, tlb-hit, 12.000000000000
693, GPU1.chiplet_02.SA_00.L1ITLB, tlb-miss, 1.000000000000
694, GPU1.chiplet_02.SA_00.L1ITLB, tlb-mshr-hit, 0.000000000000
695, GPU1.chiplet_03.SA_00.L1ITLB, tlb-hit, 12.000000000000
696, GPU1.chiplet_03.SA_00.L1ITLB, tlb-miss, 1.000000000000
697, GPU1.chiplet_03.SA_00.L1ITLB, tlb-mshr-hit, 0.000000000000
698, GPU1.chiplet_00.L2TLB, tlb-hit, 0.000000000000
699, GPU1.chiplet_00.L2TLB, tlb-miss, 1.000000000000
700, GPU1.chiplet_00.L2TLB, tlb-mshr-hit, 3.000000000000
701, GPU1.chiplet_01.L2TLB, tlb-hit, 3.000000000000
702, GPU1.chiplet_01.L2TLB, tlb-miss, 2.000000000000
703, GPU1.chiplet_01.L2TLB, tlb-mshr-hit, 3.000000000000
704, GPU1.chiplet_02.L2TLB, tlb-hit, 0.000000000000
705, GPU1.chiplet_02.L2TLB, tlb-miss, 1.000000000000
706, GPU1.chiplet_02.L2TLB, tlb-mshr-hit, 3.000000000000
707, GPU1.chiplet_03.L2TLB, tlb-hit, 0.000000000000
708, GPU1.chiplet_03.L2TLB, tlb-miss, 1.000000000000
709, GPU1.chiplet_03.L2TLB, tlb-mshr-hit, 3.000000000000
710, GPU1.chiplet_00.MMU, pwc-miss, 1.000000000000
711, GPU1.chiplet_00.MMU, pwc-hit-level1, 0.000000000000
712, GPU1.chiplet_00.MMU, pwc-hit-level2, 0.000000000000
713, GPU1.chiplet_00.MMU, pwc-hit-level3, 0.000000000000
714, GPU1.chiplet_00.MMU, page_walk_req_local, 3.000000000000
715, GPU1.chiplet_00.MMU, page_walk_req_remote, 1.000000000000
716, GPU1.chiplet_00.MMU, pw-level-3-remote-reqs, 0.000000000000
717, GPU1.chiplet_01.MMU, pwc-miss, 1.000000000000
718, GPU1.chiplet_01.MMU, pwc-hit-level1, 0.000000000000
719, GPU1.chiplet_01.MMU, pwc-hit-level2, 0.000000000000
720, GPU1.chiplet_01.MMU, pwc-hit-level3, 1.000000000000
721, GPU1.chiplet_01.MMU, page_walk_req_local, 0.000000000000
722, GPU1.chiplet_01.MMU, page_walk_req_remote, 5.000000000000
723, GPU1.chiplet_01.MMU, pw-level-3-remote-reqs, 2.000000000000
724, GPU1.chiplet_02.MMU, pwc-miss, 1.000000000000
725, GPU1.chiplet_02.MMU, pwc-hit-level1, 0.000000000000
726, GPU1.chiplet_02.MMU, pwc-hit-level2, 0.000000000000
727, GPU1.chiplet_02.MMU, pwc-hit-level3, 0.000000000000
728, GPU1.chiplet_02.MMU, page_walk_req_local, 0.000000000000
729, GPU1.chiplet_02.MMU, page_walk_req_remote, 4.000000000000
730, GPU1.chiplet_02.MMU, pw-level-3-remote-reqs, 1.000000000000
731, GPU1.chiplet_03.MMU, pwc-miss, 1.000000000000
732, GPU1.chiplet_03.MMU, pwc-hit-level1, 0.000000000000
733, GPU1.chiplet_03.MMU, pwc-hit-level2, 0.000000000000
734, GPU1.chiplet_03.MMU, pwc-hit-level3, 0.000000000000
735, GPU1.chiplet_03.MMU, page_walk_req_local, 1.000000000000
736, GPU1.chiplet_03.MMU, page_walk_req_remote, 3.000000000000
737, GPU1.chiplet_03.MMU, pw-level-3-remote-reqs, 1.000000000000
738, GPU1.RDMA, outgoing_trans_count, 0.000000000000
739, GPU1.RDMA, incoming_trans_count, 0.000000000000
740, GPU1.chiplet_00.ChipRDMA, outgoing_trans_count, 1.000000000000
741, GPU1.chiplet_00.ChipRDMA, outgoing_trans_latency, 0.000000080000
742, GPU1.chiplet_00.ChipRDMA, incoming_trans_count, 205.000000000000
743, GPU1.chiplet_00.ChipRDMA, incoming_trans_latency, 0.000000110551
744, GPU1.chiplet_01.ChipRDMA, outgoing_trans_count, 72.000000000000
745, GPU1.chiplet_01.ChipRDMA, outgoing_trans_latency, 0.000000169153
746, GPU1.chiplet_01.ChipRDMA, incoming_trans_count, 0.000000000000
747, GPU1.chiplet_01.ChipRDMA, incoming_trans_latency, 0.000000000000
748, GPU1.chiplet_02.ChipRDMA, outgoing_trans_count, 71.000000000000
749, GPU1.chiplet_02.ChipRDMA, outgoing_trans_latency, 0.000000177690
750, GPU1.chiplet_02.ChipRDMA, incoming_trans_count, 0.000000000000
751, GPU1.chiplet_02.ChipRDMA, incoming_trans_latency, 0.000000000000
752, GPU1.chiplet_03.ChipRDMA, outgoing_trans_count, 64.000000000000
753, GPU1.chiplet_03.ChipRDMA, outgoing_trans_latency, 0.000000175828
754, GPU1.chiplet_03.ChipRDMA, incoming_trans_count, 3.000000000000
755, GPU1.chiplet_03.ChipRDMA, incoming_trans_latency, 0.000000051000
756, GPU1.chiplet_00.ChipRDMA, inter_chiplet_traffic: chiplet_00:PageAccessToChiplet:chiplet_03, 1.000000000000
757, GPU1.chiplet_01.ChipRDMA, inter_chiplet_traffic: chiplet_01:DataAccessToChiplet:chiplet_00, 67.000000000000
758, GPU1.chiplet_01.ChipRDMA, inter_chiplet_traffic: chiplet_01:PageAccessToChiplet:chiplet_03, 1.000000000000
759, GPU1.chiplet_01.ChipRDMA, inter_chiplet_traffic: chiplet_01:PageAccessToChiplet:chiplet_00, 4.000000000000
760, GPU1.chiplet_02.ChipRDMA, inter_chiplet_traffic: chiplet_02:PageAccessToChiplet:chiplet_03, 1.000000000000
761, GPU1.chiplet_02.ChipRDMA, inter_chiplet_traffic: chiplet_02:PageAccessToChiplet:chiplet_00, 3.000000000000
762, GPU1.chiplet_02.ChipRDMA, inter_chiplet_traffic: chiplet_02:DataAccessToChiplet:chiplet_00, 67.000000000000
763, GPU1.chiplet_03.ChipRDMA, inter_chiplet_traffic: chiplet_03:DataAccessToChiplet:chiplet_00, 61.000000000000
764, GPU1.chiplet_03.ChipRDMA, inter_chiplet_traffic: chiplet_03:PageAccessToChiplet:chiplet_00, 3.000000000000
765, GPU1.chiplet_00.RTU, outgoing_trans_count, 4.000000000000
766, GPU1.chiplet_00.RTU, outgoing_trans_latency, 0.000000472500
767, GPU1.chiplet_00.RTU, incoming_trans_count, 3.000000000000
768, GPU1.chiplet_00.RTU, incoming_trans_latency, 0.000000414333
769, GPU1.chiplet_01.RTU, outgoing_trans_count, 3.000000000000
770, GPU1.chiplet_01.RTU, outgoing_trans_latency, 0.000000575667
771, GPU1.chiplet_01.RTU, incoming_trans_count, 6.000000000000
772, GPU1.chiplet_01.RTU, incoming_trans_latency, 0.000000194500
773, GPU1.chiplet_02.RTU, outgoing_trans_count, 4.000000000000
774, GPU1.chiplet_02.RTU, outgoing_trans_latency, 0.000000345750
775, GPU1.chiplet_02.RTU, incoming_trans_count, 3.000000000000
776, GPU1.chiplet_02.RTU, incoming_trans_latency, 0.000000751000
777, GPU1.chiplet_03.RTU, outgoing_trans_count, 4.000000000000
778, GPU1.chiplet_03.RTU, outgoing_trans_latency, 0.000000441250
779, GPU1.chiplet_03.RTU, incoming_trans_count, 3.000000000000
780, GPU1.chiplet_03.RTU, incoming_trans_latency, 0.000000380667
781, GPU1.chiplet_00.RTU, inter_chiplet_tlb_traffic: chiplet_00:RTUAccessToChiplet:chiplet_02, 1.000000000000
782, GPU1.chiplet_00.RTU, inter_chiplet_tlb_traffic: chiplet_00:RTUAccessToChiplet:chiplet_03, 1.000000000000
783, GPU1.chiplet_00.RTU, inter_chiplet_tlb_traffic: chiplet_00:RTUAccessToChiplet:chiplet_01, 2.000000000000
784, GPU1.chiplet_01.RTU, inter_chiplet_tlb_traffic: chiplet_01:RTUAccessToChiplet:chiplet_02, 1.000000000000
785, GPU1.chiplet_01.RTU, inter_chiplet_tlb_traffic: chiplet_01:RTUAccessToChiplet:chiplet_03, 1.000000000000
786, GPU1.chiplet_01.RTU, inter_chiplet_tlb_traffic: chiplet_01:RTUAccessToChiplet:chiplet_00, 1.000000000000
787, GPU1.chiplet_02.RTU, inter_chiplet_tlb_traffic: chiplet_02:RTUAccessToChiplet:chiplet_03, 1.000000000000
788, GPU1.chiplet_02.RTU, inter_chiplet_tlb_traffic: chiplet_02:RTUAccessToChiplet:chiplet_01, 2.000000000000
789, GPU1.chiplet_02.RTU, inter_chiplet_tlb_traffic: chiplet_02:RTUAccessToChiplet:chiplet_00, 1.000000000000
790, GPU1.chiplet_03.RTU, inter_chiplet_tlb_traffic: chiplet_03:RTUAccessToChiplet:chiplet_02, 1.000000000000
791, GPU1.chiplet_03.RTU, inter_chiplet_tlb_traffic: chiplet_03:RTUAccessToChiplet:chiplet_01, 2.000000000000
792, GPU1.chiplet_03.RTU, inter_chiplet_tlb_traffic: chiplet_03:RTUAccessToChiplet:chiplet_00, 1.000000000000
793, GPU1.chiplet_00.DRAM_0, trans_count, 128.000000000000
794, GPU1.chiplet_00.DRAM_1, trans_count, 66.000000000000
795, GPU1.chiplet_00.DRAM_2, trans_count, 66.000000000000
796, GPU1.chiplet_00.DRAM_3, trans_count, 66.000000000000
797, GPU1.chiplet_00.DRAM_4, trans_count, 184.000000000000
798, GPU1.chiplet_00.DRAM_5, trans_count, 27.000000000000
799, GPU1.chiplet_00.DRAM_6, trans_count, 2.000000000000
800, GPU1.chiplet_00.DRAM_7, trans_count, 2.000000000000
801, GPU1.chiplet_00.DRAM_8, trans_count, 0.000000000000
802, GPU1.chiplet_00.DRAM_9, trans_count, 0.000000000000
803, GPU1.chiplet_00.DRAM_10, trans_count, 0.000000000000
804, GPU1.chiplet_00.DRAM_11, trans_count, 0.000000000000
805, GPU1.chiplet_00.DRAM_12, trans_count, 0.000000000000
806, GPU1.chiplet_00.DRAM_13, trans_count, 0.000000000000
807, GPU1.chiplet_00.DRAM_14, trans_count, 0.000000000000
808, GPU1.chiplet_00.DRAM_15, trans_count, 0.000000000000
809, GPU1.chiplet_01.DRAM_0, trans_count, 0.000000000000
810, GPU1.chiplet_01.DRAM_1, trans_count, 0.000000000000
811, GPU1.chiplet_01.DRAM_2, trans_count, 0.000000000000
812, GPU1.chiplet_01.DRAM_3, trans_count, 0.000000000000
813, GPU1.chiplet_01.DRAM_4, trans_count, 0.000000000000
814, GPU1.chiplet_01.DRAM_5, trans_count, 0.000000000000
815, GPU1.chiplet_01.DRAM_6, trans_count, 0.000000000000
816, GPU1.chiplet_01.DRAM_7, trans_count, 0.000000000000
817, GPU1.chiplet_01.DRAM_8, trans_count, 0.000000000000
818, GPU1.chiplet_01.DRAM_9, trans_count, 0.000000000000
819, GPU1.chiplet_01.DRAM_10, trans_count, 0.000000000000
820, GPU1.chiplet_01.DRAM_11, trans_count, 0.000000000000
821, GPU1.chiplet_01.DRAM_12, trans_count, 0.000000000000
822, GPU1.chiplet_01.DRAM_13, trans_count, 0.000000000000
823, GPU1.chiplet_01.DRAM_14, trans_count, 0.000000000000
824, GPU1.chiplet_01.DRAM_15, trans_count, 0.000000000000
825, GPU1.chiplet_02.DRAM_0, trans_count, 0.000000000000
826, GPU1.chiplet_02.DRAM_1, trans_count, 0.000000000000
827, GPU1.chiplet_02.DRAM_2, trans_count, 0.000000000000
828, GPU1.chiplet_02.DRAM_3, trans_count, 0.000000000000
829, GPU1.chiplet_02.DRAM_4, trans_count, 0.000000000000
830, GPU1.chiplet_02.DRAM_5, trans_count, 0.000000000000
831, GPU1.chiplet_02.DRAM_6, trans_count, 0.000000000000
832, GPU1.chiplet_02.DRAM_7, trans_count, 0.000000000000
833, GPU1.chiplet_02.DRAM_8, trans_count, 0.000000000000
834, GPU1.chiplet_02.DRAM_9, trans_count, 0.000000000000
835, GPU1.chiplet_02.DRAM_10, trans_count, 0.000000000000
836, GPU1.chiplet_02.DRAM_11, trans_count, 0.000000000000
837, GPU1.chiplet_02.DRAM_12, trans_count, 0.000000000000
838, GPU1.chiplet_02.DRAM_13, trans_count, 0.000000000000
839, GPU1.chiplet_02.DRAM_14, trans_count, 0.000000000000
840, GPU1.chiplet_02.DRAM_15, trans_count, 0.000000000000
841, GPU1.chiplet_03.DRAM_0, trans_count, 66.000000000000
842, GPU1.chiplet_03.DRAM_1, trans_count, 0.000000000000
843, GPU1.chiplet_03.DRAM_2, trans_count, 0.000000000000
844, GPU1.chiplet_03.DRAM_3, trans_count, 0.000000000000
845, GPU1.chiplet_03.DRAM_4, trans_count, 0.000000000000
846, GPU1.chiplet_03.DRAM_5, trans_count, 0.000000000000
847, GPU1.chiplet_03.DRAM_6, trans_count, 0.000000000000
848, GPU1.chiplet_03.DRAM_7, trans_count, 0.000000000000
849, GPU1.chiplet_03.DRAM_8, trans_count, 0.000000000000
850, GPU1.chiplet_03.DRAM_9, trans_count, 0.000000000000
851, GPU1.chiplet_03.DRAM_10, trans_count, 0.000000000000
852, GPU1.chiplet_03.DRAM_11, trans_count, 0.000000000000
853, GPU1.chiplet_03.DRAM_12, trans_count, 0.000000000000
854, GPU1.chiplet_03.DRAM_13, trans_count, 0.000000000000
855, GPU1.chiplet_03.DRAM_14, trans_count, 0.000000000000
856, GPU1.chiplet_03.DRAM_15, trans_count, 0.000000000000
857, GPU1.chiplet_00.L2TLB, imbalance, 0.000000000000
858, GPU1.chiplet_00.L2TLB, imbalance-count, 0.000000000000
859, GPU1.chiplet_00.L2TLB, imbalance-0, 0.000000000000
860, GPU1.chiplet_00.L2TLB, imbalance-10, 0.000000000000
861, GPU1.chiplet_00.L2TLB, imbalance-20, 0.000000000000
862, GPU1.chiplet_00.L2TLB, imbalance-30, 0.000000000000
863, GPU1.chiplet_00.L2TLB, imbalance-40, 0.000000000000
864, GPU1.chiplet_00.L2TLB, imbalance-50, 0.000000000000
865, GPU1.chiplet_00.L2TLB, imbalance-60, 0.000000000000
866, GPU1.chiplet_00.L2TLB, imbalance-70, 0.000000000000
867, GPU1.chiplet_00.L2TLB, imbalance-80, 0.000000000000
868, GPU1.chiplet_00.L2TLB, imbalance-90, 0.000000000000
869, GPU1.chiplet_00.L2TLB, imbalance-100, 0.000000000000
870, GPU1.chiplet_01.L2TLB, imbalance, 0.000000000000
871, GPU1.chiplet_01.L2TLB, imbalance-count, 0.000000000000
872, GPU1.chiplet_01.L2TLB, imbalance-0, 0.000000000000
873, GPU1.chiplet_01.L2TLB, imbalance-10, 0.000000000000
874, GPU1.chiplet_01.L2TLB, imbalance-20, 0.000000000000
875, GPU1.chiplet_01.L2TLB, imbalance-30, 0.000000000000
876, GPU1.chiplet_01.L2TLB, imbalance-40, 0.000000000000
877, GPU1.chiplet_01.L2TLB, imbalance-50, 0.000000000000
878, GPU1.chiplet_01.L2TLB, imbalance-60, 0.000000000000
879, GPU1.chiplet_01.L2TLB, imbalance-70, 0.000000000000
880, GPU1.chiplet_01.L2TLB, imbalance-80, 0.000000000000
881, GPU1.chiplet_01.L2TLB, imbalance-90, 0.000000000000
882, GPU1.chiplet_01.L2TLB, imbalance-100, 0.000000000000
883, GPU1.chiplet_02.L2TLB, imbalance, 0.000000000000
884, GPU1.chiplet_02.L2TLB, imbalance-count, 0.000000000000
885, GPU1.chiplet_02.L2TLB, imbalance-0, 0.000000000000
886, GPU1.chiplet_02.L2TLB, imbalance-10, 0.000000000000
887, GPU1.chiplet_02.L2TLB, imbalance-20, 0.000000000000
888, GPU1.chiplet_02.L2TLB, imbalance-30, 0.000000000000
889, GPU1.chiplet_02.L2TLB, imbalance-40, 0.000000000000
890, GPU1.chiplet_02.L2TLB, imbalance-50, 0.000000000000
891, GPU1.chiplet_02.L2TLB, imbalance-60, 0.000000000000
892, GPU1.chiplet_02.L2TLB, imbalance-70, 0.000000000000
893, GPU1.chiplet_02.L2TLB, imbalance-80, 0.000000000000
894, GPU1.chiplet_02.L2TLB, imbalance-90, 0.000000000000
895, GPU1.chiplet_02.L2TLB, imbalance-100, 0.000000000000
896, GPU1.chiplet_03.L2TLB, imbalance, 0.000000000000
897, GPU1.chiplet_03.L2TLB, imbalance-count, 0.000000000000
898, GPU1.chiplet_03.L2TLB, imbalance-0, 0.000000000000
899, GPU1.chiplet_03.L2TLB, imbalance-10, 0.000000000000
900, GPU1.chiplet_03.L2TLB, imbalance-20, 0.000000000000
901, GPU1.chiplet_03.L2TLB, imbalance-30, 0.000000000000
902, GPU1.chiplet_03.L2TLB, imbalance-40, 0.000000000000
903, GPU1.chiplet_03.L2TLB, imbalance-50, 0.000000000000
904, GPU1.chiplet_03.L2TLB, imbalance-60, 0.000000000000
905, GPU1.chiplet_03.L2TLB, imbalance-70, 0.000000000000
906, GPU1.chiplet_03.L2TLB, imbalance-80, 0.000000000000
907, GPU1.chiplet_03.L2TLB, imbalance-90, 0.000000000000
908, GPU1.chiplet_03.L2TLB, imbalance-100, 0.000000000000
909, GPU1.chiplet_00.MMU, imbalance, 0.000000000000
910, GPU1.chiplet_00.MMU, imbalance-count, 0.000000000000
911, GPU1.chiplet_01.MMU, imbalance, 0.000000000000
912, GPU1.chiplet_01.MMU, imbalance-count, 0.000000000000
913, GPU1.chiplet_02.MMU, imbalance, 0.000000000000
914, GPU1.chiplet_02.MMU, imbalance-count, 0.000000000000
915, GPU1.chiplet_03.MMU, imbalance, 0.000000000000
916, GPU1.chiplet_03.MMU, imbalance-count, 0.000000000000
917, GPU1.chiplet_00.L2TLB, entropy_12, 0.000000000000
918, GPU1.chiplet_00.L2TLB, entropy_13, 0.000000000000
919, GPU1.chiplet_00.L2TLB, entropy_14, 0.000000000000
920, GPU1.chiplet_00.L2TLB, entropy_15, 0.000000000000
921, GPU1.chiplet_00.L2TLB, entropy_16, 0.000000000000
922, GPU1.chiplet_00.L2TLB, entropy_17, 0.000000000000
923, GPU1.chiplet_00.L2TLB, entropy_18, 0.000000000000
924, GPU1.chiplet_00.L2TLB, entropy_19, 0.000000000000
925, GPU1.chiplet_00.L2TLB, entropy_20, 0.000000000000
926, GPU1.chiplet_00.L2TLB, entropy_21, 0.000000000000
927, GPU1.chiplet_00.L2TLB, entropy_22, 0.000000000000
928, GPU1.chiplet_00.L2TLB, entropy_23, 0.000000000000
929, GPU1.chiplet_00.L2TLB, entropy_24, 0.000000000000
930, GPU1.chiplet_00.L2TLB, entropy_25, 0.000000000000
931, GPU1.chiplet_00.L2TLB, entropy_26, 0.000000000000
932, GPU1.chiplet_00.L2TLB, entropy_27, 0.000000000000
933, GPU1.chiplet_01.L2TLB, entropy_12, 0.500000000000
934, GPU1.chiplet_01.L2TLB, entropy_13, 0.000000000000
935, GPU1.chiplet_01.L2TLB, entropy_14, 0.500000000000
936, GPU1.chiplet_01.L2TLB, entropy_15, 0.000000000000
937, GPU1.chiplet_01.L2TLB, entropy_16, 0.000000000000
938, GPU1.chiplet_01.L2TLB, entropy_17, 0.000000000000
939, GPU1.chiplet_01.L2TLB, entropy_18, 0.000000000000
940, GPU1.chiplet_01.L2TLB, entropy_19, 0.000000000000
941, GPU1.chiplet_01.L2TLB, entropy_20, 0.000000000000
942, GPU1.chiplet_01.L2TLB, entropy_21, 0.000000000000
943, GPU1.chiplet_01.L2TLB, entropy_22, 0.000000000000
944, GPU1.chiplet_01.L2TLB, entropy_23, 0.000000000000
945, GPU1.chiplet_01.L2TLB, entropy_24, 0.000000000000
946, GPU1.chiplet_01.L2TLB, entropy_25, 0.000000000000
947, GPU1.chiplet_01.L2TLB, entropy_26, 0.000000000000
948, GPU1.chiplet_01.L2TLB, entropy_27, 0.000000000000
949, GPU1.chiplet_02.L2TLB, entropy_12, 0.000000000000
950, GPU1.chiplet_02.L2TLB, entropy_13, 1.000000000000
951, GPU1.chiplet_02.L2TLB, entropy_14, 0.000000000000
952, GPU1.chiplet_02.L2TLB, entropy_15, 0.000000000000
953, GPU1.chiplet_02.L2TLB, entropy_16, 0.000000000000
954, GPU1.chiplet_02.L2TLB, entropy_17, 0.000000000000
955, GPU1.chiplet_02.L2TLB, entropy_18, 0.000000000000
956, GPU1.chiplet_02.L2TLB, entropy_19, 0.000000000000
957, GPU1.chiplet_02.L2TLB, entropy_20, 0.000000000000
958, GPU1.chiplet_02.L2TLB, entropy_21, 0.000000000000
959, GPU1.chiplet_02.L2TLB, entropy_22, 0.000000000000
960, GPU1.chiplet_02.L2TLB, entropy_23, 0.000000000000
961, GPU1.chiplet_02.L2TLB, entropy_24, 0.000000000000
962, GPU1.chiplet_02.L2TLB, entropy_25, 0.000000000000
963, GPU1.chiplet_02.L2TLB, entropy_26, 0.000000000000
964, GPU1.chiplet_02.L2TLB, entropy_27, 0.000000000000
965, GPU1.chiplet_03.L2TLB, entropy_12, 1.000000000000
966, GPU1.chiplet_03.L2TLB, entropy_13, 1.000000000000
967, GPU1.chiplet_03.L2TLB, entropy_14, 0.000000000000
968, GPU1.chiplet_03.L2TLB, entropy_15, 0.000000000000
969, GPU1.chiplet_03.L2TLB, entropy_16, 0.000000000000
970, GPU1.chiplet_03.L2TLB, entropy_17, 0.000000000000
971, GPU1.chiplet_03.L2TLB, entropy_18, 0.000000000000
972, GPU1.chiplet_03.L2TLB, entropy_19, 0.000000000000
973, GPU1.chiplet_03.L2TLB, entropy_20, 0.000000000000
974, GPU1.chiplet_03.L2TLB, entropy_21, 0.000000000000
975, GPU1.chiplet_03.L2TLB, entropy_22, 0.000000000000
976, GPU1.chiplet_03.L2TLB, entropy_23, 0.000000000000
977, GPU1.chiplet_03.L2TLB, entropy_24, 0.000000000000
978, GPU1.chiplet_03.L2TLB, entropy_25, 0.000000000000
979, GPU1.chiplet_03.L2TLB, entropy_26, 0.000000000000
980, GPU1.chiplet_03.L2TLB, entropy_27, 0.000000000000
981, GPU1.chiplet_00.RTU, reference_count_avg_, 1.000000000000
982, GPU1.chiplet_01.RTU, reference_count_avg_, 1.000000000000
983, GPU1.chiplet_02.RTU, reference_count_avg_, 1.000000000000
984, GPU1.chiplet_03.RTU, reference_count_avg_, 1.000000000000
985, GPU1.chiplet_00.RTU, reference_interval_avg_, 0.000000000000
986, GPU1.chiplet_01.RTU, reference_interval_avg_, 0.000000000000
987, GPU1.chiplet_02.RTU, reference_interval_avg_, 0.000000000000
988, GPU1.chiplet_03.RTU, reference_interval_avg_, 0.000000000000
989, GPU1.chiplet_00.RTU, reference_histogram_summary_0, 0.000000000000
990, GPU1.chiplet_00.RTU, reference_histogram_summary_1, 0.000000000000
991, GPU1.chiplet_00.RTU, reference_histogram_summary_2, 0.000000000000
992, GPU1.chiplet_00.RTU, reference_histogram_summary_3, 0.000000000000
993, GPU1.chiplet_00.RTU, reference_histogram_summary_4, 0.000000000000
994, GPU1.chiplet_00.RTU, reference_histogram_summary_5, 0.000000000000
995, GPU1.chiplet_00.RTU, reference_histogram_summary_6, 0.000000000000
996, GPU1.chiplet_00.RTU, reference_histogram_summary_7, 0.000000000000
997, GPU1.chiplet_00.RTU, reference_histogram_summary_8, 0.000000000000
998, GPU1.chiplet_00.RTU, reference_histogram_summary_9, 0.000000000000
999, GPU1.chiplet_00.RTU, reference_histogram_summary_10, 0.000000000000
1000, GPU1.chiplet_00.RTU, reference_histogram_summary_11, 0.000000000000
1001, GPU1.chiplet_00.RTU, reference_histogram_summary_12, 0.000000000000
1002, GPU1.chiplet_00.RTU, reference_histogram_summary_13, 0.000000000000
1003, GPU1.chiplet_00.RTU, reference_histogram_summary_14, 0.000000000000
1004, GPU1.chiplet_00.RTU, reference_histogram_summary_15, 0.000000000000
1005, GPU1.chiplet_00.RTU, reference_histogram_summary_16, 0.000000000000
1006, GPU1.chiplet_00.RTU, reference_histogram_summary_17, 0.000000000000
1007, GPU1.chiplet_00.RTU, reference_histogram_summary_18, 0.000000000000
1008, GPU1.chiplet_00.RTU, reference_histogram_summary_19, 0.000000000000
1009, GPU1.chiplet_00.RTU, reference_histogram_summary_20, 0.000000000000
1010, GPU1.chiplet_00.RTU, reference_histogram_summary_21, 0.000000000000
1011, GPU1.chiplet_00.RTU, reference_histogram_summary_22, 0.000000000000
1012, GPU1.chiplet_00.RTU, reference_histogram_summary_23, 0.000000000000
1013, GPU1.chiplet_00.RTU, reference_histogram_summary_24, 0.000000000000
1014, GPU1.chiplet_00.RTU, reference_histogram_summary_25, 0.000000000000
1015, GPU1.chiplet_00.RTU, reference_histogram_summary_26, 0.000000000000
1016, GPU1.chiplet_00.RTU, reference_histogram_summary_27, 0.000000000000
1017, GPU1.chiplet_00.RTU, reference_histogram_summary_28, 0.000000000000
1018, GPU1.chiplet_00.RTU, reference_histogram_summary_29, 0.000000000000
1019, GPU1.chiplet_00.RTU, reference_histogram_summary_30, 0.000000000000
1020, GPU1.chiplet_00.RTU, reference_histogram_summary_31, 0.000000000000
1021, GPU1.chiplet_00.RTU, reference_histogram_summary_32, 0.000000000000
1022, GPU1.chiplet_00.RTU, reference_histogram_summary_33, 0.000000000000
1023, GPU1.chiplet_00.RTU, reference_histogram_summary_34, 0.000000000000
1024, GPU1.chiplet_00.RTU, reference_histogram_summary_35, 0.000000000000
1025, GPU1.chiplet_00.RTU, reference_histogram_summary_36, 0.000000000000
1026, GPU1.chiplet_00.RTU, reference_histogram_summary_37, 0.000000000000
1027, GPU1.chiplet_00.RTU, reference_histogram_summary_38, 0.000000000000
1028, GPU1.chiplet_00.RTU, reference_histogram_summary_39, 0.000000000000
1029, GPU1.chiplet_00.RTU, reference_histogram_summary_40, 0.000000000000
1030, GPU1.chiplet_00.RTU, reference_histogram_summary_41, 0.000000000000
1031, GPU1.chiplet_00.RTU, reference_histogram_summary_42, 0.000000000000
1032, GPU1.chiplet_00.RTU, reference_histogram_summary_43, 0.000000000000
1033, GPU1.chiplet_00.RTU, reference_histogram_summary_44, 0.000000000000
1034, GPU1.chiplet_00.RTU, reference_histogram_summary_45, 0.000000000000
1035, GPU1.chiplet_00.RTU, reference_histogram_summary_46, 0.000000000000
1036, GPU1.chiplet_00.RTU, reference_histogram_summary_47, 0.000000000000
1037, GPU1.chiplet_00.RTU, reference_histogram_summary_48, 0.000000000000
1038, GPU1.chiplet_00.RTU, reference_histogram_summary_49, 0.000000000000
1039, GPU1.chiplet_00.RTU, reference_histogram_summary_50, 0.000000000000
1040, GPU1.chiplet_00.RTU, reference_histogram_summary_51, 0.000000000000
1041, GPU1.chiplet_00.RTU, reference_histogram_summary_52, 0.000000000000
1042, GPU1.chiplet_00.RTU, reference_histogram_summary_53, 0.000000000000
1043, GPU1.chiplet_00.RTU, reference_histogram_summary_54, 0.000000000000
1044, GPU1.chiplet_00.RTU, reference_histogram_summary_55, 0.000000000000
1045, GPU1.chiplet_00.RTU, reference_histogram_summary_56, 0.000000000000
1046, GPU1.chiplet_00.RTU, reference_histogram_summary_57, 0.000000000000
1047, GPU1.chiplet_00.RTU, reference_histogram_summary_58, 0.000000000000
1048, GPU1.chiplet_00.RTU, reference_histogram_summary_59, 0.000000000000
1049, GPU1.chiplet_00.RTU, reference_histogram_summary_60, 0.000000000000
1050, GPU1.chiplet_00.RTU, reference_histogram_summary_61, 0.000000000000
1051, GPU1.chiplet_00.RTU, reference_histogram_summary_62, 0.000000000000
1052, GPU1.chiplet_00.RTU, reference_histogram_summary_63, 0.000000000000
1053, GPU1.chiplet_01.RTU, reference_histogram_summary_0, 0.000000000000
1054, GPU1.chiplet_01.RTU, reference_histogram_summary_1, 0.000000000000
1055, GPU1.chiplet_01.RTU, reference_histogram_summary_2, 0.000000000000
1056, GPU1.chiplet_01.RTU, reference_histogram_summary_3, 0.000000000000
1057, GPU1.chiplet_01.RTU, reference_histogram_summary_4, 0.000000000000
1058, GPU1.chiplet_01.RTU, reference_histogram_summary_5, 0.000000000000
1059, GPU1.chiplet_01.RTU, reference_histogram_summary_6, 0.000000000000
1060, GPU1.chiplet_01.RTU, reference_histogram_summary_7, 0.000000000000
1061, GPU1.chiplet_01.RTU, reference_histogram_summary_8, 0.000000000000
1062, GPU1.chiplet_01.RTU, reference_histogram_summary_9, 0.000000000000
1063, GPU1.chiplet_01.RTU, reference_histogram_summary_10, 0.000000000000
1064, GPU1.chiplet_01.RTU, reference_histogram_summary_11, 0.000000000000
1065, GPU1.chiplet_01.RTU, reference_histogram_summary_12, 0.000000000000
1066, GPU1.chiplet_01.RTU, reference_histogram_summary_13, 0.000000000000
1067, GPU1.chiplet_01.RTU, reference_histogram_summary_14, 0.000000000000
1068, GPU1.chiplet_01.RTU, reference_histogram_summary_15, 0.000000000000
1069, GPU1.chiplet_01.RTU, reference_histogram_summary_16, 0.000000000000
1070, GPU1.chiplet_01.RTU, reference_histogram_summary_17, 0.000000000000
1071, GPU1.chiplet_01.RTU, reference_histogram_summary_18, 0.000000000000
1072, GPU1.chiplet_01.RTU, reference_histogram_summary_19, 0.000000000000
1073, GPU1.chiplet_01.RTU, reference_histogram_summary_20, 0.000000000000
1074, GPU1.chiplet_01.RTU, reference_histogram_summary_21, 0.000000000000
1075, GPU1.chiplet_01.RTU, reference_histogram_summary_22, 0.000000000000
1076, GPU1.chiplet_01.RTU, reference_histogram_summary_23, 0.000000000000
1077, GPU1.chiplet_01.RTU, reference_histogram_summary_24, 0.000000000000
1078, GPU1.chiplet_01.RTU, reference_histogram_summary_25, 0.000000000000
1079, GPU1.chiplet_01.RTU, reference_histogram_summary_26, 0.000000000000
1080, GPU1.chiplet_01.RTU, reference_histogram_summary_27, 0.000000000000
1081, GPU1.chiplet_01.RTU, reference_histogram_summary_28, 0.000000000000
1082, GPU1.chiplet_01.RTU, reference_histogram_summary_29, 0.000000000000
1083, GPU1.chiplet_01.RTU, reference_histogram_summary_30, 0.000000000000
1084, GPU1.chiplet_01.RTU, reference_histogram_summary_31, 0.000000000000
1085, GPU1.chiplet_01.RTU, reference_histogram_summary_32, 0.000000000000
1086, GPU1.chiplet_01.RTU, reference_histogram_summary_33, 0.000000000000
1087, GPU1.chiplet_01.RTU, reference_histogram_summary_34, 0.000000000000
1088, GPU1.chiplet_01.RTU, reference_histogram_summary_35, 0.000000000000
1089, GPU1.chiplet_01.RTU, reference_histogram_summary_36, 0.000000000000
1090, GPU1.chiplet_01.RTU, reference_histogram_summary_37, 0.000000000000
1091, GPU1.chiplet_01.RTU, reference_histogram_summary_38, 0.000000000000
1092, GPU1.chiplet_01.RTU, reference_histogram_summary_39, 0.000000000000
1093, GPU1.chiplet_01.RTU, reference_histogram_summary_40, 0.000000000000
1094, GPU1.chiplet_01.RTU, reference_histogram_summary_41, 0.000000000000
1095, GPU1.chiplet_01.RTU, reference_histogram_summary_42, 0.000000000000
1096, GPU1.chiplet_01.RTU, reference_histogram_summary_43, 0.000000000000
1097, GPU1.chiplet_01.RTU, reference_histogram_summary_44, 0.000000000000
1098, GPU1.chiplet_01.RTU, reference_histogram_summary_45, 0.000000000000
1099, GPU1.chiplet_01.RTU, reference_histogram_summary_46, 0.000000000000
1100, GPU1.chiplet_01.RTU, reference_histogram_summary_47, 0.000000000000
1101, GPU1.chiplet_01.RTU, reference_histogram_summary_48, 0.000000000000
1102, GPU1.chiplet_01.RTU, reference_histogram_summary_49, 0.000000000000
1103, GPU1.chiplet_01.RTU, reference_histogram_summary_50, 0.000000000000
1104, GPU1.chiplet_01.RTU, reference_histogram_summary_51, 0.000000000000
1105, GPU1.chiplet_01.RTU, reference_histogram_summary_52, 0.000000000000
1106, GPU1.chiplet_01.RTU, reference_histogram_summary_53, 0.000000000000
1107, GPU1.chiplet_01.RTU, reference_histogram_summary_54, 0.000000000000
1108, GPU1.chiplet_01.RTU, reference_histogram_summary_55, 0.000000000000
1109, GPU1.chiplet_01.RTU, reference_histogram_summary_56, 0.000000000000
1110, GPU1.chiplet_01.RTU, reference_histogram_summary_57, 0.000000000000
1111, GPU1.chiplet_01.RTU, reference_histogram_summary_58, 0.000000000000
1112, GPU1.chiplet_01.RTU, reference_histogram_summary_59, 0.000000000000
1113, GPU1.chiplet_01.RTU, reference_histogram_summary_60, 0.000000000000
1114, GPU1.chiplet_01.RTU, reference_histogram_summary_61, 0.000000000000
1115, GPU1.chiplet_01.RTU, reference_histogram_summary_62, 0.000000000000
1116, GPU1.chiplet_01.RTU, reference_histogram_summary_63, 0.000000000000
1117, GPU1.chiplet_02.RTU, reference_histogram_summary_0, 0.000000000000
1118, GPU1.chiplet_02.RTU, reference_histogram_summary_1, 0.000000000000
1119, GPU1.chiplet_02.RTU, reference_histogram_summary_2, 0.000000000000
1120, GPU1.chiplet_02.RTU, reference_histogram_summary_3, 0.000000000000
1121, GPU1.chiplet_02.RTU, reference_histogram_summary_4, 0.000000000000
1122, GPU1.chiplet_02.RTU, reference_histogram_summary_5, 0.000000000000
1123, GPU1.chiplet_02.RTU, reference_histogram_summary_6, 0.000000000000
1124, GPU1.chiplet_02.RTU, reference_histogram_summary_7, 0.000000000000
1125, GPU1.chiplet_02.RTU, reference_histogram_summary_8, 0.000000000000
1126, GPU1.chiplet_02.RTU, reference_histogram_summary_9, 0.000000000000
1127, GPU1.chiplet_02.RTU, reference_histogram_summary_10, 0.000000000000
1128, GPU1.chiplet_02.RTU, reference_histogram_summary_11, 0.000000000000
1129, GPU1.chiplet_02.RTU, reference_histogram_summary_12, 0.000000000000
1130, GPU1.chiplet_02.RTU, reference_histogram_summary_13, 0.000000000000
1131, GPU1.chiplet_02.RTU, reference_histogram_summary_14, 0.000000000000
1132, GPU1.chiplet_02.RTU, reference_histogram_summary_15, 0.000000000000
1133, GPU1.chiplet_02.RTU, reference_histogram_summary_16, 0.000000000000
1134, GPU1.chiplet_02.RTU, reference_histogram_summary_17, 0.000000000000
1135, GPU1.chiplet_02.RTU, reference_histogram_summary_18, 0.000000000000
1136, GPU1.chiplet_02.RTU, reference_histogram_summary_19, 0.000000000000
1137, GPU1.chiplet_02.RTU, reference_histogram_summary_20, 0.000000000000
1138, GPU1.chiplet_02.RTU, reference_histogram_summary_21, 0.000000000000
1139, GPU1.chiplet_02.RTU, reference_histogram_summary_22, 0.000000000000
1140, GPU1.chiplet_02.RTU, reference_histogram_summary_23, 0.000000000000
1141, GPU1.chiplet_02.RTU, reference_histogram_summary_24, 0.000000000000
1142, GPU1.chiplet_02.RTU, reference_histogram_summary_25, 0.000000000000
1143, GPU1.chiplet_02.RTU, reference_histogram_summary_26, 0.000000000000
1144, GPU1.chiplet_02.RTU, reference_histogram_summary_27, 0.000000000000
1145, GPU1.chiplet_02.RTU, reference_histogram_summary_28, 0.000000000000
1146, GPU1.chiplet_02.RTU, reference_histogram_summary_29, 0.000000000000
1147, GPU1.chiplet_02.RTU, reference_histogram_summary_30, 0.000000000000
1148, GPU1.chiplet_02.RTU, reference_histogram_summary_31, 0.000000000000
1149, GPU1.chiplet_02.RTU, reference_histogram_summary_32, 0.000000000000
1150, GPU1.chiplet_02.RTU, reference_histogram_summary_33, 0.000000000000
1151, GPU1.chiplet_02.RTU, reference_histogram_summary_34, 0.000000000000
1152, GPU1.chiplet_02.RTU, reference_histogram_summary_35, 0.000000000000
1153, GPU1.chiplet_02.RTU, reference_histogram_summary_36, 0.000000000000
1154, GPU1.chiplet_02.RTU, reference_histogram_summary_37, 0.000000000000
1155, GPU1.chiplet_02.RTU, reference_histogram_summary_38, 0.000000000000
1156, GPU1.chiplet_02.RTU, reference_histogram_summary_39, 0.000000000000
1157, GPU1.chiplet_02.RTU, reference_histogram_summary_40, 0.000000000000
1158, GPU1.chiplet_02.RTU, reference_histogram_summary_41, 0.000000000000
1159, GPU1.chiplet_02.RTU, reference_histogram_summary_42, 0.000000000000
1160, GPU1.chiplet_02.RTU, reference_histogram_summary_43, 0.000000000000
1161, GPU1.chiplet_02.RTU, reference_histogram_summary_44, 0.000000000000
1162, GPU1.chiplet_02.RTU, reference_histogram_summary_45, 0.000000000000
1163, GPU1.chiplet_02.RTU, reference_histogram_summary_46, 0.000000000000
1164, GPU1.chiplet_02.RTU, reference_histogram_summary_47, 0.000000000000
1165, GPU1.chiplet_02.RTU, reference_histogram_summary_48, 0.000000000000
1166, GPU1.chiplet_02.RTU, reference_histogram_summary_49, 0.000000000000
1167, GPU1.chiplet_02.RTU, reference_histogram_summary_50, 0.000000000000
1168, GPU1.chiplet_02.RTU, reference_histogram_summary_51, 0.000000000000
1169, GPU1.chiplet_02.RTU, reference_histogram_summary_52, 0.000000000000
1170, GPU1.chiplet_02.RTU, reference_histogram_summary_53, 0.000000000000
1171, GPU1.chiplet_02.RTU, reference_histogram_summary_54, 0.000000000000
1172, GPU1.chiplet_02.RTU, reference_histogram_summary_55, 0.000000000000
1173, GPU1.chiplet_02.RTU, reference_histogram_summary_56, 0.000000000000
1174, GPU1.chiplet_02.RTU, reference_histogram_summary_57, 0.000000000000
1175, GPU1.chiplet_02.RTU, reference_histogram_summary_58, 0.000000000000
1176, GPU1.chiplet_02.RTU, reference_histogram_summary_59, 0.000000000000
1177, GPU1.chiplet_02.RTU, reference_histogram_summary_60, 0.000000000000
1178, GPU1.chiplet_02.RTU, reference_histogram_summary_61, 0.000000000000
1179, GPU1.chiplet_02.RTU, reference_histogram_summary_62, 0.000000000000
1180, GPU1.chiplet_02.RTU, reference_histogram_summary_63, 0.000000000000
1181, GPU1.chiplet_03.RTU, reference_histogram_summary_0, 0.000000000000
1182, GPU1.chiplet_03.RTU, reference_histogram_summary_1, 0.000000000000
1183, GPU1.chiplet_03.RTU, reference_histogram_summary_2, 0.000000000000
1184, GPU1.chiplet_03.RTU, reference_histogram_summary_3, 0.000000000000
1185, GPU1.chiplet_03.RTU, reference_histogram_summary_4, 0.000000000000
1186, GPU1.chiplet_03.RTU, reference_histogram_summary_5, 0.000000000000
1187, GPU1.chiplet_03.RTU, reference_histogram_summary_6, 0.000000000000
1188, GPU1.chiplet_03.RTU, reference_histogram_summary_7, 0.000000000000
1189, GPU1.chiplet_03.RTU, reference_histogram_summary_8, 0.000000000000
1190, GPU1.chiplet_03.RTU, reference_histogram_summary_9, 0.000000000000
1191, GPU1.chiplet_03.RTU, reference_histogram_summary_10, 0.000000000000
1192, GPU1.chiplet_03.RTU, reference_histogram_summary_11, 0.000000000000
1193, GPU1.chiplet_03.RTU, reference_histogram_summary_12, 0.000000000000
1194, GPU1.chiplet_03.RTU, reference_histogram_summary_13, 0.000000000000
1195, GPU1.chiplet_03.RTU, reference_histogram_summary_14, 0.000000000000
1196, GPU1.chiplet_03.RTU, reference_histogram_summary_15, 0.000000000000
1197, GPU1.chiplet_03.RTU, reference_histogram_summary_16, 0.000000000000
1198, GPU1.chiplet_03.RTU, reference_histogram_summary_17, 0.000000000000
1199, GPU1.chiplet_03.RTU, reference_histogram_summary_18, 0.000000000000
1200, GPU1.chiplet_03.RTU, reference_histogram_summary_19, 0.000000000000
1201, GPU1.chiplet_03.RTU, reference_histogram_summary_20, 0.000000000000
1202, GPU1.chiplet_03.RTU, reference_histogram_summary_21, 0.000000000000
1203, GPU1.chiplet_03.RTU, reference_histogram_summary_22, 0.000000000000
1204, GPU1.chiplet_03.RTU, reference_histogram_summary_23, 0.000000000000
1205, GPU1.chiplet_03.RTU, reference_histogram_summary_24, 0.000000000000
1206, GPU1.chiplet_03.RTU, reference_histogram_summary_25, 0.000000000000
1207, GPU1.chiplet_03.RTU, reference_histogram_summary_26, 0.000000000000
1208, GPU1.chiplet_03.RTU, reference_histogram_summary_27, 0.000000000000
1209, GPU1.chiplet_03.RTU, reference_histogram_summary_28, 0.000000000000
1210, GPU1.chiplet_03.RTU, reference_histogram_summary_29, 0.000000000000
1211, GPU1.chiplet_03.RTU, reference_histogram_summary_30, 0.000000000000
1212, GPU1.chiplet_03.RTU, reference_histogram_summary_31, 0.000000000000
1213, GPU1.chiplet_03.RTU, reference_histogram_summary_32, 0.000000000000
1214, GPU1.chiplet_03.RTU, reference_histogram_summary_33, 0.000000000000
1215, GPU1.chiplet_03.RTU, reference_histogram_summary_34, 0.000000000000
1216, GPU1.chiplet_03.RTU, reference_histogram_summary_35, 0.000000000000
1217, GPU1.chiplet_03.RTU, reference_histogram_summary_36, 0.000000000000
1218, GPU1.chiplet_03.RTU, reference_histogram_summary_37, 0.000000000000
1219, GPU1.chiplet_03.RTU, reference_histogram_summary_38, 0.000000000000
1220, GPU1.chiplet_03.RTU, reference_histogram_summary_39, 0.000000000000
1221, GPU1.chiplet_03.RTU, reference_histogram_summary_40, 0.000000000000
1222, GPU1.chiplet_03.RTU, reference_histogram_summary_41, 0.000000000000
1223, GPU1.chiplet_03.RTU, reference_histogram_summary_42, 0.000000000000
1224, GPU1.chiplet_03.RTU, reference_histogram_summary_43, 0.000000000000
1225, GPU1.chiplet_03.RTU, reference_histogram_summary_44, 0.000000000000
1226, GPU1.chiplet_03.RTU, reference_histogram_summary_45, 0.000000000000
1227, GPU1.chiplet_03.RTU, reference_histogram_summary_46, 0.000000000000
1228, GPU1.chiplet_03.RTU, reference_histogram_summary_47, 0.000000000000
1229, GPU1.chiplet_03.RTU, reference_histogram_summary_48, 0.000000000000
1230, GPU1.chiplet_03.RTU, reference_histogram_summary_49, 0.000000000000
1231, GPU1.chiplet_03.RTU, reference_histogram_summary_50, 0.000000000000
1232, GPU1.chiplet_03.RTU, reference_histogram_summary_51, 0.000000000000
1233, GPU1.chiplet_03.RTU, reference_histogram_summary_52, 0.000000000000
1234, GPU1.chiplet_03.RTU, reference_histogram_summary_53, 0.000000000000
1235, GPU1.chiplet_03.RTU, reference_histogram_summary_54, 0.000000000000
1236, GPU1.chiplet_03.RTU, reference_histogram_summary_55, 0.000000000000
1237, GPU1.chiplet_03.RTU, reference_histogram_summary_56, 0.000000000000
1238, GPU1.chiplet_03.RTU, reference_histogram_summary_57, 0.000000000000
1239, GPU1.chiplet_03.RTU, reference_histogram_summary_58, 0.000000000000
1240, GPU1.chiplet_03.RTU, reference_histogram_summary_59, 0.000000000000
1241, GPU1.chiplet_03.RTU, reference_histogram_summary_60, 0.000000000000
1242, GPU1.chiplet_03.RTU, reference_histogram_summary_61, 0.000000000000
1243, GPU1.chiplet_03.RTU, reference_histogram_summary_62, 0.000000000000
1244, GPU1.chiplet_03.RTU, reference_histogram_summary_63, 0.000000000000
1245, GPU1.chiplet_00.RTU, reference_count_histogram_summary_0, 4.000000000000
1246, GPU1.chiplet_00.RTU, reference_count_histogram_summary_1, 0.000000000000
1247, GPU1.chiplet_00.RTU, reference_count_histogram_summary_2, 0.000000000000
1248, GPU1.chiplet_00.RTU, reference_count_histogram_summary_3, 0.000000000000
1249, GPU1.chiplet_00.RTU, reference_count_histogram_summary_4, 0.000000000000
1250, GPU1.chiplet_00.RTU, reference_count_histogram_summary_5, 0.000000000000
1251, GPU1.chiplet_00.RTU, reference_count_histogram_summary_6, 0.000000000000
1252, GPU1.chiplet_00.RTU, reference_count_histogram_summary_7, 0.000000000000
1253, GPU1.chiplet_00.RTU, reference_count_histogram_summary_8, 0.000000000000
1254, GPU1.chiplet_00.RTU, reference_count_histogram_summary_9, 0.000000000000
1255, GPU1.chiplet_00.RTU, reference_count_histogram_summary_10, 0.000000000000
1256, GPU1.chiplet_00.RTU, reference_count_histogram_summary_11, 0.000000000000
1257, GPU1.chiplet_00.RTU, reference_count_histogram_summary_12, 0.000000000000
1258, GPU1.chiplet_00.RTU, reference_count_histogram_summary_13, 0.000000000000
1259, GPU1.chiplet_00.RTU, reference_count_histogram_summary_14, 0.000000000000
1260, GPU1.chiplet_00.RTU, reference_count_histogram_summary_15, 0.000000000000
1261, GPU1.chiplet_00.RTU, reference_count_histogram_summary_16, 0.000000000000
1262, GPU1.chiplet_00.RTU, reference_count_histogram_summary_17, 0.000000000000
1263, GPU1.chiplet_00.RTU, reference_count_histogram_summary_18, 0.000000000000
1264, GPU1.chiplet_00.RTU, reference_count_histogram_summary_19, 0.000000000000
1265, GPU1.chiplet_00.RTU, reference_count_histogram_summary_20, 0.000000000000
1266, GPU1.chiplet_00.RTU, reference_count_histogram_summary_21, 0.000000000000
1267, GPU1.chiplet_00.RTU, reference_count_histogram_summary_22, 0.000000000000
1268, GPU1.chiplet_00.RTU, reference_count_histogram_summary_23, 0.000000000000
1269, GPU1.chiplet_00.RTU, reference_count_histogram_summary_24, 0.000000000000
1270, GPU1.chiplet_00.RTU, reference_count_histogram_summary_25, 0.000000000000
1271, GPU1.chiplet_00.RTU, reference_count_histogram_summary_26, 0.000000000000
1272, GPU1.chiplet_00.RTU, reference_count_histogram_summary_27, 0.000000000000
1273, GPU1.chiplet_00.RTU, reference_count_histogram_summary_28, 0.000000000000
1274, GPU1.chiplet_00.RTU, reference_count_histogram_summary_29, 0.000000000000
1275, GPU1.chiplet_00.RTU, reference_count_histogram_summary_30, 0.000000000000
1276, GPU1.chiplet_00.RTU, reference_count_histogram_summary_31, 0.000000000000
1277, GPU1.chiplet_01.RTU, reference_count_histogram_summary_0, 3.000000000000
1278, GPU1.chiplet_01.RTU, reference_count_histogram_summary_1, 0.000000000000
1279, GPU1.chiplet_01.RTU, reference_count_histogram_summary_2, 0.000000000000
1280, GPU1.chiplet_01.RTU, reference_count_histogram_summary_3, 0.000000000000
1281, GPU1.chiplet_01.RTU, reference_count_histogram_summary_4, 0.000000000000
1282, GPU1.chiplet_01.RTU, reference_count_histogram_summary_5, 0.000000000000
1283, GPU1.chiplet_01.RTU, reference_count_histogram_summary_6, 0.000000000000
1284, GPU1.chiplet_01.RTU, reference_count_histogram_summary_7, 0.000000000000
1285, GPU1.chiplet_01.RTU, reference_count_histogram_summary_8, 0.000000000000
1286, GPU1.chiplet_01.RTU, reference_count_histogram_summary_9, 0.000000000000
1287, GPU1.chiplet_01.RTU, reference_count_histogram_summary_10, 0.000000000000
1288, GPU1.chiplet_01.RTU, reference_count_histogram_summary_11, 0.000000000000
1289, GPU1.chiplet_01.RTU, reference_count_histogram_summary_12, 0.000000000000
1290, GPU1.chiplet_01.RTU, reference_count_histogram_summary_13, 0.000000000000
1291, GPU1.chiplet_01.RTU, reference_count_histogram_summary_14, 0.000000000000
1292, GPU1.chiplet_01.RTU, reference_count_histogram_summary_15, 0.000000000000
1293, GPU1.chiplet_01.RTU, reference_count_histogram_summary_16, 0.000000000000
1294, GPU1.chiplet_01.RTU, reference_count_histogram_summary_17, 0.000000000000
1295, GPU1.chiplet_01.RTU, reference_count_histogram_summary_18, 0.000000000000
1296, GPU1.chiplet_01.RTU, reference_count_histogram_summary_19, 0.000000000000
1297, GPU1.chiplet_01.RTU, reference_count_histogram_summary_20, 0.000000000000
1298, GPU1.chiplet_01.RTU, reference_count_histogram_summary_21, 0.000000000000
1299, GPU1.chiplet_01.RTU, reference_count_histogram_summary_22, 0.000000000000
1300, GPU1.chiplet_01.RTU, reference_count_histogram_summary_23, 0.000000000000
1301, GPU1.chiplet_01.RTU, reference_count_histogram_summary_24, 0.000000000000
1302, GPU1.chiplet_01.RTU, reference_count_histogram_summary_25, 0.000000000000
1303, GPU1.chiplet_01.RTU, reference_count_histogram_summary_26, 0.000000000000
1304, GPU1.chiplet_01.RTU, reference_count_histogram_summary_27, 0.000000000000
1305, GPU1.chiplet_01.RTU, reference_count_histogram_summary_28, 0.000000000000
1306, GPU1.chiplet_01.RTU, reference_count_histogram_summary_29, 0.000000000000
1307, GPU1.chiplet_01.RTU, reference_count_histogram_summary_30, 0.000000000000
1308, GPU1.chiplet_01.RTU, reference_count_histogram_summary_31, 0.000000000000
1309, GPU1.chiplet_02.RTU, reference_count_histogram_summary_0, 4.000000000000
1310, GPU1.chiplet_02.RTU, reference_count_histogram_summary_1, 0.000000000000
1311, GPU1.chiplet_02.RTU, reference_count_histogram_summary_2, 0.000000000000
1312, GPU1.chiplet_02.RTU, reference_count_histogram_summary_3, 0.000000000000
1313, GPU1.chiplet_02.RTU, reference_count_histogram_summary_4, 0.000000000000
1314, GPU1.chiplet_02.RTU, reference_count_histogram_summary_5, 0.000000000000
1315, GPU1.chiplet_02.RTU, reference_count_histogram_summary_6, 0.000000000000
1316, GPU1.chiplet_02.RTU, reference_count_histogram_summary_7, 0.000000000000
1317, GPU1.chiplet_02.RTU, reference_count_histogram_summary_8, 0.000000000000
1318, GPU1.chiplet_02.RTU, reference_count_histogram_summary_9, 0.000000000000
1319, GPU1.chiplet_02.RTU, reference_count_histogram_summary_10, 0.000000000000
1320, GPU1.chiplet_02.RTU, reference_count_histogram_summary_11, 0.000000000000
1321, GPU1.chiplet_02.RTU, reference_count_histogram_summary_12, 0.000000000000
1322, GPU1.chiplet_02.RTU, reference_count_histogram_summary_13, 0.000000000000
1323, GPU1.chiplet_02.RTU, reference_count_histogram_summary_14, 0.000000000000
1324, GPU1.chiplet_02.RTU, reference_count_histogram_summary_15, 0.000000000000
1325, GPU1.chiplet_02.RTU, reference_count_histogram_summary_16, 0.000000000000
1326, GPU1.chiplet_02.RTU, reference_count_histogram_summary_17, 0.000000000000
1327, GPU1.chiplet_02.RTU, reference_count_histogram_summary_18, 0.000000000000
1328, GPU1.chiplet_02.RTU, reference_count_histogram_summary_19, 0.000000000000
1329, GPU1.chiplet_02.RTU, reference_count_histogram_summary_20, 0.000000000000
1330, GPU1.chiplet_02.RTU, reference_count_histogram_summary_21, 0.000000000000
1331, GPU1.chiplet_02.RTU, reference_count_histogram_summary_22, 0.000000000000
1332, GPU1.chiplet_02.RTU, reference_count_histogram_summary_23, 0.000000000000
1333, GPU1.chiplet_02.RTU, reference_count_histogram_summary_24, 0.000000000000
1334, GPU1.chiplet_02.RTU, reference_count_histogram_summary_25, 0.000000000000
1335, GPU1.chiplet_02.RTU, reference_count_histogram_summary_26, 0.000000000000
1336, GPU1.chiplet_02.RTU, reference_count_histogram_summary_27, 0.000000000000
1337, GPU1.chiplet_02.RTU, reference_count_histogram_summary_28, 0.000000000000
1338, GPU1.chiplet_02.RTU, reference_count_histogram_summary_29, 0.000000000000
1339, GPU1.chiplet_02.RTU, reference_count_histogram_summary_30, 0.000000000000
1340, GPU1.chiplet_02.RTU, reference_count_histogram_summary_31, 0.000000000000
1341, GPU1.chiplet_03.RTU, reference_count_histogram_summary_0, 4.000000000000
1342, GPU1.chiplet_03.RTU, reference_count_histogram_summary_1, 0.000000000000
1343, GPU1.chiplet_03.RTU, reference_count_histogram_summary_2, 0.000000000000
1344, GPU1.chiplet_03.RTU, reference_count_histogram_summary_3, 0.000000000000
1345, GPU1.chiplet_03.RTU, reference_count_histogram_summary_4, 0.000000000000
1346, GPU1.chiplet_03.RTU, reference_count_histogram_summary_5, 0.000000000000
1347, GPU1.chiplet_03.RTU, reference_count_histogram_summary_6, 0.000000000000
1348, GPU1.chiplet_03.RTU, reference_count_histogram_summary_7, 0.000000000000
1349, GPU1.chiplet_03.RTU, reference_count_histogram_summary_8, 0.000000000000
1350, GPU1.chiplet_03.RTU, reference_count_histogram_summary_9, 0.000000000000
1351, GPU1.chiplet_03.RTU, reference_count_histogram_summary_10, 0.000000000000
1352, GPU1.chiplet_03.RTU, reference_count_histogram_summary_11, 0.000000000000
1353, GPU1.chiplet_03.RTU, reference_count_histogram_summary_12, 0.000000000000
1354, GPU1.chiplet_03.RTU, reference_count_histogram_summary_13, 0.000000000000
1355, GPU1.chiplet_03.RTU, reference_count_histogram_summary_14, 0.000000000000
1356, GPU1.chiplet_03.RTU, reference_count_histogram_summary_15, 0.000000000000
1357, GPU1.chiplet_03.RTU, reference_count_histogram_summary_16, 0.000000000000
1358, GPU1.chiplet_03.RTU, reference_count_histogram_summary_17, 0.000000000000
1359, GPU1.chiplet_03.RTU, reference_count_histogram_summary_18, 0.000000000000
1360, GPU1.chiplet_03.RTU, reference_count_histogram_summary_19, 0.000000000000
1361, GPU1.chiplet_03.RTU, reference_count_histogram_summary_20, 0.000000000000
1362, GPU1.chiplet_03.RTU, reference_count_histogram_summary_21, 0.000000000000
1363, GPU1.chiplet_03.RTU, reference_count_histogram_summary_22, 0.000000000000
1364, GPU1.chiplet_03.RTU, reference_count_histogram_summary_23, 0.000000000000
1365, GPU1.chiplet_03.RTU, reference_count_histogram_summary_24, 0.000000000000
1366, GPU1.chiplet_03.RTU, reference_count_histogram_summary_25, 0.000000000000
1367, GPU1.chiplet_03.RTU, reference_count_histogram_summary_26, 0.000000000000
1368, GPU1.chiplet_03.RTU, reference_count_histogram_summary_27, 0.000000000000
1369, GPU1.chiplet_03.RTU, reference_count_histogram_summary_28, 0.000000000000
1370, GPU1.chiplet_03.RTU, reference_count_histogram_summary_29, 0.000000000000
1371, GPU1.chiplet_03.RTU, reference_count_histogram_summary_30, 0.000000000000
1372, GPU1.chiplet_03.RTU, reference_count_histogram_summary_31, 0.000000000000
1373, GPU1.chiplet_00.L2TLB, miss_count_, 1.000000000000
1374, GPU1.chiplet_01.L2TLB, miss_count_, 1.000000000000
1375, GPU1.chiplet_02.L2TLB, miss_count_, 1.000000000000
1376, GPU1.chiplet_03.L2TLB, miss_count_, 1.000000000000
1377, GPU1.chiplet_00.L2TLB, miss_interval_avg_, 0.000000000000
1378, GPU1.chiplet_01.L2TLB, miss_interval_avg_, 0.000000000000
1379, GPU1.chiplet_02.L2TLB, miss_interval_avg_, 0.000000000000
1380, GPU1.chiplet_03.L2TLB, miss_interval_avg_, 0.000000000000
1381, GPU1.chiplet_00.L2TLB, miss_histogram_summary_0, 0.000000000000
1382, GPU1.chiplet_00.L2TLB, miss_histogram_summary_1, 0.000000000000
1383, GPU1.chiplet_00.L2TLB, miss_histogram_summary_2, 0.000000000000
1384, GPU1.chiplet_00.L2TLB, miss_histogram_summary_3, 0.000000000000
1385, GPU1.chiplet_00.L2TLB, miss_histogram_summary_4, 0.000000000000
1386, GPU1.chiplet_00.L2TLB, miss_histogram_summary_5, 0.000000000000
1387, GPU1.chiplet_00.L2TLB, miss_histogram_summary_6, 0.000000000000
1388, GPU1.chiplet_00.L2TLB, miss_histogram_summary_7, 0.000000000000
1389, GPU1.chiplet_00.L2TLB, miss_histogram_summary_8, 0.000000000000
1390, GPU1.chiplet_00.L2TLB, miss_histogram_summary_9, 0.000000000000
1391, GPU1.chiplet_00.L2TLB, miss_histogram_summary_10, 0.000000000000
1392, GPU1.chiplet_00.L2TLB, miss_histogram_summary_11, 0.000000000000
1393, GPU1.chiplet_00.L2TLB, miss_histogram_summary_12, 0.000000000000
1394, GPU1.chiplet_00.L2TLB, miss_histogram_summary_13, 0.000000000000
1395, GPU1.chiplet_00.L2TLB, miss_histogram_summary_14, 0.000000000000
1396, GPU1.chiplet_00.L2TLB, miss_histogram_summary_15, 0.000000000000
1397, GPU1.chiplet_00.L2TLB, miss_histogram_summary_16, 0.000000000000
1398, GPU1.chiplet_00.L2TLB, miss_histogram_summary_17, 0.000000000000
1399, GPU1.chiplet_00.L2TLB, miss_histogram_summary_18, 0.000000000000
1400, GPU1.chiplet_00.L2TLB, miss_histogram_summary_19, 0.000000000000
1401, GPU1.chiplet_00.L2TLB, miss_histogram_summary_20, 0.000000000000
1402, GPU1.chiplet_00.L2TLB, miss_histogram_summary_21, 0.000000000000
1403, GPU1.chiplet_00.L2TLB, miss_histogram_summary_22, 0.000000000000
1404, GPU1.chiplet_00.L2TLB, miss_histogram_summary_23, 0.000000000000
1405, GPU1.chiplet_00.L2TLB, miss_histogram_summary_24, 0.000000000000
1406, GPU1.chiplet_00.L2TLB, miss_histogram_summary_25, 0.000000000000
1407, GPU1.chiplet_00.L2TLB, miss_histogram_summary_26, 0.000000000000
1408, GPU1.chiplet_00.L2TLB, miss_histogram_summary_27, 0.000000000000
1409, GPU1.chiplet_00.L2TLB, miss_histogram_summary_28, 0.000000000000
1410, GPU1.chiplet_00.L2TLB, miss_histogram_summary_29, 0.000000000000
1411, GPU1.chiplet_00.L2TLB, miss_histogram_summary_30, 0.000000000000
1412, GPU1.chiplet_00.L2TLB, miss_histogram_summary_31, 0.000000000000
1413, GPU1.chiplet_00.L2TLB, miss_histogram_summary_32, 0.000000000000
1414, GPU1.chiplet_00.L2TLB, miss_histogram_summary_33, 0.000000000000
1415, GPU1.chiplet_00.L2TLB, miss_histogram_summary_34, 0.000000000000
1416, GPU1.chiplet_00.L2TLB, miss_histogram_summary_35, 0.000000000000
1417, GPU1.chiplet_00.L2TLB, miss_histogram_summary_36, 0.000000000000
1418, GPU1.chiplet_00.L2TLB, miss_histogram_summary_37, 0.000000000000
1419, GPU1.chiplet_00.L2TLB, miss_histogram_summary_38, 0.000000000000
1420, GPU1.chiplet_00.L2TLB, miss_histogram_summary_39, 0.000000000000
1421, GPU1.chiplet_00.L2TLB, miss_histogram_summary_40, 0.000000000000
1422, GPU1.chiplet_00.L2TLB, miss_histogram_summary_41, 0.000000000000
1423, GPU1.chiplet_00.L2TLB, miss_histogram_summary_42, 0.000000000000
1424, GPU1.chiplet_00.L2TLB, miss_histogram_summary_43, 0.000000000000
1425, GPU1.chiplet_00.L2TLB, miss_histogram_summary_44, 0.000000000000
1426, GPU1.chiplet_00.L2TLB, miss_histogram_summary_45, 0.000000000000
1427, GPU1.chiplet_00.L2TLB, miss_histogram_summary_46, 0.000000000000
1428, GPU1.chiplet_00.L2TLB, miss_histogram_summary_47, 0.000000000000
1429, GPU1.chiplet_00.L2TLB, miss_histogram_summary_48, 0.000000000000
1430, GPU1.chiplet_00.L2TLB, miss_histogram_summary_49, 0.000000000000
1431, GPU1.chiplet_00.L2TLB, miss_histogram_summary_50, 0.000000000000
1432, GPU1.chiplet_00.L2TLB, miss_histogram_summary_51, 0.000000000000
1433, GPU1.chiplet_00.L2TLB, miss_histogram_summary_52, 0.000000000000
1434, GPU1.chiplet_00.L2TLB, miss_histogram_summary_53, 0.000000000000
1435, GPU1.chiplet_00.L2TLB, miss_histogram_summary_54, 0.000000000000
1436, GPU1.chiplet_00.L2TLB, miss_histogram_summary_55, 0.000000000000
1437, GPU1.chiplet_00.L2TLB, miss_histogram_summary_56, 0.000000000000
1438, GPU1.chiplet_00.L2TLB, miss_histogram_summary_57, 0.000000000000
1439, GPU1.chiplet_00.L2TLB, miss_histogram_summary_58, 0.000000000000
1440, GPU1.chiplet_00.L2TLB, miss_histogram_summary_59, 0.000000000000
1441, GPU1.chiplet_00.L2TLB, miss_histogram_summary_60, 0.000000000000
1442, GPU1.chiplet_00.L2TLB, miss_histogram_summary_61, 0.000000000000
1443, GPU1.chiplet_00.L2TLB, miss_histogram_summary_62, 0.000000000000
1444, GPU1.chiplet_00.L2TLB, miss_histogram_summary_63, 0.000000000000
1445, GPU1.chiplet_01.L2TLB, miss_histogram_summary_0, 0.000000000000
1446, GPU1.chiplet_01.L2TLB, miss_histogram_summary_1, 0.000000000000
1447, GPU1.chiplet_01.L2TLB, miss_histogram_summary_2, 0.000000000000
1448, GPU1.chiplet_01.L2TLB, miss_histogram_summary_3, 0.000000000000
1449, GPU1.chiplet_01.L2TLB, miss_histogram_summary_4, 0.000000000000
1450, GPU1.chiplet_01.L2TLB, miss_histogram_summary_5, 0.000000000000
1451, GPU1.chiplet_01.L2TLB, miss_histogram_summary_6, 0.000000000000
1452, GPU1.chiplet_01.L2TLB, miss_histogram_summary_7, 0.000000000000
1453, GPU1.chiplet_01.L2TLB, miss_histogram_summary_8, 0.000000000000
1454, GPU1.chiplet_01.L2TLB, miss_histogram_summary_9, 0.000000000000
1455, GPU1.chiplet_01.L2TLB, miss_histogram_summary_10, 0.000000000000
1456, GPU1.chiplet_01.L2TLB, miss_histogram_summary_11, 0.000000000000
1457, GPU1.chiplet_01.L2TLB, miss_histogram_summary_12, 0.000000000000
1458, GPU1.chiplet_01.L2TLB, miss_histogram_summary_13, 0.000000000000
1459, GPU1.chiplet_01.L2TLB, miss_histogram_summary_14, 0.000000000000
1460, GPU1.chiplet_01.L2TLB, miss_histogram_summary_15, 0.000000000000
1461, GPU1.chiplet_01.L2TLB, miss_histogram_summary_16, 0.000000000000
1462, GPU1.chiplet_01.L2TLB, miss_histogram_summary_17, 0.000000000000
1463, GPU1.chiplet_01.L2TLB, miss_histogram_summary_18, 0.000000000000
1464, GPU1.chiplet_01.L2TLB, miss_histogram_summary_19, 0.000000000000
1465, GPU1.chiplet_01.L2TLB, miss_histogram_summary_20, 0.000000000000
1466, GPU1.chiplet_01.L2TLB, miss_histogram_summary_21, 0.000000000000
1467, GPU1.chiplet_01.L2TLB, miss_histogram_summary_22, 0.000000000000
1468, GPU1.chiplet_01.L2TLB, miss_histogram_summary_23, 0.000000000000
1469, GPU1.chiplet_01.L2TLB, miss_histogram_summary_24, 0.000000000000
1470, GPU1.chiplet_01.L2TLB, miss_histogram_summary_25, 0.000000000000
1471, GPU1.chiplet_01.L2TLB, miss_histogram_summary_26, 0.000000000000
1472, GPU1.chiplet_01.L2TLB, miss_histogram_summary_27, 0.000000000000
1473, GPU1.chiplet_01.L2TLB, miss_histogram_summary_28, 0.000000000000
1474, GPU1.chiplet_01.L2TLB, miss_histogram_summary_29, 0.000000000000
1475, GPU1.chiplet_01.L2TLB, miss_histogram_summary_30, 0.000000000000
1476, GPU1.chiplet_01.L2TLB, miss_histogram_summary_31, 0.000000000000
1477, GPU1.chiplet_01.L2TLB, miss_histogram_summary_32, 0.000000000000
1478, GPU1.chiplet_01.L2TLB, miss_histogram_summary_33, 0.000000000000
1479, GPU1.chiplet_01.L2TLB, miss_histogram_summary_34, 0.000000000000
1480, GPU1.chiplet_01.L2TLB, miss_histogram_summary_35, 0.000000000000
1481, GPU1.chiplet_01.L2TLB, miss_histogram_summary_36, 0.000000000000
1482, GPU1.chiplet_01.L2TLB, miss_histogram_summary_37, 0.000000000000
1483, GPU1.chiplet_01.L2TLB, miss_histogram_summary_38, 0.000000000000
1484, GPU1.chiplet_01.L2TLB, miss_histogram_summary_39, 0.000000000000
1485, GPU1.chiplet_01.L2TLB, miss_histogram_summary_40, 0.000000000000
1486, GPU1.chiplet_01.L2TLB, miss_histogram_summary_41, 0.000000000000
1487, GPU1.chiplet_01.L2TLB, miss_histogram_summary_42, 0.000000000000
1488, GPU1.chiplet_01.L2TLB, miss_histogram_summary_43, 0.000000000000
1489, GPU1.chiplet_01.L2TLB, miss_histogram_summary_44, 0.000000000000
1490, GPU1.chiplet_01.L2TLB, miss_histogram_summary_45, 0.000000000000
1491, GPU1.chiplet_01.L2TLB, miss_histogram_summary_46, 0.000000000000
1492, GPU1.chiplet_01.L2TLB, miss_histogram_summary_47, 0.000000000000
1493, GPU1.chiplet_01.L2TLB, miss_histogram_summary_48, 0.000000000000
1494, GPU1.chiplet_01.L2TLB, miss_histogram_summary_49, 0.000000000000
1495, GPU1.chiplet_01.L2TLB, miss_histogram_summary_50, 0.000000000000
1496, GPU1.chiplet_01.L2TLB, miss_histogram_summary_51, 0.000000000000
1497, GPU1.chiplet_01.L2TLB, miss_histogram_summary_52, 0.000000000000
1498, GPU1.chiplet_01.L2TLB, miss_histogram_summary_53, 0.000000000000
1499, GPU1.chiplet_01.L2TLB, miss_histogram_summary_54, 0.000000000000
1500, GPU1.chiplet_01.L2TLB, miss_histogram_summary_55, 0.000000000000
1501, GPU1.chiplet_01.L2TLB, miss_histogram_summary_56, 0.000000000000
1502, GPU1.chiplet_01.L2TLB, miss_histogram_summary_57, 0.000000000000
1503, GPU1.chiplet_01.L2TLB, miss_histogram_summary_58, 0.000000000000
1504, GPU1.chiplet_01.L2TLB, miss_histogram_summary_59, 0.000000000000
1505, GPU1.chiplet_01.L2TLB, miss_histogram_summary_60, 0.000000000000
1506, GPU1.chiplet_01.L2TLB, miss_histogram_summary_61, 0.000000000000
1507, GPU1.chiplet_01.L2TLB, miss_histogram_summary_62, 0.000000000000
1508, GPU1.chiplet_01.L2TLB, miss_histogram_summary_63, 0.000000000000
1509, GPU1.chiplet_02.L2TLB, miss_histogram_summary_0, 0.000000000000
1510, GPU1.chiplet_02.L2TLB, miss_histogram_summary_1, 0.000000000000
1511, GPU1.chiplet_02.L2TLB, miss_histogram_summary_2, 0.000000000000
1512, GPU1.chiplet_02.L2TLB, miss_histogram_summary_3, 0.000000000000
1513, GPU1.chiplet_02.L2TLB, miss_histogram_summary_4, 0.000000000000
1514, GPU1.chiplet_02.L2TLB, miss_histogram_summary_5, 0.000000000000
1515, GPU1.chiplet_02.L2TLB, miss_histogram_summary_6, 0.000000000000
1516, GPU1.chiplet_02.L2TLB, miss_histogram_summary_7, 0.000000000000
1517, GPU1.chiplet_02.L2TLB, miss_histogram_summary_8, 0.000000000000
1518, GPU1.chiplet_02.L2TLB, miss_histogram_summary_9, 0.000000000000
1519, GPU1.chiplet_02.L2TLB, miss_histogram_summary_10, 0.000000000000
1520, GPU1.chiplet_02.L2TLB, miss_histogram_summary_11, 0.000000000000
1521, GPU1.chiplet_02.L2TLB, miss_histogram_summary_12, 0.000000000000
1522, GPU1.chiplet_02.L2TLB, miss_histogram_summary_13, 0.000000000000
1523, GPU1.chiplet_02.L2TLB, miss_histogram_summary_14, 0.000000000000
1524, GPU1.chiplet_02.L2TLB, miss_histogram_summary_15, 0.000000000000
1525, GPU1.chiplet_02.L2TLB, miss_histogram_summary_16, 0.000000000000
1526, GPU1.chiplet_02.L2TLB, miss_histogram_summary_17, 0.000000000000
1527, GPU1.chiplet_02.L2TLB, miss_histogram_summary_18, 0.000000000000
1528, GPU1.chiplet_02.L2TLB, miss_histogram_summary_19, 0.000000000000
1529, GPU1.chiplet_02.L2TLB, miss_histogram_summary_20, 0.000000000000
1530, GPU1.chiplet_02.L2TLB, miss_histogram_summary_21, 0.000000000000
1531, GPU1.chiplet_02.L2TLB, miss_histogram_summary_22, 0.000000000000
1532, GPU1.chiplet_02.L2TLB, miss_histogram_summary_23, 0.000000000000
1533, GPU1.chiplet_02.L2TLB, miss_histogram_summary_24, 0.000000000000
1534, GPU1.chiplet_02.L2TLB, miss_histogram_summary_25, 0.000000000000
1535, GPU1.chiplet_02.L2TLB, miss_histogram_summary_26, 0.000000000000
1536, GPU1.chiplet_02.L2TLB, miss_histogram_summary_27, 0.000000000000
1537, GPU1.chiplet_02.L2TLB, miss_histogram_summary_28, 0.000000000000
1538, GPU1.chiplet_02.L2TLB, miss_histogram_summary_29, 0.000000000000
1539, GPU1.chiplet_02.L2TLB, miss_histogram_summary_30, 0.000000000000
1540, GPU1.chiplet_02.L2TLB, miss_histogram_summary_31, 0.000000000000
1541, GPU1.chiplet_02.L2TLB, miss_histogram_summary_32, 0.000000000000
1542, GPU1.chiplet_02.L2TLB, miss_histogram_summary_33, 0.000000000000
1543, GPU1.chiplet_02.L2TLB, miss_histogram_summary_34, 0.000000000000
1544, GPU1.chiplet_02.L2TLB, miss_histogram_summary_35, 0.000000000000
1545, GPU1.chiplet_02.L2TLB, miss_histogram_summary_36, 0.000000000000
1546, GPU1.chiplet_02.L2TLB, miss_histogram_summary_37, 0.000000000000
1547, GPU1.chiplet_02.L2TLB, miss_histogram_summary_38, 0.000000000000
1548, GPU1.chiplet_02.L2TLB, miss_histogram_summary_39, 0.000000000000
1549, GPU1.chiplet_02.L2TLB, miss_histogram_summary_40, 0.000000000000
1550, GPU1.chiplet_02.L2TLB, miss_histogram_summary_41, 0.000000000000
1551, GPU1.chiplet_02.L2TLB, miss_histogram_summary_42, 0.000000000000
1552, GPU1.chiplet_02.L2TLB, miss_histogram_summary_43, 0.000000000000
1553, GPU1.chiplet_02.L2TLB, miss_histogram_summary_44, 0.000000000000
1554, GPU1.chiplet_02.L2TLB, miss_histogram_summary_45, 0.000000000000
1555, GPU1.chiplet_02.L2TLB, miss_histogram_summary_46, 0.000000000000
1556, GPU1.chiplet_02.L2TLB, miss_histogram_summary_47, 0.000000000000
1557, GPU1.chiplet_02.L2TLB, miss_histogram_summary_48, 0.000000000000
1558, GPU1.chiplet_02.L2TLB, miss_histogram_summary_49, 0.000000000000
1559, GPU1.chiplet_02.L2TLB, miss_histogram_summary_50, 0.000000000000
1560, GPU1.chiplet_02.L2TLB, miss_histogram_summary_51, 0.000000000000
1561, GPU1.chiplet_02.L2TLB, miss_histogram_summary_52, 0.000000000000
1562, GPU1.chiplet_02.L2TLB, miss_histogram_summary_53, 0.000000000000
1563, GPU1.chiplet_02.L2TLB, miss_histogram_summary_54, 0.000000000000
1564, GPU1.chiplet_02.L2TLB, miss_histogram_summary_55, 0.000000000000
1565, GPU1.chiplet_02.L2TLB, miss_histogram_summary_56, 0.000000000000
1566, GPU1.chiplet_02.L2TLB, miss_histogram_summary_57, 0.000000000000
1567, GPU1.chiplet_02.L2TLB, miss_histogram_summary_58, 0.000000000000
1568, GPU1.chiplet_02.L2TLB, miss_histogram_summary_59, 0.000000000000
1569, GPU1.chiplet_02.L2TLB, miss_histogram_summary_60, 0.000000000000
1570, GPU1.chiplet_02.L2TLB, miss_histogram_summary_61, 0.000000000000
1571, GPU1.chiplet_02.L2TLB, miss_histogram_summary_62, 0.000000000000
1572, GPU1.chiplet_02.L2TLB, miss_histogram_summary_63, 0.000000000000
1573, GPU1.chiplet_03.L2TLB, miss_histogram_summary_0, 0.000000000000
1574, GPU1.chiplet_03.L2TLB, miss_histogram_summary_1, 0.000000000000
1575, GPU1.chiplet_03.L2TLB, miss_histogram_summary_2, 0.000000000000
1576, GPU1.chiplet_03.L2TLB, miss_histogram_summary_3, 0.000000000000
1577, GPU1.chiplet_03.L2TLB, miss_histogram_summary_4, 0.000000000000
1578, GPU1.chiplet_03.L2TLB, miss_histogram_summary_5, 0.000000000000
1579, GPU1.chiplet_03.L2TLB, miss_histogram_summary_6, 0.000000000000
1580, GPU1.chiplet_03.L2TLB, miss_histogram_summary_7, 0.000000000000
1581, GPU1.chiplet_03.L2TLB, miss_histogram_summary_8, 0.000000000000
1582, GPU1.chiplet_03.L2TLB, miss_histogram_summary_9, 0.000000000000
1583, GPU1.chiplet_03.L2TLB, miss_histogram_summary_10, 0.000000000000
1584, GPU1.chiplet_03.L2TLB, miss_histogram_summary_11, 0.000000000000
1585, GPU1.chiplet_03.L2TLB, miss_histogram_summary_12, 0.000000000000
1586, GPU1.chiplet_03.L2TLB, miss_histogram_summary_13, 0.000000000000
1587, GPU1.chiplet_03.L2TLB, miss_histogram_summary_14, 0.000000000000
1588, GPU1.chiplet_03.L2TLB, miss_histogram_summary_15, 0.000000000000
1589, GPU1.chiplet_03.L2TLB, miss_histogram_summary_16, 0.000000000000
1590, GPU1.chiplet_03.L2TLB, miss_histogram_summary_17, 0.000000000000
1591, GPU1.chiplet_03.L2TLB, miss_histogram_summary_18, 0.000000000000
1592, GPU1.chiplet_03.L2TLB, miss_histogram_summary_19, 0.000000000000
1593, GPU1.chiplet_03.L2TLB, miss_histogram_summary_20, 0.000000000000
1594, GPU1.chiplet_03.L2TLB, miss_histogram_summary_21, 0.000000000000
1595, GPU1.chiplet_03.L2TLB, miss_histogram_summary_22, 0.000000000000
1596, GPU1.chiplet_03.L2TLB, miss_histogram_summary_23, 0.000000000000
1597, GPU1.chiplet_03.L2TLB, miss_histogram_summary_24, 0.000000000000
1598, GPU1.chiplet_03.L2TLB, miss_histogram_summary_25, 0.000000000000
1599, GPU1.chiplet_03.L2TLB, miss_histogram_summary_26, 0.000000000000
1600, GPU1.chiplet_03.L2TLB, miss_histogram_summary_27, 0.000000000000
1601, GPU1.chiplet_03.L2TLB, miss_histogram_summary_28, 0.000000000000
1602, GPU1.chiplet_03.L2TLB, miss_histogram_summary_29, 0.000000000000
1603, GPU1.chiplet_03.L2TLB, miss_histogram_summary_30, 0.000000000000
1604, GPU1.chiplet_03.L2TLB, miss_histogram_summary_31, 0.000000000000
1605, GPU1.chiplet_03.L2TLB, miss_histogram_summary_32, 0.000000000000
1606, GPU1.chiplet_03.L2TLB, miss_histogram_summary_33, 0.000000000000
1607, GPU1.chiplet_03.L2TLB, miss_histogram_summary_34, 0.000000000000
1608, GPU1.chiplet_03.L2TLB, miss_histogram_summary_35, 0.000000000000
1609, GPU1.chiplet_03.L2TLB, miss_histogram_summary_36, 0.000000000000
1610, GPU1.chiplet_03.L2TLB, miss_histogram_summary_37, 0.000000000000
1611, GPU1.chiplet_03.L2TLB, miss_histogram_summary_38, 0.000000000000
1612, GPU1.chiplet_03.L2TLB, miss_histogram_summary_39, 0.000000000000
1613, GPU1.chiplet_03.L2TLB, miss_histogram_summary_40, 0.000000000000
1614, GPU1.chiplet_03.L2TLB, miss_histogram_summary_41, 0.000000000000
1615, GPU1.chiplet_03.L2TLB, miss_histogram_summary_42, 0.000000000000
1616, GPU1.chiplet_03.L2TLB, miss_histogram_summary_43, 0.000000000000
1617, GPU1.chiplet_03.L2TLB, miss_histogram_summary_44, 0.000000000000
1618, GPU1.chiplet_03.L2TLB, miss_histogram_summary_45, 0.000000000000
1619, GPU1.chiplet_03.L2TLB, miss_histogram_summary_46, 0.000000000000
1620, GPU1.chiplet_03.L2TLB, miss_histogram_summary_47, 0.000000000000
1621, GPU1.chiplet_03.L2TLB, miss_histogram_summary_48, 0.000000000000
1622, GPU1.chiplet_03.L2TLB, miss_histogram_summary_49, 0.000000000000
1623, GPU1.chiplet_03.L2TLB, miss_histogram_summary_50, 0.000000000000
1624, GPU1.chiplet_03.L2TLB, miss_histogram_summary_51, 0.000000000000
1625, GPU1.chiplet_03.L2TLB, miss_histogram_summary_52, 0.000000000000
1626, GPU1.chiplet_03.L2TLB, miss_histogram_summary_53, 0.000000000000
1627, GPU1.chiplet_03.L2TLB, miss_histogram_summary_54, 0.000000000000
1628, GPU1.chiplet_03.L2TLB, miss_histogram_summary_55, 0.000000000000
1629, GPU1.chiplet_03.L2TLB, miss_histogram_summary_56, 0.000000000000
1630, GPU1.chiplet_03.L2TLB, miss_histogram_summary_57, 0.000000000000
1631, GPU1.chiplet_03.L2TLB, miss_histogram_summary_58, 0.000000000000
1632, GPU1.chiplet_03.L2TLB, miss_histogram_summary_59, 0.000000000000
1633, GPU1.chiplet_03.L2TLB, miss_histogram_summary_60, 0.000000000000
1634, GPU1.chiplet_03.L2TLB, miss_histogram_summary_61, 0.000000000000
1635, GPU1.chiplet_03.L2TLB, miss_histogram_summary_62, 0.000000000000
1636, GPU1.chiplet_03.L2TLB, miss_histogram_summary_63, 0.000000000000
1637, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_0, 1.000000000000
1638, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_1, 0.000000000000
1639, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_2, 0.000000000000
1640, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_3, 0.000000000000
1641, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_4, 0.000000000000
1642, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_5, 0.000000000000
1643, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_6, 0.000000000000
1644, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_7, 0.000000000000
1645, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_8, 0.000000000000
1646, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_9, 0.000000000000
1647, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_10, 0.000000000000
1648, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_11, 0.000000000000
1649, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_12, 0.000000000000
1650, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_13, 0.000000000000
1651, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_14, 0.000000000000
1652, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_15, 0.000000000000
1653, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_16, 0.000000000000
1654, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_17, 0.000000000000
1655, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_18, 0.000000000000
1656, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_19, 0.000000000000
1657, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_20, 0.000000000000
1658, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_21, 0.000000000000
1659, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_22, 0.000000000000
1660, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_23, 0.000000000000
1661, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_24, 0.000000000000
1662, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_25, 0.000000000000
1663, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_26, 0.000000000000
1664, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_27, 0.000000000000
1665, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_28, 0.000000000000
1666, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_29, 0.000000000000
1667, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_30, 0.000000000000
1668, GPU1.chiplet_00.L2TLB, miss_count_histogram_summary_31, 0.000000000000
1669, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_0, 2.000000000000
1670, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_1, 0.000000000000
1671, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_2, 0.000000000000
1672, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_3, 0.000000000000
1673, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_4, 0.000000000000
1674, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_5, 0.000000000000
1675, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_6, 0.000000000000
1676, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_7, 0.000000000000
1677, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_8, 0.000000000000
1678, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_9, 0.000000000000
1679, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_10, 0.000000000000
1680, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_11, 0.000000000000
1681, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_12, 0.000000000000
1682, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_13, 0.000000000000
1683, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_14, 0.000000000000
1684, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_15, 0.000000000000
1685, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_16, 0.000000000000
1686, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_17, 0.000000000000
1687, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_18, 0.000000000000
1688, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_19, 0.000000000000
1689, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_20, 0.000000000000
1690, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_21, 0.000000000000
1691, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_22, 0.000000000000
1692, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_23, 0.000000000000
1693, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_24, 0.000000000000
1694, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_25, 0.000000000000
1695, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_26, 0.000000000000
1696, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_27, 0.000000000000
1697, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_28, 0.000000000000
1698, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_29, 0.000000000000
1699, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_30, 0.000000000000
1700, GPU1.chiplet_01.L2TLB, miss_count_histogram_summary_31, 0.000000000000
1701, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_0, 1.000000000000
1702, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_1, 0.000000000000
1703, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_2, 0.000000000000
1704, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_3, 0.000000000000
1705, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_4, 0.000000000000
1706, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_5, 0.000000000000
1707, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_6, 0.000000000000
1708, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_7, 0.000000000000
1709, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_8, 0.000000000000
1710, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_9, 0.000000000000
1711, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_10, 0.000000000000
1712, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_11, 0.000000000000
1713, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_12, 0.000000000000
1714, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_13, 0.000000000000
1715, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_14, 0.000000000000
1716, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_15, 0.000000000000
1717, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_16, 0.000000000000
1718, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_17, 0.000000000000
1719, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_18, 0.000000000000
1720, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_19, 0.000000000000
1721, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_20, 0.000000000000
1722, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_21, 0.000000000000
1723, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_22, 0.000000000000
1724, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_23, 0.000000000000
1725, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_24, 0.000000000000
1726, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_25, 0.000000000000
1727, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_26, 0.000000000000
1728, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_27, 0.000000000000
1729, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_28, 0.000000000000
1730, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_29, 0.000000000000
1731, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_30, 0.000000000000
1732, GPU1.chiplet_02.L2TLB, miss_count_histogram_summary_31, 0.000000000000
1733, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_0, 1.000000000000
1734, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_1, 0.000000000000
1735, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_2, 0.000000000000
1736, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_3, 0.000000000000
1737, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_4, 0.000000000000
1738, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_5, 0.000000000000
1739, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_6, 0.000000000000
1740, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_7, 0.000000000000
1741, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_8, 0.000000000000
1742, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_9, 0.000000000000
1743, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_10, 0.000000000000
1744, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_11, 0.000000000000
1745, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_12, 0.000000000000
1746, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_13, 0.000000000000
1747, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_14, 0.000000000000
1748, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_15, 0.000000000000
1749, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_16, 0.000000000000
1750, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_17, 0.000000000000
1751, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_18, 0.000000000000
1752, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_19, 0.000000000000
1753, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_20, 0.000000000000
1754, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_21, 0.000000000000
1755, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_22, 0.000000000000
1756, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_23, 0.000000000000
1757, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_24, 0.000000000000
1758, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_25, 0.000000000000
1759, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_26, 0.000000000000
1760, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_27, 0.000000000000
1761, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_28, 0.000000000000
1762, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_29, 0.000000000000
1763, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_30, 0.000000000000
1764, GPU1.chiplet_03.L2TLB, miss_count_histogram_summary_31, 0.000000000000
1765, GPU1.chiplet_00.L2TLB, mshr_stall, 0.000000000000
1766, GPU1.chiplet_01.L2TLB, mshr_stall, 0.000000000000
1767, GPU1.chiplet_02.L2TLB, mshr_stall, 0.000000000000
1768, GPU1.chiplet_03.L2TLB, mshr_stall, 0.000000000000
1769, GPU1.chiplet_00.L2TLB, stalled-l2-tlb-req-count, 2.000000000000
1770, GPU1.chiplet_00.L2TLB, l2-tlb-req-count, 4.000000000000
1771, GPU1.chiplet_00.L2TLB, tlb-miss, 1.000000000000
1772, GPU1.chiplet_00.L2TLB, tlb-mshr-hit, 3.000000000000
1773, GPU1.chiplet_01.L2TLB, l2-tlb-req-count, 8.000000000000
1774, GPU1.chiplet_01.L2TLB, tlb-miss, 2.000000000000
1775, GPU1.chiplet_01.L2TLB, tlb-mshr-hit, 3.000000000000
1776, GPU1.chiplet_01.L2TLB, stalled-l2-tlb-req-count, 3.000000000000
1777, GPU1.chiplet_01.L2TLB, tlb-hit, 3.000000000000
1778, GPU1.chiplet_02.L2TLB, l2-tlb-req-count, 4.000000000000
1779, GPU1.chiplet_02.L2TLB, tlb-miss, 1.000000000000
1780, GPU1.chiplet_02.L2TLB, tlb-mshr-hit, 3.000000000000
1781, GPU1.chiplet_03.L2TLB, stalled-l2-tlb-req-count, 2.000000000000
1782, GPU1.chiplet_03.L2TLB, l2-tlb-req-count, 4.000000000000
1783, GPU1.chiplet_03.L2TLB, tlb-miss, 1.000000000000
1784, GPU1.chiplet_03.L2TLB, tlb-mshr-hit, 3.000000000000
1785, trace-trans-req, L1IAddrTrans-L1ITLB-latency, 0.000000001000
1786, trace-trans-req, L1IAddrTrans-L1ITLB-num, 52.000000000000
1787, trace-trans-req, L1ITLB-L1IAddrTrans-latency, 0.000000001000
1788, trace-trans-req, L1ITLB-L1IAddrTrans-num, 52.000000000000
1789, trace-trans-req, L1ITLB-L2TLB-latency, 0.000000001000
1790, trace-trans-req, L1ITLB-L2TLB-num, 1.000000000000
1791, trace-trans-req, L1ITLB-RTU-latency, 0.000000001000
1792, trace-trans-req, L1ITLB-RTU-num, 3.000000000000
1793, trace-trans-req, L1SAddrTrans-L1STLB-latency, 0.000000001000
1794, trace-trans-req, L1SAddrTrans-L1STLB-num, 64.000000000000
1795, trace-trans-req, L1STLB-L1SAddrTrans-latency, 0.000000001000
1796, trace-trans-req, L1STLB-L1SAddrTrans-num, 64.000000000000
1797, trace-trans-req, L1STLB-L2TLB-latency, 0.000000001000
1798, trace-trans-req, L1STLB-L2TLB-num, 2.000000000000
1799, trace-trans-req, L1STLB-RTU-latency, 0.000000001000
1800, trace-trans-req, L1STLB-RTU-num, 6.000000000000
1801, trace-trans-req, L1VAddrTrans-L1VTLB-latency, 0.000000001020
1802, trace-trans-req, L1VAddrTrans-L1VTLB-num, 600.000000000000
1803, trace-trans-req, L1VTLB-L1VAddrTrans-latency, 0.000000001000
1804, trace-trans-req, L1VTLB-L1VAddrTrans-num, 600.000000000000
1805, trace-trans-req, L1VTLB-L2TLB-latency, 0.000000001000
1806, trace-trans-req, L1VTLB-L2TLB-num, 2.000000000000
1807, trace-trans-req, L1VTLB-RTU-latency, 0.000000001000
1808, trace-trans-req, L1VTLB-RTU-num, 6.000000000000
1809, trace-trans-req, L2TLB-L1ITLB-latency, 0.000000001000
1810, trace-trans-req, L2TLB-L1ITLB-num, 1.000000000000
1811, trace-trans-req, L2TLB-L1STLB-latency, 0.000000001000
1812, trace-trans-req, L2TLB-L1STLB-num, 2.000000000000
1813, trace-trans-req, L2TLB-L1VTLB-latency, 0.000000001000
1814, trace-trans-req, L2TLB-L1VTLB-num, 2.000000000000
1815, trace-trans-req, L2TLB-RTU-latency, 0.000000001000
1816, trace-trans-req, L2TLB-RTU-num, 15.000000000000
1817, trace-trans-req, RTU-L1ITLB-latency, 0.000000001000
1818, trace-trans-req, RTU-L1ITLB-num, 3.000000000000
1819, trace-trans-req, RTU-L1STLB-latency, 0.000000001000
1820, trace-trans-req, RTU-L1STLB-num, 6.000000000000
1821, trace-trans-req, RTU-L1VTLB-latency, 0.000000001000
1822, trace-trans-req, RTU-L1VTLB-num, 6.000000000000
1823, trace-trans-req, RTU-L2TLB-latency, 0.000000001000
1824, trace-trans-req, RTU-L2TLB-num, 15.000000000000
1825, trace-trans-req, RTU-RTU-translation-request-latency, 0.000000032000
1826, trace-trans-req, RTU-RTU-translation-request-num, 15.000000000000
1827, trace-trans-req, RTU-RTU-translation-response-latency, 0.000000032000
1828, trace-trans-req, RTU-RTU-translation-response-num, 15.000000000000
1829, GPU1.chiplet_00.SA_00.L1VAddrTrans_00, req-latency, 0.000000333336
1830, GPU1.chiplet_00.SA_00.L1VAddrTrans_00, req-num, 140.000000000000
1831, GPU1.chiplet_00.SA_00.L1VAddrTrans_00, translation-latency, 0.000000244943
1832, GPU1.chiplet_00.SA_00.L1VAddrTrans_00, translation-num, 140.000000000000
1833, GPU1.chiplet_00.SA_00.L1VAddrTrans_01, req-latency, 0.000000000000
1834, GPU1.chiplet_00.SA_00.L1VAddrTrans_01, req-num, 0.000000000000
1835, GPU1.chiplet_00.SA_00.L1VAddrTrans_01, translation-latency, 0.000000000000
1836, GPU1.chiplet_00.SA_00.L1VAddrTrans_01, translation-num, 0.000000000000
1837, GPU1.chiplet_00.SA_00.L1VAddrTrans_02, req-latency, 0.000000000000
1838, GPU1.chiplet_00.SA_00.L1VAddrTrans_02, req-num, 0.000000000000
1839, GPU1.chiplet_00.SA_00.L1VAddrTrans_02, translation-latency, 0.000000000000
1840, GPU1.chiplet_00.SA_00.L1VAddrTrans_02, translation-num, 0.000000000000
1841, GPU1.chiplet_00.SA_00.L1VAddrTrans_03, req-latency, 0.000000000000
1842, GPU1.chiplet_00.SA_00.L1VAddrTrans_03, req-num, 0.000000000000
1843, GPU1.chiplet_00.SA_00.L1VAddrTrans_03, translation-latency, 0.000000000000
1844, GPU1.chiplet_00.SA_00.L1VAddrTrans_03, translation-num, 0.000000000000
1845, GPU1.chiplet_00.SA_01.L1VAddrTrans_00, req-latency, 0.000000000000
1846, GPU1.chiplet_00.SA_01.L1VAddrTrans_00, req-num, 0.000000000000
1847, GPU1.chiplet_00.SA_01.L1VAddrTrans_00, translation-latency, 0.000000000000
1848, GPU1.chiplet_00.SA_01.L1VAddrTrans_00, translation-num, 0.000000000000
1849, GPU1.chiplet_00.SA_01.L1VAddrTrans_01, req-latency, 0.000000000000
1850, GPU1.chiplet_00.SA_01.L1VAddrTrans_01, req-num, 0.000000000000
1851, GPU1.chiplet_00.SA_01.L1VAddrTrans_01, translation-latency, 0.000000000000
1852, GPU1.chiplet_00.SA_01.L1VAddrTrans_01, translation-num, 0.000000000000
1853, GPU1.chiplet_00.SA_01.L1VAddrTrans_02, req-latency, 0.000000000000
1854, GPU1.chiplet_00.SA_01.L1VAddrTrans_02, req-num, 0.000000000000
1855, GPU1.chiplet_00.SA_01.L1VAddrTrans_02, translation-latency, 0.000000000000
1856, GPU1.chiplet_00.SA_01.L1VAddrTrans_02, translation-num, 0.000000000000
1857, GPU1.chiplet_00.SA_01.L1VAddrTrans_03, req-latency, 0.000000000000
1858, GPU1.chiplet_00.SA_01.L1VAddrTrans_03, req-num, 0.000000000000
1859, GPU1.chiplet_00.SA_01.L1VAddrTrans_03, translation-latency, 0.000000000000
1860, GPU1.chiplet_00.SA_01.L1VAddrTrans_03, translation-num, 0.000000000000
1861, GPU1.chiplet_00.SA_02.L1VAddrTrans_00, req-latency, 0.000000000000
1862, GPU1.chiplet_00.SA_02.L1VAddrTrans_00, req-num, 0.000000000000
1863, GPU1.chiplet_00.SA_02.L1VAddrTrans_00, translation-latency, 0.000000000000
1864, GPU1.chiplet_00.SA_02.L1VAddrTrans_00, translation-num, 0.000000000000
1865, GPU1.chiplet_00.SA_02.L1VAddrTrans_01, req-latency, 0.000000000000
1866, GPU1.chiplet_00.SA_02.L1VAddrTrans_01, req-num, 0.000000000000
1867, GPU1.chiplet_00.SA_02.L1VAddrTrans_01, translation-latency, 0.000000000000
1868, GPU1.chiplet_00.SA_02.L1VAddrTrans_01, translation-num, 0.000000000000
1869, GPU1.chiplet_00.SA_02.L1VAddrTrans_02, req-latency, 0.000000000000
1870, GPU1.chiplet_00.SA_02.L1VAddrTrans_02, req-num, 0.000000000000
1871, GPU1.chiplet_00.SA_02.L1VAddrTrans_02, translation-latency, 0.000000000000
1872, GPU1.chiplet_00.SA_02.L1VAddrTrans_02, translation-num, 0.000000000000
1873, GPU1.chiplet_00.SA_02.L1VAddrTrans_03, req-latency, 0.000000000000
1874, GPU1.chiplet_00.SA_02.L1VAddrTrans_03, req-num, 0.000000000000
1875, GPU1.chiplet_00.SA_02.L1VAddrTrans_03, translation-latency, 0.000000000000
1876, GPU1.chiplet_00.SA_02.L1VAddrTrans_03, translation-num, 0.000000000000
1877, GPU1.chiplet_00.SA_03.L1VAddrTrans_00, req-latency, 0.000000000000
1878, GPU1.chiplet_00.SA_03.L1VAddrTrans_00, req-num, 0.000000000000
1879, GPU1.chiplet_00.SA_03.L1VAddrTrans_00, translation-latency, 0.000000000000
1880, GPU1.chiplet_00.SA_03.L1VAddrTrans_00, translation-num, 0.000000000000
1881, GPU1.chiplet_00.SA_03.L1VAddrTrans_01, req-latency, 0.000000000000
1882, GPU1.chiplet_00.SA_03.L1VAddrTrans_01, req-num, 0.000000000000
1883, GPU1.chiplet_00.SA_03.L1VAddrTrans_01, translation-latency, 0.000000000000
1884, GPU1.chiplet_00.SA_03.L1VAddrTrans_01, translation-num, 0.000000000000
1885, GPU1.chiplet_00.SA_03.L1VAddrTrans_02, req-latency, 0.000000000000
1886, GPU1.chiplet_00.SA_03.L1VAddrTrans_02, req-num, 0.000000000000
1887, GPU1.chiplet_00.SA_03.L1VAddrTrans_02, translation-latency, 0.000000000000
1888, GPU1.chiplet_00.SA_03.L1VAddrTrans_02, translation-num, 0.000000000000
1889, GPU1.chiplet_00.SA_03.L1VAddrTrans_03, req-latency, 0.000000000000
1890, GPU1.chiplet_00.SA_03.L1VAddrTrans_03, req-num, 0.000000000000
1891, GPU1.chiplet_00.SA_03.L1VAddrTrans_03, translation-latency, 0.000000000000
1892, GPU1.chiplet_00.SA_03.L1VAddrTrans_03, translation-num, 0.000000000000
1893, GPU1.chiplet_00.SA_04.L1VAddrTrans_00, req-latency, 0.000000000000
1894, GPU1.chiplet_00.SA_04.L1VAddrTrans_00, req-num, 0.000000000000
1895, GPU1.chiplet_00.SA_04.L1VAddrTrans_00, translation-latency, 0.000000000000
1896, GPU1.chiplet_00.SA_04.L1VAddrTrans_00, translation-num, 0.000000000000
1897, GPU1.chiplet_00.SA_04.L1VAddrTrans_01, req-latency, 0.000000000000
1898, GPU1.chiplet_00.SA_04.L1VAddrTrans_01, req-num, 0.000000000000
1899, GPU1.chiplet_00.SA_04.L1VAddrTrans_01, translation-latency, 0.000000000000
1900, GPU1.chiplet_00.SA_04.L1VAddrTrans_01, translation-num, 0.000000000000
1901, GPU1.chiplet_00.SA_04.L1VAddrTrans_02, req-latency, 0.000000000000
1902, GPU1.chiplet_00.SA_04.L1VAddrTrans_02, req-num, 0.000000000000
1903, GPU1.chiplet_00.SA_04.L1VAddrTrans_02, translation-latency, 0.000000000000
1904, GPU1.chiplet_00.SA_04.L1VAddrTrans_02, translation-num, 0.000000000000
1905, GPU1.chiplet_00.SA_04.L1VAddrTrans_03, req-latency, 0.000000000000
1906, GPU1.chiplet_00.SA_04.L1VAddrTrans_03, req-num, 0.000000000000
1907, GPU1.chiplet_00.SA_04.L1VAddrTrans_03, translation-latency, 0.000000000000
1908, GPU1.chiplet_00.SA_04.L1VAddrTrans_03, translation-num, 0.000000000000
1909, GPU1.chiplet_00.SA_05.L1VAddrTrans_00, req-latency, 0.000000000000
1910, GPU1.chiplet_00.SA_05.L1VAddrTrans_00, req-num, 0.000000000000
1911, GPU1.chiplet_00.SA_05.L1VAddrTrans_00, translation-latency, 0.000000000000
1912, GPU1.chiplet_00.SA_05.L1VAddrTrans_00, translation-num, 0.000000000000
1913, GPU1.chiplet_00.SA_05.L1VAddrTrans_01, req-latency, 0.000000000000
1914, GPU1.chiplet_00.SA_05.L1VAddrTrans_01, req-num, 0.000000000000
1915, GPU1.chiplet_00.SA_05.L1VAddrTrans_01, translation-latency, 0.000000000000
1916, GPU1.chiplet_00.SA_05.L1VAddrTrans_01, translation-num, 0.000000000000
1917, GPU1.chiplet_00.SA_05.L1VAddrTrans_02, req-latency, 0.000000000000
1918, GPU1.chiplet_00.SA_05.L1VAddrTrans_02, req-num, 0.000000000000
1919, GPU1.chiplet_00.SA_05.L1VAddrTrans_02, translation-latency, 0.000000000000
1920, GPU1.chiplet_00.SA_05.L1VAddrTrans_02, translation-num, 0.000000000000
1921, GPU1.chiplet_00.SA_05.L1VAddrTrans_03, req-latency, 0.000000000000
1922, GPU1.chiplet_00.SA_05.L1VAddrTrans_03, req-num, 0.000000000000
1923, GPU1.chiplet_00.SA_05.L1VAddrTrans_03, translation-latency, 0.000000000000
1924, GPU1.chiplet_00.SA_05.L1VAddrTrans_03, translation-num, 0.000000000000
1925, GPU1.chiplet_00.SA_06.L1VAddrTrans_00, req-latency, 0.000000000000
1926, GPU1.chiplet_00.SA_06.L1VAddrTrans_00, req-num, 0.000000000000
1927, GPU1.chiplet_00.SA_06.L1VAddrTrans_00, translation-latency, 0.000000000000
1928, GPU1.chiplet_00.SA_06.L1VAddrTrans_00, translation-num, 0.000000000000
1929, GPU1.chiplet_00.SA_06.L1VAddrTrans_01, req-latency, 0.000000000000
1930, GPU1.chiplet_00.SA_06.L1VAddrTrans_01, req-num, 0.000000000000
1931, GPU1.chiplet_00.SA_06.L1VAddrTrans_01, translation-latency, 0.000000000000
1932, GPU1.chiplet_00.SA_06.L1VAddrTrans_01, translation-num, 0.000000000000
1933, GPU1.chiplet_00.SA_06.L1VAddrTrans_02, req-latency, 0.000000000000
1934, GPU1.chiplet_00.SA_06.L1VAddrTrans_02, req-num, 0.000000000000
1935, GPU1.chiplet_00.SA_06.L1VAddrTrans_02, translation-latency, 0.000000000000
1936, GPU1.chiplet_00.SA_06.L1VAddrTrans_02, translation-num, 0.000000000000
1937, GPU1.chiplet_00.SA_06.L1VAddrTrans_03, req-latency, 0.000000000000
1938, GPU1.chiplet_00.SA_06.L1VAddrTrans_03, req-num, 0.000000000000
1939, GPU1.chiplet_00.SA_06.L1VAddrTrans_03, translation-latency, 0.000000000000
1940, GPU1.chiplet_00.SA_06.L1VAddrTrans_03, translation-num, 0.000000000000
1941, GPU1.chiplet_00.SA_07.L1VAddrTrans_00, req-latency, 0.000000000000
1942, GPU1.chiplet_00.SA_07.L1VAddrTrans_00, req-num, 0.000000000000
1943, GPU1.chiplet_00.SA_07.L1VAddrTrans_00, translation-latency, 0.000000000000
1944, GPU1.chiplet_00.SA_07.L1VAddrTrans_00, translation-num, 0.000000000000
1945, GPU1.chiplet_00.SA_07.L1VAddrTrans_01, req-latency, 0.000000000000
1946, GPU1.chiplet_00.SA_07.L1VAddrTrans_01, req-num, 0.000000000000
1947, GPU1.chiplet_00.SA_07.L1VAddrTrans_01, translation-latency, 0.000000000000
1948, GPU1.chiplet_00.SA_07.L1VAddrTrans_01, translation-num, 0.000000000000
1949, GPU1.chiplet_00.SA_07.L1VAddrTrans_02, req-latency, 0.000000000000
1950, GPU1.chiplet_00.SA_07.L1VAddrTrans_02, req-num, 0.000000000000
1951, GPU1.chiplet_00.SA_07.L1VAddrTrans_02, translation-latency, 0.000000000000
1952, GPU1.chiplet_00.SA_07.L1VAddrTrans_02, translation-num, 0.000000000000
1953, GPU1.chiplet_00.SA_07.L1VAddrTrans_03, req-latency, 0.000000000000
1954, GPU1.chiplet_00.SA_07.L1VAddrTrans_03, req-num, 0.000000000000
1955, GPU1.chiplet_00.SA_07.L1VAddrTrans_03, translation-latency, 0.000000000000
1956, GPU1.chiplet_00.SA_07.L1VAddrTrans_03, translation-num, 0.000000000000
1957, GPU1.chiplet_01.SA_00.L1VAddrTrans_00, req-latency, 0.000000362619
1958, GPU1.chiplet_01.SA_00.L1VAddrTrans_00, req-num, 160.000000000000
1959, GPU1.chiplet_01.SA_00.L1VAddrTrans_00, translation-latency, 0.000000228800
1960, GPU1.chiplet_01.SA_00.L1VAddrTrans_00, translation-num, 160.000000000000
1961, GPU1.chiplet_01.SA_00.L1VAddrTrans_01, req-latency, 0.000000000000
1962, GPU1.chiplet_01.SA_00.L1VAddrTrans_01, req-num, 0.000000000000
1963, GPU1.chiplet_01.SA_00.L1VAddrTrans_01, translation-latency, 0.000000000000
1964, GPU1.chiplet_01.SA_00.L1VAddrTrans_01, translation-num, 0.000000000000
1965, GPU1.chiplet_01.SA_00.L1VAddrTrans_02, req-latency, 0.000000000000
1966, GPU1.chiplet_01.SA_00.L1VAddrTrans_02, req-num, 0.000000000000
1967, GPU1.chiplet_01.SA_00.L1VAddrTrans_02, translation-latency, 0.000000000000
1968, GPU1.chiplet_01.SA_00.L1VAddrTrans_02, translation-num, 0.000000000000
1969, GPU1.chiplet_01.SA_00.L1VAddrTrans_03, req-latency, 0.000000000000
1970, GPU1.chiplet_01.SA_00.L1VAddrTrans_03, req-num, 0.000000000000
1971, GPU1.chiplet_01.SA_00.L1VAddrTrans_03, translation-latency, 0.000000000000
1972, GPU1.chiplet_01.SA_00.L1VAddrTrans_03, translation-num, 0.000000000000
1973, GPU1.chiplet_01.SA_01.L1VAddrTrans_00, req-latency, 0.000000000000
1974, GPU1.chiplet_01.SA_01.L1VAddrTrans_00, req-num, 0.000000000000
1975, GPU1.chiplet_01.SA_01.L1VAddrTrans_00, translation-latency, 0.000000000000
1976, GPU1.chiplet_01.SA_01.L1VAddrTrans_00, translation-num, 0.000000000000
1977, GPU1.chiplet_01.SA_01.L1VAddrTrans_01, req-latency, 0.000000000000
1978, GPU1.chiplet_01.SA_01.L1VAddrTrans_01, req-num, 0.000000000000
1979, GPU1.chiplet_01.SA_01.L1VAddrTrans_01, translation-latency, 0.000000000000
1980, GPU1.chiplet_01.SA_01.L1VAddrTrans_01, translation-num, 0.000000000000
1981, GPU1.chiplet_01.SA_01.L1VAddrTrans_02, req-latency, 0.000000000000
1982, GPU1.chiplet_01.SA_01.L1VAddrTrans_02, req-num, 0.000000000000
1983, GPU1.chiplet_01.SA_01.L1VAddrTrans_02, translation-latency, 0.000000000000
1984, GPU1.chiplet_01.SA_01.L1VAddrTrans_02, translation-num, 0.000000000000
1985, GPU1.chiplet_01.SA_01.L1VAddrTrans_03, req-latency, 0.000000000000
1986, GPU1.chiplet_01.SA_01.L1VAddrTrans_03, req-num, 0.000000000000
1987, GPU1.chiplet_01.SA_01.L1VAddrTrans_03, translation-latency, 0.000000000000
1988, GPU1.chiplet_01.SA_01.L1VAddrTrans_03, translation-num, 0.000000000000
1989, GPU1.chiplet_01.SA_02.L1VAddrTrans_00, req-latency, 0.000000000000
1990, GPU1.chiplet_01.SA_02.L1VAddrTrans_00, req-num, 0.000000000000
1991, GPU1.chiplet_01.SA_02.L1VAddrTrans_00, translation-latency, 0.000000000000
1992, GPU1.chiplet_01.SA_02.L1VAddrTrans_00, translation-num, 0.000000000000
1993, GPU1.chiplet_01.SA_02.L1VAddrTrans_01, req-latency, 0.000000000000
1994, GPU1.chiplet_01.SA_02.L1VAddrTrans_01, req-num, 0.000000000000
1995, GPU1.chiplet_01.SA_02.L1VAddrTrans_01, translation-latency, 0.000000000000
1996, GPU1.chiplet_01.SA_02.L1VAddrTrans_01, translation-num, 0.000000000000
1997, GPU1.chiplet_01.SA_02.L1VAddrTrans_02, req-latency, 0.000000000000
1998, GPU1.chiplet_01.SA_02.L1VAddrTrans_02, req-num, 0.000000000000
1999, GPU1.chiplet_01.SA_02.L1VAddrTrans_02, translation-latency, 0.000000000000
2000, GPU1.chiplet_01.SA_02.L1VAddrTrans_02, translation-num, 0.000000000000
2001, GPU1.chiplet_01.SA_02.L1VAddrTrans_03, req-latency, 0.000000000000
2002, GPU1.chiplet_01.SA_02.L1VAddrTrans_03, req-num, 0.000000000000
2003, GPU1.chiplet_01.SA_02.L1VAddrTrans_03, translation-latency, 0.000000000000
2004, GPU1.chiplet_01.SA_02.L1VAddrTrans_03, translation-num, 0.000000000000
2005, GPU1.chiplet_01.SA_03.L1VAddrTrans_00, req-latency, 0.000000000000
2006, GPU1.chiplet_01.SA_03.L1VAddrTrans_00, req-num, 0.000000000000
2007, GPU1.chiplet_01.SA_03.L1VAddrTrans_00, translation-latency, 0.000000000000
2008, GPU1.chiplet_01.SA_03.L1VAddrTrans_00, translation-num, 0.000000000000
2009, GPU1.chiplet_01.SA_03.L1VAddrTrans_01, req-latency, 0.000000000000
2010, GPU1.chiplet_01.SA_03.L1VAddrTrans_01, req-num, 0.000000000000
2011, GPU1.chiplet_01.SA_03.L1VAddrTrans_01, translation-latency, 0.000000000000
2012, GPU1.chiplet_01.SA_03.L1VAddrTrans_01, translation-num, 0.000000000000
2013, GPU1.chiplet_01.SA_03.L1VAddrTrans_02, req-latency, 0.000000000000
2014, GPU1.chiplet_01.SA_03.L1VAddrTrans_02, req-num, 0.000000000000
2015, GPU1.chiplet_01.SA_03.L1VAddrTrans_02, translation-latency, 0.000000000000
2016, GPU1.chiplet_01.SA_03.L1VAddrTrans_02, translation-num, 0.000000000000
2017, GPU1.chiplet_01.SA_03.L1VAddrTrans_03, req-latency, 0.000000000000
2018, GPU1.chiplet_01.SA_03.L1VAddrTrans_03, req-num, 0.000000000000
2019, GPU1.chiplet_01.SA_03.L1VAddrTrans_03, translation-latency, 0.000000000000
2020, GPU1.chiplet_01.SA_03.L1VAddrTrans_03, translation-num, 0.000000000000
2021, GPU1.chiplet_01.SA_04.L1VAddrTrans_00, req-latency, 0.000000000000
2022, GPU1.chiplet_01.SA_04.L1VAddrTrans_00, req-num, 0.000000000000
2023, GPU1.chiplet_01.SA_04.L1VAddrTrans_00, translation-latency, 0.000000000000
2024, GPU1.chiplet_01.SA_04.L1VAddrTrans_00, translation-num, 0.000000000000
2025, GPU1.chiplet_01.SA_04.L1VAddrTrans_01, req-latency, 0.000000000000
2026, GPU1.chiplet_01.SA_04.L1VAddrTrans_01, req-num, 0.000000000000
2027, GPU1.chiplet_01.SA_04.L1VAddrTrans_01, translation-latency, 0.000000000000
2028, GPU1.chiplet_01.SA_04.L1VAddrTrans_01, translation-num, 0.000000000000
2029, GPU1.chiplet_01.SA_04.L1VAddrTrans_02, req-latency, 0.000000000000
2030, GPU1.chiplet_01.SA_04.L1VAddrTrans_02, req-num, 0.000000000000
2031, GPU1.chiplet_01.SA_04.L1VAddrTrans_02, translation-latency, 0.000000000000
2032, GPU1.chiplet_01.SA_04.L1VAddrTrans_02, translation-num, 0.000000000000
2033, GPU1.chiplet_01.SA_04.L1VAddrTrans_03, req-latency, 0.000000000000
2034, GPU1.chiplet_01.SA_04.L1VAddrTrans_03, req-num, 0.000000000000
2035, GPU1.chiplet_01.SA_04.L1VAddrTrans_03, translation-latency, 0.000000000000
2036, GPU1.chiplet_01.SA_04.L1VAddrTrans_03, translation-num, 0.000000000000
2037, GPU1.chiplet_01.SA_05.L1VAddrTrans_00, req-latency, 0.000000000000
2038, GPU1.chiplet_01.SA_05.L1VAddrTrans_00, req-num, 0.000000000000
2039, GPU1.chiplet_01.SA_05.L1VAddrTrans_00, translation-latency, 0.000000000000
2040, GPU1.chiplet_01.SA_05.L1VAddrTrans_00, translation-num, 0.000000000000
2041, GPU1.chiplet_01.SA_05.L1VAddrTrans_01, req-latency, 0.000000000000
2042, GPU1.chiplet_01.SA_05.L1VAddrTrans_01, req-num, 0.000000000000
2043, GPU1.chiplet_01.SA_05.L1VAddrTrans_01, translation-latency, 0.000000000000
2044, GPU1.chiplet_01.SA_05.L1VAddrTrans_01, translation-num, 0.000000000000
2045, GPU1.chiplet_01.SA_05.L1VAddrTrans_02, req-latency, 0.000000000000
2046, GPU1.chiplet_01.SA_05.L1VAddrTrans_02, req-num, 0.000000000000
2047, GPU1.chiplet_01.SA_05.L1VAddrTrans_02, translation-latency, 0.000000000000
2048, GPU1.chiplet_01.SA_05.L1VAddrTrans_02, translation-num, 0.000000000000
2049, GPU1.chiplet_01.SA_05.L1VAddrTrans_03, req-latency, 0.000000000000
2050, GPU1.chiplet_01.SA_05.L1VAddrTrans_03, req-num, 0.000000000000
2051, GPU1.chiplet_01.SA_05.L1VAddrTrans_03, translation-latency, 0.000000000000
2052, GPU1.chiplet_01.SA_05.L1VAddrTrans_03, translation-num, 0.000000000000
2053, GPU1.chiplet_01.SA_06.L1VAddrTrans_00, req-latency, 0.000000000000
2054, GPU1.chiplet_01.SA_06.L1VAddrTrans_00, req-num, 0.000000000000
2055, GPU1.chiplet_01.SA_06.L1VAddrTrans_00, translation-latency, 0.000000000000
2056, GPU1.chiplet_01.SA_06.L1VAddrTrans_00, translation-num, 0.000000000000
2057, GPU1.chiplet_01.SA_06.L1VAddrTrans_01, req-latency, 0.000000000000
2058, GPU1.chiplet_01.SA_06.L1VAddrTrans_01, req-num, 0.000000000000
2059, GPU1.chiplet_01.SA_06.L1VAddrTrans_01, translation-latency, 0.000000000000
2060, GPU1.chiplet_01.SA_06.L1VAddrTrans_01, translation-num, 0.000000000000
2061, GPU1.chiplet_01.SA_06.L1VAddrTrans_02, req-latency, 0.000000000000
2062, GPU1.chiplet_01.SA_06.L1VAddrTrans_02, req-num, 0.000000000000
2063, GPU1.chiplet_01.SA_06.L1VAddrTrans_02, translation-latency, 0.000000000000
2064, GPU1.chiplet_01.SA_06.L1VAddrTrans_02, translation-num, 0.000000000000
2065, GPU1.chiplet_01.SA_06.L1VAddrTrans_03, req-latency, 0.000000000000
2066, GPU1.chiplet_01.SA_06.L1VAddrTrans_03, req-num, 0.000000000000
2067, GPU1.chiplet_01.SA_06.L1VAddrTrans_03, translation-latency, 0.000000000000
2068, GPU1.chiplet_01.SA_06.L1VAddrTrans_03, translation-num, 0.000000000000
2069, GPU1.chiplet_01.SA_07.L1VAddrTrans_00, req-latency, 0.000000000000
2070, GPU1.chiplet_01.SA_07.L1VAddrTrans_00, req-num, 0.000000000000
2071, GPU1.chiplet_01.SA_07.L1VAddrTrans_00, translation-latency, 0.000000000000
2072, GPU1.chiplet_01.SA_07.L1VAddrTrans_00, translation-num, 0.000000000000
2073, GPU1.chiplet_01.SA_07.L1VAddrTrans_01, req-latency, 0.000000000000
2074, GPU1.chiplet_01.SA_07.L1VAddrTrans_01, req-num, 0.000000000000
2075, GPU1.chiplet_01.SA_07.L1VAddrTrans_01, translation-latency, 0.000000000000
2076, GPU1.chiplet_01.SA_07.L1VAddrTrans_01, translation-num, 0.000000000000
2077, GPU1.chiplet_01.SA_07.L1VAddrTrans_02, req-latency, 0.000000000000
2078, GPU1.chiplet_01.SA_07.L1VAddrTrans_02, req-num, 0.000000000000
2079, GPU1.chiplet_01.SA_07.L1VAddrTrans_02, translation-latency, 0.000000000000
2080, GPU1.chiplet_01.SA_07.L1VAddrTrans_02, translation-num, 0.000000000000
2081, GPU1.chiplet_01.SA_07.L1VAddrTrans_03, req-latency, 0.000000000000
2082, GPU1.chiplet_01.SA_07.L1VAddrTrans_03, req-num, 0.000000000000
2083, GPU1.chiplet_01.SA_07.L1VAddrTrans_03, translation-latency, 0.000000000000
2084, GPU1.chiplet_01.SA_07.L1VAddrTrans_03, translation-num, 0.000000000000
2085, GPU1.chiplet_02.SA_00.L1VAddrTrans_00, req-latency, 0.000000370550
2086, GPU1.chiplet_02.SA_00.L1VAddrTrans_00, req-num, 160.000000000000
2087, GPU1.chiplet_02.SA_00.L1VAddrTrans_00, translation-latency, 0.000000234900
2088, GPU1.chiplet_02.SA_00.L1VAddrTrans_00, translation-num, 160.000000000000
2089, GPU1.chiplet_02.SA_00.L1VAddrTrans_01, req-latency, 0.000000000000
2090, GPU1.chiplet_02.SA_00.L1VAddrTrans_01, req-num, 0.000000000000
2091, GPU1.chiplet_02.SA_00.L1VAddrTrans_01, translation-latency, 0.000000000000
2092, GPU1.chiplet_02.SA_00.L1VAddrTrans_01, translation-num, 0.000000000000
2093, GPU1.chiplet_02.SA_00.L1VAddrTrans_02, req-latency, 0.000000000000
2094, GPU1.chiplet_02.SA_00.L1VAddrTrans_02, req-num, 0.000000000000
2095, GPU1.chiplet_02.SA_00.L1VAddrTrans_02, translation-latency, 0.000000000000
2096, GPU1.chiplet_02.SA_00.L1VAddrTrans_02, translation-num, 0.000000000000
2097, GPU1.chiplet_02.SA_00.L1VAddrTrans_03, req-latency, 0.000000000000
2098, GPU1.chiplet_02.SA_00.L1VAddrTrans_03, req-num, 0.000000000000
2099, GPU1.chiplet_02.SA_00.L1VAddrTrans_03, translation-latency, 0.000000000000
2100, GPU1.chiplet_02.SA_00.L1VAddrTrans_03, translation-num, 0.000000000000
2101, GPU1.chiplet_02.SA_01.L1VAddrTrans_00, req-latency, 0.000000000000
2102, GPU1.chiplet_02.SA_01.L1VAddrTrans_00, req-num, 0.000000000000
2103, GPU1.chiplet_02.SA_01.L1VAddrTrans_00, translation-latency, 0.000000000000
2104, GPU1.chiplet_02.SA_01.L1VAddrTrans_00, translation-num, 0.000000000000
2105, GPU1.chiplet_02.SA_01.L1VAddrTrans_01, req-latency, 0.000000000000
2106, GPU1.chiplet_02.SA_01.L1VAddrTrans_01, req-num, 0.000000000000
2107, GPU1.chiplet_02.SA_01.L1VAddrTrans_01, translation-latency, 0.000000000000
2108, GPU1.chiplet_02.SA_01.L1VAddrTrans_01, translation-num, 0.000000000000
2109, GPU1.chiplet_02.SA_01.L1VAddrTrans_02, req-latency, 0.000000000000
2110, GPU1.chiplet_02.SA_01.L1VAddrTrans_02, req-num, 0.000000000000
2111, GPU1.chiplet_02.SA_01.L1VAddrTrans_02, translation-latency, 0.000000000000
2112, GPU1.chiplet_02.SA_01.L1VAddrTrans_02, translation-num, 0.000000000000
2113, GPU1.chiplet_02.SA_01.L1VAddrTrans_03, req-latency, 0.000000000000
2114, GPU1.chiplet_02.SA_01.L1VAddrTrans_03, req-num, 0.000000000000
2115, GPU1.chiplet_02.SA_01.L1VAddrTrans_03, translation-latency, 0.000000000000
2116, GPU1.chiplet_02.SA_01.L1VAddrTrans_03, translation-num, 0.000000000000
2117, GPU1.chiplet_02.SA_02.L1VAddrTrans_00, req-latency, 0.000000000000
2118, GPU1.chiplet_02.SA_02.L1VAddrTrans_00, req-num, 0.000000000000
2119, GPU1.chiplet_02.SA_02.L1VAddrTrans_00, translation-latency, 0.000000000000
2120, GPU1.chiplet_02.SA_02.L1VAddrTrans_00, translation-num, 0.000000000000
2121, GPU1.chiplet_02.SA_02.L1VAddrTrans_01, req-latency, 0.000000000000
2122, GPU1.chiplet_02.SA_02.L1VAddrTrans_01, req-num, 0.000000000000
2123, GPU1.chiplet_02.SA_02.L1VAddrTrans_01, translation-latency, 0.000000000000
2124, GPU1.chiplet_02.SA_02.L1VAddrTrans_01, translation-num, 0.000000000000
2125, GPU1.chiplet_02.SA_02.L1VAddrTrans_02, req-latency, 0.000000000000
2126, GPU1.chiplet_02.SA_02.L1VAddrTrans_02, req-num, 0.000000000000
2127, GPU1.chiplet_02.SA_02.L1VAddrTrans_02, translation-latency, 0.000000000000
2128, GPU1.chiplet_02.SA_02.L1VAddrTrans_02, translation-num, 0.000000000000
2129, GPU1.chiplet_02.SA_02.L1VAddrTrans_03, req-latency, 0.000000000000
2130, GPU1.chiplet_02.SA_02.L1VAddrTrans_03, req-num, 0.000000000000
2131, GPU1.chiplet_02.SA_02.L1VAddrTrans_03, translation-latency, 0.000000000000
2132, GPU1.chiplet_02.SA_02.L1VAddrTrans_03, translation-num, 0.000000000000
2133, GPU1.chiplet_02.SA_03.L1VAddrTrans_00, req-latency, 0.000000000000
2134, GPU1.chiplet_02.SA_03.L1VAddrTrans_00, req-num, 0.000000000000
2135, GPU1.chiplet_02.SA_03.L1VAddrTrans_00, translation-latency, 0.000000000000
2136, GPU1.chiplet_02.SA_03.L1VAddrTrans_00, translation-num, 0.000000000000
2137, GPU1.chiplet_02.SA_03.L1VAddrTrans_01, req-latency, 0.000000000000
2138, GPU1.chiplet_02.SA_03.L1VAddrTrans_01, req-num, 0.000000000000
2139, GPU1.chiplet_02.SA_03.L1VAddrTrans_01, translation-latency, 0.000000000000
2140, GPU1.chiplet_02.SA_03.L1VAddrTrans_01, translation-num, 0.000000000000
2141, GPU1.chiplet_02.SA_03.L1VAddrTrans_02, req-latency, 0.000000000000
2142, GPU1.chiplet_02.SA_03.L1VAddrTrans_02, req-num, 0.000000000000
2143, GPU1.chiplet_02.SA_03.L1VAddrTrans_02, translation-latency, 0.000000000000
2144, GPU1.chiplet_02.SA_03.L1VAddrTrans_02, translation-num, 0.000000000000
2145, GPU1.chiplet_02.SA_03.L1VAddrTrans_03, req-latency, 0.000000000000
2146, GPU1.chiplet_02.SA_03.L1VAddrTrans_03, req-num, 0.000000000000
2147, GPU1.chiplet_02.SA_03.L1VAddrTrans_03, translation-latency, 0.000000000000
2148, GPU1.chiplet_02.SA_03.L1VAddrTrans_03, translation-num, 0.000000000000
2149, GPU1.chiplet_02.SA_04.L1VAddrTrans_00, req-latency, 0.000000000000
2150, GPU1.chiplet_02.SA_04.L1VAddrTrans_00, req-num, 0.000000000000
2151, GPU1.chiplet_02.SA_04.L1VAddrTrans_00, translation-latency, 0.000000000000
2152, GPU1.chiplet_02.SA_04.L1VAddrTrans_00, translation-num, 0.000000000000
2153, GPU1.chiplet_02.SA_04.L1VAddrTrans_01, req-latency, 0.000000000000
2154, GPU1.chiplet_02.SA_04.L1VAddrTrans_01, req-num, 0.000000000000
2155, GPU1.chiplet_02.SA_04.L1VAddrTrans_01, translation-latency, 0.000000000000
2156, GPU1.chiplet_02.SA_04.L1VAddrTrans_01, translation-num, 0.000000000000
2157, GPU1.chiplet_02.SA_04.L1VAddrTrans_02, req-latency, 0.000000000000
2158, GPU1.chiplet_02.SA_04.L1VAddrTrans_02, req-num, 0.000000000000
2159, GPU1.chiplet_02.SA_04.L1VAddrTrans_02, translation-latency, 0.000000000000
2160, GPU1.chiplet_02.SA_04.L1VAddrTrans_02, translation-num, 0.000000000000
2161, GPU1.chiplet_02.SA_04.L1VAddrTrans_03, req-latency, 0.000000000000
2162, GPU1.chiplet_02.SA_04.L1VAddrTrans_03, req-num, 0.000000000000
2163, GPU1.chiplet_02.SA_04.L1VAddrTrans_03, translation-latency, 0.000000000000
2164, GPU1.chiplet_02.SA_04.L1VAddrTrans_03, translation-num, 0.000000000000
2165, GPU1.chiplet_02.SA_05.L1VAddrTrans_00, req-latency, 0.000000000000
2166, GPU1.chiplet_02.SA_05.L1VAddrTrans_00, req-num, 0.000000000000
2167, GPU1.chiplet_02.SA_05.L1VAddrTrans_00, translation-latency, 0.000000000000
2168, GPU1.chiplet_02.SA_05.L1VAddrTrans_00, translation-num, 0.000000000000
2169, GPU1.chiplet_02.SA_05.L1VAddrTrans_01, req-latency, 0.000000000000
2170, GPU1.chiplet_02.SA_05.L1VAddrTrans_01, req-num, 0.000000000000
2171, GPU1.chiplet_02.SA_05.L1VAddrTrans_01, translation-latency, 0.000000000000
2172, GPU1.chiplet_02.SA_05.L1VAddrTrans_01, translation-num, 0.000000000000
2173, GPU1.chiplet_02.SA_05.L1VAddrTrans_02, req-latency, 0.000000000000
2174, GPU1.chiplet_02.SA_05.L1VAddrTrans_02, req-num, 0.000000000000
2175, GPU1.chiplet_02.SA_05.L1VAddrTrans_02, translation-latency, 0.000000000000
2176, GPU1.chiplet_02.SA_05.L1VAddrTrans_02, translation-num, 0.000000000000
2177, GPU1.chiplet_02.SA_05.L1VAddrTrans_03, req-latency, 0.000000000000
2178, GPU1.chiplet_02.SA_05.L1VAddrTrans_03, req-num, 0.000000000000
2179, GPU1.chiplet_02.SA_05.L1VAddrTrans_03, translation-latency, 0.000000000000
2180, GPU1.chiplet_02.SA_05.L1VAddrTrans_03, translation-num, 0.000000000000
2181, GPU1.chiplet_02.SA_06.L1VAddrTrans_00, req-latency, 0.000000000000
2182, GPU1.chiplet_02.SA_06.L1VAddrTrans_00, req-num, 0.000000000000
2183, GPU1.chiplet_02.SA_06.L1VAddrTrans_00, translation-latency, 0.000000000000
2184, GPU1.chiplet_02.SA_06.L1VAddrTrans_00, translation-num, 0.000000000000
2185, GPU1.chiplet_02.SA_06.L1VAddrTrans_01, req-latency, 0.000000000000
2186, GPU1.chiplet_02.SA_06.L1VAddrTrans_01, req-num, 0.000000000000
2187, GPU1.chiplet_02.SA_06.L1VAddrTrans_01, translation-latency, 0.000000000000
2188, GPU1.chiplet_02.SA_06.L1VAddrTrans_01, translation-num, 0.000000000000
2189, GPU1.chiplet_02.SA_06.L1VAddrTrans_02, req-latency, 0.000000000000
2190, GPU1.chiplet_02.SA_06.L1VAddrTrans_02, req-num, 0.000000000000
2191, GPU1.chiplet_02.SA_06.L1VAddrTrans_02, translation-latency, 0.000000000000
2192, GPU1.chiplet_02.SA_06.L1VAddrTrans_02, translation-num, 0.000000000000
2193, GPU1.chiplet_02.SA_06.L1VAddrTrans_03, req-latency, 0.000000000000
2194, GPU1.chiplet_02.SA_06.L1VAddrTrans_03, req-num, 0.000000000000
2195, GPU1.chiplet_02.SA_06.L1VAddrTrans_03, translation-latency, 0.000000000000
2196, GPU1.chiplet_02.SA_06.L1VAddrTrans_03, translation-num, 0.000000000000
2197, GPU1.chiplet_02.SA_07.L1VAddrTrans_00, req-latency, 0.000000000000
2198, GPU1.chiplet_02.SA_07.L1VAddrTrans_00, req-num, 0.000000000000
2199, GPU1.chiplet_02.SA_07.L1VAddrTrans_00, translation-latency, 0.000000000000
2200, GPU1.chiplet_02.SA_07.L1VAddrTrans_00, translation-num, 0.000000000000
2201, GPU1.chiplet_02.SA_07.L1VAddrTrans_01, req-latency, 0.000000000000
2202, GPU1.chiplet_02.SA_07.L1VAddrTrans_01, req-num, 0.000000000000
2203, GPU1.chiplet_02.SA_07.L1VAddrTrans_01, translation-latency, 0.000000000000
2204, GPU1.chiplet_02.SA_07.L1VAddrTrans_01, translation-num, 0.000000000000
2205, GPU1.chiplet_02.SA_07.L1VAddrTrans_02, req-latency, 0.000000000000
2206, GPU1.chiplet_02.SA_07.L1VAddrTrans_02, req-num, 0.000000000000
2207, GPU1.chiplet_02.SA_07.L1VAddrTrans_02, translation-latency, 0.000000000000
2208, GPU1.chiplet_02.SA_07.L1VAddrTrans_02, translation-num, 0.000000000000
2209, GPU1.chiplet_02.SA_07.L1VAddrTrans_03, req-latency, 0.000000000000
2210, GPU1.chiplet_02.SA_07.L1VAddrTrans_03, req-num, 0.000000000000
2211, GPU1.chiplet_02.SA_07.L1VAddrTrans_03, translation-latency, 0.000000000000
2212, GPU1.chiplet_02.SA_07.L1VAddrTrans_03, translation-num, 0.000000000000
2213, GPU1.chiplet_03.SA_00.L1VAddrTrans_00, req-latency, 0.000000378257
2214, GPU1.chiplet_03.SA_00.L1VAddrTrans_00, req-num, 140.000000000000
2215, GPU1.chiplet_03.SA_00.L1VAddrTrans_00, translation-latency, 0.000000236629
2216, GPU1.chiplet_03.SA_00.L1VAddrTrans_00, translation-num, 140.000000000000
2217, GPU1.chiplet_03.SA_00.L1VAddrTrans_01, req-latency, 0.000000000000
2218, GPU1.chiplet_03.SA_00.L1VAddrTrans_01, req-num, 0.000000000000
2219, GPU1.chiplet_03.SA_00.L1VAddrTrans_01, translation-latency, 0.000000000000
2220, GPU1.chiplet_03.SA_00.L1VAddrTrans_01, translation-num, 0.000000000000
2221, GPU1.chiplet_03.SA_00.L1VAddrTrans_02, req-latency, 0.000000000000
2222, GPU1.chiplet_03.SA_00.L1VAddrTrans_02, req-num, 0.000000000000
2223, GPU1.chiplet_03.SA_00.L1VAddrTrans_02, translation-latency, 0.000000000000
2224, GPU1.chiplet_03.SA_00.L1VAddrTrans_02, translation-num, 0.000000000000
2225, GPU1.chiplet_03.SA_00.L1VAddrTrans_03, req-latency, 0.000000000000
2226, GPU1.chiplet_03.SA_00.L1VAddrTrans_03, req-num, 0.000000000000
2227, GPU1.chiplet_03.SA_00.L1VAddrTrans_03, translation-latency, 0.000000000000
2228, GPU1.chiplet_03.SA_00.L1VAddrTrans_03, translation-num, 0.000000000000
2229, GPU1.chiplet_03.SA_01.L1VAddrTrans_00, req-latency, 0.000000000000
2230, GPU1.chiplet_03.SA_01.L1VAddrTrans_00, req-num, 0.000000000000
2231, GPU1.chiplet_03.SA_01.L1VAddrTrans_00, translation-latency, 0.000000000000
2232, GPU1.chiplet_03.SA_01.L1VAddrTrans_00, translation-num, 0.000000000000
2233, GPU1.chiplet_03.SA_01.L1VAddrTrans_01, req-latency, 0.000000000000
2234, GPU1.chiplet_03.SA_01.L1VAddrTrans_01, req-num, 0.000000000000
2235, GPU1.chiplet_03.SA_01.L1VAddrTrans_01, translation-latency, 0.000000000000
2236, GPU1.chiplet_03.SA_01.L1VAddrTrans_01, translation-num, 0.000000000000
2237, GPU1.chiplet_03.SA_01.L1VAddrTrans_02, req-latency, 0.000000000000
2238, GPU1.chiplet_03.SA_01.L1VAddrTrans_02, req-num, 0.000000000000
2239, GPU1.chiplet_03.SA_01.L1VAddrTrans_02, translation-latency, 0.000000000000
2240, GPU1.chiplet_03.SA_01.L1VAddrTrans_02, translation-num, 0.000000000000
2241, GPU1.chiplet_03.SA_01.L1VAddrTrans_03, req-latency, 0.000000000000
2242, GPU1.chiplet_03.SA_01.L1VAddrTrans_03, req-num, 0.000000000000
2243, GPU1.chiplet_03.SA_01.L1VAddrTrans_03, translation-latency, 0.000000000000
2244, GPU1.chiplet_03.SA_01.L1VAddrTrans_03, translation-num, 0.000000000000
2245, GPU1.chiplet_03.SA_02.L1VAddrTrans_00, req-latency, 0.000000000000
2246, GPU1.chiplet_03.SA_02.L1VAddrTrans_00, req-num, 0.000000000000
2247, GPU1.chiplet_03.SA_02.L1VAddrTrans_00, translation-latency, 0.000000000000
2248, GPU1.chiplet_03.SA_02.L1VAddrTrans_00, translation-num, 0.000000000000
2249, GPU1.chiplet_03.SA_02.L1VAddrTrans_01, req-latency, 0.000000000000
2250, GPU1.chiplet_03.SA_02.L1VAddrTrans_01, req-num, 0.000000000000
2251, GPU1.chiplet_03.SA_02.L1VAddrTrans_01, translation-latency, 0.000000000000
2252, GPU1.chiplet_03.SA_02.L1VAddrTrans_01, translation-num, 0.000000000000
2253, GPU1.chiplet_03.SA_02.L1VAddrTrans_02, req-latency, 0.000000000000
2254, GPU1.chiplet_03.SA_02.L1VAddrTrans_02, req-num, 0.000000000000
2255, GPU1.chiplet_03.SA_02.L1VAddrTrans_02, translation-latency, 0.000000000000
2256, GPU1.chiplet_03.SA_02.L1VAddrTrans_02, translation-num, 0.000000000000
2257, GPU1.chiplet_03.SA_02.L1VAddrTrans_03, req-latency, 0.000000000000
2258, GPU1.chiplet_03.SA_02.L1VAddrTrans_03, req-num, 0.000000000000
2259, GPU1.chiplet_03.SA_02.L1VAddrTrans_03, translation-latency, 0.000000000000
2260, GPU1.chiplet_03.SA_02.L1VAddrTrans_03, translation-num, 0.000000000000
2261, GPU1.chiplet_03.SA_03.L1VAddrTrans_00, req-latency, 0.000000000000
2262, GPU1.chiplet_03.SA_03.L1VAddrTrans_00, req-num, 0.000000000000
2263, GPU1.chiplet_03.SA_03.L1VAddrTrans_00, translation-latency, 0.000000000000
2264, GPU1.chiplet_03.SA_03.L1VAddrTrans_00, translation-num, 0.000000000000
2265, GPU1.chiplet_03.SA_03.L1VAddrTrans_01, req-latency, 0.000000000000
2266, GPU1.chiplet_03.SA_03.L1VAddrTrans_01, req-num, 0.000000000000
2267, GPU1.chiplet_03.SA_03.L1VAddrTrans_01, translation-latency, 0.000000000000
2268, GPU1.chiplet_03.SA_03.L1VAddrTrans_01, translation-num, 0.000000000000
2269, GPU1.chiplet_03.SA_03.L1VAddrTrans_02, req-latency, 0.000000000000
2270, GPU1.chiplet_03.SA_03.L1VAddrTrans_02, req-num, 0.000000000000
2271, GPU1.chiplet_03.SA_03.L1VAddrTrans_02, translation-latency, 0.000000000000
2272, GPU1.chiplet_03.SA_03.L1VAddrTrans_02, translation-num, 0.000000000000
2273, GPU1.chiplet_03.SA_03.L1VAddrTrans_03, req-latency, 0.000000000000
2274, GPU1.chiplet_03.SA_03.L1VAddrTrans_03, req-num, 0.000000000000
2275, GPU1.chiplet_03.SA_03.L1VAddrTrans_03, translation-latency, 0.000000000000
2276, GPU1.chiplet_03.SA_03.L1VAddrTrans_03, translation-num, 0.000000000000
2277, GPU1.chiplet_03.SA_04.L1VAddrTrans_00, req-latency, 0.000000000000
2278, GPU1.chiplet_03.SA_04.L1VAddrTrans_00, req-num, 0.000000000000
2279, GPU1.chiplet_03.SA_04.L1VAddrTrans_00, translation-latency, 0.000000000000
2280, GPU1.chiplet_03.SA_04.L1VAddrTrans_00, translation-num, 0.000000000000
2281, GPU1.chiplet_03.SA_04.L1VAddrTrans_01, req-latency, 0.000000000000
2282, GPU1.chiplet_03.SA_04.L1VAddrTrans_01, req-num, 0.000000000000
2283, GPU1.chiplet_03.SA_04.L1VAddrTrans_01, translation-latency, 0.000000000000
2284, GPU1.chiplet_03.SA_04.L1VAddrTrans_01, translation-num, 0.000000000000
2285, GPU1.chiplet_03.SA_04.L1VAddrTrans_02, req-latency, 0.000000000000
2286, GPU1.chiplet_03.SA_04.L1VAddrTrans_02, req-num, 0.000000000000
2287, GPU1.chiplet_03.SA_04.L1VAddrTrans_02, translation-latency, 0.000000000000
2288, GPU1.chiplet_03.SA_04.L1VAddrTrans_02, translation-num, 0.000000000000
2289, GPU1.chiplet_03.SA_04.L1VAddrTrans_03, req-latency, 0.000000000000
2290, GPU1.chiplet_03.SA_04.L1VAddrTrans_03, req-num, 0.000000000000
2291, GPU1.chiplet_03.SA_04.L1VAddrTrans_03, translation-latency, 0.000000000000
2292, GPU1.chiplet_03.SA_04.L1VAddrTrans_03, translation-num, 0.000000000000
2293, GPU1.chiplet_03.SA_05.L1VAddrTrans_00, req-latency, 0.000000000000
2294, GPU1.chiplet_03.SA_05.L1VAddrTrans_00, req-num, 0.000000000000
2295, GPU1.chiplet_03.SA_05.L1VAddrTrans_00, translation-latency, 0.000000000000
2296, GPU1.chiplet_03.SA_05.L1VAddrTrans_00, translation-num, 0.000000000000
2297, GPU1.chiplet_03.SA_05.L1VAddrTrans_01, req-latency, 0.000000000000
2298, GPU1.chiplet_03.SA_05.L1VAddrTrans_01, req-num, 0.000000000000
2299, GPU1.chiplet_03.SA_05.L1VAddrTrans_01, translation-latency, 0.000000000000
2300, GPU1.chiplet_03.SA_05.L1VAddrTrans_01, translation-num, 0.000000000000
2301, GPU1.chiplet_03.SA_05.L1VAddrTrans_02, req-latency, 0.000000000000
2302, GPU1.chiplet_03.SA_05.L1VAddrTrans_02, req-num, 0.000000000000
2303, GPU1.chiplet_03.SA_05.L1VAddrTrans_02, translation-latency, 0.000000000000
2304, GPU1.chiplet_03.SA_05.L1VAddrTrans_02, translation-num, 0.000000000000
2305, GPU1.chiplet_03.SA_05.L1VAddrTrans_03, req-latency, 0.000000000000
2306, GPU1.chiplet_03.SA_05.L1VAddrTrans_03, req-num, 0.000000000000
2307, GPU1.chiplet_03.SA_05.L1VAddrTrans_03, translation-latency, 0.000000000000
2308, GPU1.chiplet_03.SA_05.L1VAddrTrans_03, translation-num, 0.000000000000
2309, GPU1.chiplet_03.SA_06.L1VAddrTrans_00, req-latency, 0.000000000000
2310, GPU1.chiplet_03.SA_06.L1VAddrTrans_00, req-num, 0.000000000000
2311, GPU1.chiplet_03.SA_06.L1VAddrTrans_00, translation-latency, 0.000000000000
2312, GPU1.chiplet_03.SA_06.L1VAddrTrans_00, translation-num, 0.000000000000
2313, GPU1.chiplet_03.SA_06.L1VAddrTrans_01, req-latency, 0.000000000000
2314, GPU1.chiplet_03.SA_06.L1VAddrTrans_01, req-num, 0.000000000000
2315, GPU1.chiplet_03.SA_06.L1VAddrTrans_01, translation-latency, 0.000000000000
2316, GPU1.chiplet_03.SA_06.L1VAddrTrans_01, translation-num, 0.000000000000
2317, GPU1.chiplet_03.SA_06.L1VAddrTrans_02, req-latency, 0.000000000000
2318, GPU1.chiplet_03.SA_06.L1VAddrTrans_02, req-num, 0.000000000000
2319, GPU1.chiplet_03.SA_06.L1VAddrTrans_02, translation-latency, 0.000000000000
2320, GPU1.chiplet_03.SA_06.L1VAddrTrans_02, translation-num, 0.000000000000
2321, GPU1.chiplet_03.SA_06.L1VAddrTrans_03, req-latency, 0.000000000000
2322, GPU1.chiplet_03.SA_06.L1VAddrTrans_03, req-num, 0.000000000000
2323, GPU1.chiplet_03.SA_06.L1VAddrTrans_03, translation-latency, 0.000000000000
2324, GPU1.chiplet_03.SA_06.L1VAddrTrans_03, translation-num, 0.000000000000
2325, GPU1.chiplet_03.SA_07.L1VAddrTrans_00, req-latency, 0.000000000000
2326, GPU1.chiplet_03.SA_07.L1VAddrTrans_00, req-num, 0.000000000000
2327, GPU1.chiplet_03.SA_07.L1VAddrTrans_00, translation-latency, 0.000000000000
2328, GPU1.chiplet_03.SA_07.L1VAddrTrans_00, translation-num, 0.000000000000
2329, GPU1.chiplet_03.SA_07.L1VAddrTrans_01, req-latency, 0.000000000000
2330, GPU1.chiplet_03.SA_07.L1VAddrTrans_01, req-num, 0.000000000000
2331, GPU1.chiplet_03.SA_07.L1VAddrTrans_01, translation-latency, 0.000000000000
2332, GPU1.chiplet_03.SA_07.L1VAddrTrans_01, translation-num, 0.000000000000
2333, GPU1.chiplet_03.SA_07.L1VAddrTrans_02, req-latency, 0.000000000000
2334, GPU1.chiplet_03.SA_07.L1VAddrTrans_02, req-num, 0.000000000000
2335, GPU1.chiplet_03.SA_07.L1VAddrTrans_02, translation-latency, 0.000000000000
2336, GPU1.chiplet_03.SA_07.L1VAddrTrans_02, translation-num, 0.000000000000
2337, GPU1.chiplet_03.SA_07.L1VAddrTrans_03, req-latency, 0.000000000000
2338, GPU1.chiplet_03.SA_07.L1VAddrTrans_03, req-num, 0.000000000000
2339, GPU1.chiplet_03.SA_07.L1VAddrTrans_03, translation-latency, 0.000000000000
2340, GPU1.chiplet_03.SA_07.L1VAddrTrans_03, translation-num, 0.000000000000
2341, GPU1.chiplet_00.SA_00.L1SAddrTrans, req-latency, 0.000000444125
2342, GPU1.chiplet_00.SA_00.L1SAddrTrans, req-num, 16.000000000000
2343, GPU1.chiplet_00.SA_00.L1SAddrTrans, translation-latency, 0.000000343500
2344, GPU1.chiplet_00.SA_00.L1SAddrTrans, translation-num, 16.000000000000
2345, GPU1.chiplet_00.SA_01.L1SAddrTrans, req-latency, 0.000000000000
2346, GPU1.chiplet_00.SA_01.L1SAddrTrans, req-num, 0.000000000000
2347, GPU1.chiplet_00.SA_01.L1SAddrTrans, translation-latency, 0.000000000000
2348, GPU1.chiplet_00.SA_01.L1SAddrTrans, translation-num, 0.000000000000
2349, GPU1.chiplet_00.SA_02.L1SAddrTrans, req-latency, 0.000000000000
2350, GPU1.chiplet_00.SA_02.L1SAddrTrans, req-num, 0.000000000000
2351, GPU1.chiplet_00.SA_02.L1SAddrTrans, translation-latency, 0.000000000000
2352, GPU1.chiplet_00.SA_02.L1SAddrTrans, translation-num, 0.000000000000
2353, GPU1.chiplet_00.SA_03.L1SAddrTrans, req-latency, 0.000000000000
2354, GPU1.chiplet_00.SA_03.L1SAddrTrans, req-num, 0.000000000000
2355, GPU1.chiplet_00.SA_03.L1SAddrTrans, translation-latency, 0.000000000000
2356, GPU1.chiplet_00.SA_03.L1SAddrTrans, translation-num, 0.000000000000
2357, GPU1.chiplet_00.SA_04.L1SAddrTrans, req-latency, 0.000000000000
2358, GPU1.chiplet_00.SA_04.L1SAddrTrans, req-num, 0.000000000000
2359, GPU1.chiplet_00.SA_04.L1SAddrTrans, translation-latency, 0.000000000000
2360, GPU1.chiplet_00.SA_04.L1SAddrTrans, translation-num, 0.000000000000
2361, GPU1.chiplet_00.SA_05.L1SAddrTrans, req-latency, 0.000000000000
2362, GPU1.chiplet_00.SA_05.L1SAddrTrans, req-num, 0.000000000000
2363, GPU1.chiplet_00.SA_05.L1SAddrTrans, translation-latency, 0.000000000000
2364, GPU1.chiplet_00.SA_05.L1SAddrTrans, translation-num, 0.000000000000
2365, GPU1.chiplet_00.SA_06.L1SAddrTrans, req-latency, 0.000000000000
2366, GPU1.chiplet_00.SA_06.L1SAddrTrans, req-num, 0.000000000000
2367, GPU1.chiplet_00.SA_06.L1SAddrTrans, translation-latency, 0.000000000000
2368, GPU1.chiplet_00.SA_06.L1SAddrTrans, translation-num, 0.000000000000
2369, GPU1.chiplet_00.SA_07.L1SAddrTrans, req-latency, 0.000000000000
2370, GPU1.chiplet_00.SA_07.L1SAddrTrans, req-num, 0.000000000000
2371, GPU1.chiplet_00.SA_07.L1SAddrTrans, translation-latency, 0.000000000000
2372, GPU1.chiplet_00.SA_07.L1SAddrTrans, translation-num, 0.000000000000
2373, GPU1.chiplet_01.SA_00.L1SAddrTrans, req-latency, 0.000000443875
2374, GPU1.chiplet_01.SA_00.L1SAddrTrans, req-num, 16.000000000000
2375, GPU1.chiplet_01.SA_00.L1SAddrTrans, translation-latency, 0.000000309750
2376, GPU1.chiplet_01.SA_00.L1SAddrTrans, translation-num, 16.000000000000
2377, GPU1.chiplet_01.SA_01.L1SAddrTrans, req-latency, 0.000000000000
2378, GPU1.chiplet_01.SA_01.L1SAddrTrans, req-num, 0.000000000000
2379, GPU1.chiplet_01.SA_01.L1SAddrTrans, translation-latency, 0.000000000000
2380, GPU1.chiplet_01.SA_01.L1SAddrTrans, translation-num, 0.000000000000
2381, GPU1.chiplet_01.SA_02.L1SAddrTrans, req-latency, 0.000000000000
2382, GPU1.chiplet_01.SA_02.L1SAddrTrans, req-num, 0.000000000000
2383, GPU1.chiplet_01.SA_02.L1SAddrTrans, translation-latency, 0.000000000000
2384, GPU1.chiplet_01.SA_02.L1SAddrTrans, translation-num, 0.000000000000
2385, GPU1.chiplet_01.SA_03.L1SAddrTrans, req-latency, 0.000000000000
2386, GPU1.chiplet_01.SA_03.L1SAddrTrans, req-num, 0.000000000000
2387, GPU1.chiplet_01.SA_03.L1SAddrTrans, translation-latency, 0.000000000000
2388, GPU1.chiplet_01.SA_03.L1SAddrTrans, translation-num, 0.000000000000
2389, GPU1.chiplet_01.SA_04.L1SAddrTrans, req-latency, 0.000000000000
2390, GPU1.chiplet_01.SA_04.L1SAddrTrans, req-num, 0.000000000000
2391, GPU1.chiplet_01.SA_04.L1SAddrTrans, translation-latency, 0.000000000000
2392, GPU1.chiplet_01.SA_04.L1SAddrTrans, translation-num, 0.000000000000
2393, GPU1.chiplet_01.SA_05.L1SAddrTrans, req-latency, 0.000000000000
2394, GPU1.chiplet_01.SA_05.L1SAddrTrans, req-num, 0.000000000000
2395, GPU1.chiplet_01.SA_05.L1SAddrTrans, translation-latency, 0.000000000000
2396, GPU1.chiplet_01.SA_05.L1SAddrTrans, translation-num, 0.000000000000
2397, GPU1.chiplet_01.SA_06.L1SAddrTrans, req-latency, 0.000000000000
2398, GPU1.chiplet_01.SA_06.L1SAddrTrans, req-num, 0.000000000000
2399, GPU1.chiplet_01.SA_06.L1SAddrTrans, translation-latency, 0.000000000000
2400, GPU1.chiplet_01.SA_06.L1SAddrTrans, translation-num, 0.000000000000
2401, GPU1.chiplet_01.SA_07.L1SAddrTrans, req-latency, 0.000000000000
2402, GPU1.chiplet_01.SA_07.L1SAddrTrans, req-num, 0.000000000000
2403, GPU1.chiplet_01.SA_07.L1SAddrTrans, translation-latency, 0.000000000000
2404, GPU1.chiplet_01.SA_07.L1SAddrTrans, translation-num, 0.000000000000
2405, GPU1.chiplet_02.SA_00.L1SAddrTrans, req-latency, 0.000000444625
2406, GPU1.chiplet_02.SA_00.L1SAddrTrans, req-num, 16.000000000000
2407, GPU1.chiplet_02.SA_00.L1SAddrTrans, translation-latency, 0.000000318500
2408, GPU1.chiplet_02.SA_00.L1SAddrTrans, translation-num, 16.000000000000
2409, GPU1.chiplet_02.SA_01.L1SAddrTrans, req-latency, 0.000000000000
2410, GPU1.chiplet_02.SA_01.L1SAddrTrans, req-num, 0.000000000000
2411, GPU1.chiplet_02.SA_01.L1SAddrTrans, translation-latency, 0.000000000000
2412, GPU1.chiplet_02.SA_01.L1SAddrTrans, translation-num, 0.000000000000
2413, GPU1.chiplet_02.SA_02.L1SAddrTrans, req-latency, 0.000000000000
2414, GPU1.chiplet_02.SA_02.L1SAddrTrans, req-num, 0.000000000000
2415, GPU1.chiplet_02.SA_02.L1SAddrTrans, translation-latency, 0.000000000000
2416, GPU1.chiplet_02.SA_02.L1SAddrTrans, translation-num, 0.000000000000
2417, GPU1.chiplet_02.SA_03.L1SAddrTrans, req-latency, 0.000000000000
2418, GPU1.chiplet_02.SA_03.L1SAddrTrans, req-num, 0.000000000000
2419, GPU1.chiplet_02.SA_03.L1SAddrTrans, translation-latency, 0.000000000000
2420, GPU1.chiplet_02.SA_03.L1SAddrTrans, translation-num, 0.000000000000
2421, GPU1.chiplet_02.SA_04.L1SAddrTrans, req-latency, 0.000000000000
2422, GPU1.chiplet_02.SA_04.L1SAddrTrans, req-num, 0.000000000000
2423, GPU1.chiplet_02.SA_04.L1SAddrTrans, translation-latency, 0.000000000000
2424, GPU1.chiplet_02.SA_04.L1SAddrTrans, translation-num, 0.000000000000
2425, GPU1.chiplet_02.SA_05.L1SAddrTrans, req-latency, 0.000000000000
2426, GPU1.chiplet_02.SA_05.L1SAddrTrans, req-num, 0.000000000000
2427, GPU1.chiplet_02.SA_05.L1SAddrTrans, translation-latency, 0.000000000000
2428, GPU1.chiplet_02.SA_05.L1SAddrTrans, translation-num, 0.000000000000
2429, GPU1.chiplet_02.SA_06.L1SAddrTrans, req-latency, 0.000000000000
2430, GPU1.chiplet_02.SA_06.L1SAddrTrans, req-num, 0.000000000000
2431, GPU1.chiplet_02.SA_06.L1SAddrTrans, translation-latency, 0.000000000000
2432, GPU1.chiplet_02.SA_06.L1SAddrTrans, translation-num, 0.000000000000
2433, GPU1.chiplet_02.SA_07.L1SAddrTrans, req-latency, 0.000000000000
2434, GPU1.chiplet_02.SA_07.L1SAddrTrans, req-num, 0.000000000000
2435, GPU1.chiplet_02.SA_07.L1SAddrTrans, translation-latency, 0.000000000000
2436, GPU1.chiplet_02.SA_07.L1SAddrTrans, translation-num, 0.000000000000
2437, GPU1.chiplet_03.SA_00.L1SAddrTrans, req-latency, 0.000000443875
2438, GPU1.chiplet_03.SA_00.L1SAddrTrans, req-num, 16.000000000000
2439, GPU1.chiplet_03.SA_00.L1SAddrTrans, translation-latency, 0.000000301750
2440, GPU1.chiplet_03.SA_00.L1SAddrTrans, translation-num, 16.000000000000
2441, GPU1.chiplet_03.SA_01.L1SAddrTrans, req-latency, 0.000000000000
2442, GPU1.chiplet_03.SA_01.L1SAddrTrans, req-num, 0.000000000000
2443, GPU1.chiplet_03.SA_01.L1SAddrTrans, translation-latency, 0.000000000000
2444, GPU1.chiplet_03.SA_01.L1SAddrTrans, translation-num, 0.000000000000
2445, GPU1.chiplet_03.SA_02.L1SAddrTrans, req-latency, 0.000000000000
2446, GPU1.chiplet_03.SA_02.L1SAddrTrans, req-num, 0.000000000000
2447, GPU1.chiplet_03.SA_02.L1SAddrTrans, translation-latency, 0.000000000000
2448, GPU1.chiplet_03.SA_02.L1SAddrTrans, translation-num, 0.000000000000
2449, GPU1.chiplet_03.SA_03.L1SAddrTrans, req-latency, 0.000000000000
2450, GPU1.chiplet_03.SA_03.L1SAddrTrans, req-num, 0.000000000000
2451, GPU1.chiplet_03.SA_03.L1SAddrTrans, translation-latency, 0.000000000000
2452, GPU1.chiplet_03.SA_03.L1SAddrTrans, translation-num, 0.000000000000
2453, GPU1.chiplet_03.SA_04.L1SAddrTrans, req-latency, 0.000000000000
2454, GPU1.chiplet_03.SA_04.L1SAddrTrans, req-num, 0.000000000000
2455, GPU1.chiplet_03.SA_04.L1SAddrTrans, translation-latency, 0.000000000000
2456, GPU1.chiplet_03.SA_04.L1SAddrTrans, translation-num, 0.000000000000
2457, GPU1.chiplet_03.SA_05.L1SAddrTrans, req-latency, 0.000000000000
2458, GPU1.chiplet_03.SA_05.L1SAddrTrans, req-num, 0.000000000000
2459, GPU1.chiplet_03.SA_05.L1SAddrTrans, translation-latency, 0.000000000000
2460, GPU1.chiplet_03.SA_05.L1SAddrTrans, translation-num, 0.000000000000
2461, GPU1.chiplet_03.SA_06.L1SAddrTrans, req-latency, 0.000000000000
2462, GPU1.chiplet_03.SA_06.L1SAddrTrans, req-num, 0.000000000000
2463, GPU1.chiplet_03.SA_06.L1SAddrTrans, translation-latency, 0.000000000000
2464, GPU1.chiplet_03.SA_06.L1SAddrTrans, translation-num, 0.000000000000
2465, GPU1.chiplet_03.SA_07.L1SAddrTrans, req-latency, 0.000000000000
2466, GPU1.chiplet_03.SA_07.L1SAddrTrans, req-num, 0.000000000000
2467, GPU1.chiplet_03.SA_07.L1SAddrTrans, translation-latency, 0.000000000000
2468, GPU1.chiplet_03.SA_07.L1SAddrTrans, translation-num, 0.000000000000
2469, GPU1.chiplet_00.SA_00.L1IAddrTrans, req-latency, 0.000000186923
2470, GPU1.chiplet_00.SA_00.L1IAddrTrans, req-num, 13.000000000000
2471, GPU1.chiplet_00.SA_00.L1IAddrTrans, translation-latency, 0.000000064923
2472, GPU1.chiplet_00.SA_00.L1IAddrTrans, translation-num, 13.000000000000
2473, GPU1.chiplet_00.SA_01.L1IAddrTrans, req-latency, 0.000000000000
2474, GPU1.chiplet_00.SA_01.L1IAddrTrans, req-num, 0.000000000000
2475, GPU1.chiplet_00.SA_01.L1IAddrTrans, translation-latency, 0.000000000000
2476, GPU1.chiplet_00.SA_01.L1IAddrTrans, translation-num, 0.000000000000
2477, GPU1.chiplet_00.SA_02.L1IAddrTrans, req-latency, 0.000000000000
2478, GPU1.chiplet_00.SA_02.L1IAddrTrans, req-num, 0.000000000000
2479, GPU1.chiplet_00.SA_02.L1IAddrTrans, translation-latency, 0.000000000000
2480, GPU1.chiplet_00.SA_02.L1IAddrTrans, translation-num, 0.000000000000
2481, GPU1.chiplet_00.SA_03.L1IAddrTrans, req-latency, 0.000000000000
2482, GPU1.chiplet_00.SA_03.L1IAddrTrans, req-num, 0.000000000000
2483, GPU1.chiplet_00.SA_03.L1IAddrTrans, translation-latency, 0.000000000000
2484, GPU1.chiplet_00.SA_03.L1IAddrTrans, translation-num, 0.000000000000
2485, GPU1.chiplet_00.SA_04.L1IAddrTrans, req-latency, 0.000000000000
2486, GPU1.chiplet_00.SA_04.L1IAddrTrans, req-num, 0.000000000000
2487, GPU1.chiplet_00.SA_04.L1IAddrTrans, translation-latency, 0.000000000000
2488, GPU1.chiplet_00.SA_04.L1IAddrTrans, translation-num, 0.000000000000
2489, GPU1.chiplet_00.SA_05.L1IAddrTrans, req-latency, 0.000000000000
2490, GPU1.chiplet_00.SA_05.L1IAddrTrans, req-num, 0.000000000000
2491, GPU1.chiplet_00.SA_05.L1IAddrTrans, translation-latency, 0.000000000000
2492, GPU1.chiplet_00.SA_05.L1IAddrTrans, translation-num, 0.000000000000
2493, GPU1.chiplet_00.SA_06.L1IAddrTrans, req-latency, 0.000000000000
2494, GPU1.chiplet_00.SA_06.L1IAddrTrans, req-num, 0.000000000000
2495, GPU1.chiplet_00.SA_06.L1IAddrTrans, translation-latency, 0.000000000000
2496, GPU1.chiplet_00.SA_06.L1IAddrTrans, translation-num, 0.000000000000
2497, GPU1.chiplet_00.SA_07.L1IAddrTrans, req-latency, 0.000000000000
2498, GPU1.chiplet_00.SA_07.L1IAddrTrans, req-num, 0.000000000000
2499, GPU1.chiplet_00.SA_07.L1IAddrTrans, translation-latency, 0.000000000000
2500, GPU1.chiplet_00.SA_07.L1IAddrTrans, translation-num, 0.000000000000
2501, GPU1.chiplet_01.SA_00.L1IAddrTrans, req-latency, 0.000000180769
2502, GPU1.chiplet_01.SA_00.L1IAddrTrans, req-num, 13.000000000000
2503, GPU1.chiplet_01.SA_00.L1IAddrTrans, translation-latency, 0.000000064923
2504, GPU1.chiplet_01.SA_00.L1IAddrTrans, translation-num, 13.000000000000
2505, GPU1.chiplet_01.SA_01.L1IAddrTrans, req-latency, 0.000000000000
2506, GPU1.chiplet_01.SA_01.L1IAddrTrans, req-num, 0.000000000000
2507, GPU1.chiplet_01.SA_01.L1IAddrTrans, translation-latency, 0.000000000000
2508, GPU1.chiplet_01.SA_01.L1IAddrTrans, translation-num, 0.000000000000
2509, GPU1.chiplet_01.SA_02.L1IAddrTrans, req-latency, 0.000000000000
2510, GPU1.chiplet_01.SA_02.L1IAddrTrans, req-num, 0.000000000000
2511, GPU1.chiplet_01.SA_02.L1IAddrTrans, translation-latency, 0.000000000000
2512, GPU1.chiplet_01.SA_02.L1IAddrTrans, translation-num, 0.000000000000
2513, GPU1.chiplet_01.SA_03.L1IAddrTrans, req-latency, 0.000000000000
2514, GPU1.chiplet_01.SA_03.L1IAddrTrans, req-num, 0.000000000000
2515, GPU1.chiplet_01.SA_03.L1IAddrTrans, translation-latency, 0.000000000000
2516, GPU1.chiplet_01.SA_03.L1IAddrTrans, translation-num, 0.000000000000
2517, GPU1.chiplet_01.SA_04.L1IAddrTrans, req-latency, 0.000000000000
2518, GPU1.chiplet_01.SA_04.L1IAddrTrans, req-num, 0.000000000000
2519, GPU1.chiplet_01.SA_04.L1IAddrTrans, translation-latency, 0.000000000000
2520, GPU1.chiplet_01.SA_04.L1IAddrTrans, translation-num, 0.000000000000
2521, GPU1.chiplet_01.SA_05.L1IAddrTrans, req-latency, 0.000000000000
2522, GPU1.chiplet_01.SA_05.L1IAddrTrans, req-num, 0.000000000000
2523, GPU1.chiplet_01.SA_05.L1IAddrTrans, translation-latency, 0.000000000000
2524, GPU1.chiplet_01.SA_05.L1IAddrTrans, translation-num, 0.000000000000
2525, GPU1.chiplet_01.SA_06.L1IAddrTrans, req-latency, 0.000000000000
2526, GPU1.chiplet_01.SA_06.L1IAddrTrans, req-num, 0.000000000000
2527, GPU1.chiplet_01.SA_06.L1IAddrTrans, translation-latency, 0.000000000000
2528, GPU1.chiplet_01.SA_06.L1IAddrTrans, translation-num, 0.000000000000
2529, GPU1.chiplet_01.SA_07.L1IAddrTrans, req-latency, 0.000000000000
2530, GPU1.chiplet_01.SA_07.L1IAddrTrans, req-num, 0.000000000000
2531, GPU1.chiplet_01.SA_07.L1IAddrTrans, translation-latency, 0.000000000000
2532, GPU1.chiplet_01.SA_07.L1IAddrTrans, translation-num, 0.000000000000
2533, GPU1.chiplet_02.SA_00.L1IAddrTrans, req-latency, 0.000000180692
2534, GPU1.chiplet_02.SA_00.L1IAddrTrans, req-num, 13.000000000000
2535, GPU1.chiplet_02.SA_00.L1IAddrTrans, translation-latency, 0.000000062385
2536, GPU1.chiplet_02.SA_00.L1IAddrTrans, translation-num, 13.000000000000
2537, GPU1.chiplet_02.SA_01.L1IAddrTrans, req-latency, 0.000000000000
2538, GPU1.chiplet_02.SA_01.L1IAddrTrans, req-num, 0.000000000000
2539, GPU1.chiplet_02.SA_01.L1IAddrTrans, translation-latency, 0.000000000000
2540, GPU1.chiplet_02.SA_01.L1IAddrTrans, translation-num, 0.000000000000
2541, GPU1.chiplet_02.SA_02.L1IAddrTrans, req-latency, 0.000000000000
2542, GPU1.chiplet_02.SA_02.L1IAddrTrans, req-num, 0.000000000000
2543, GPU1.chiplet_02.SA_02.L1IAddrTrans, translation-latency, 0.000000000000
2544, GPU1.chiplet_02.SA_02.L1IAddrTrans, translation-num, 0.000000000000
2545, GPU1.chiplet_02.SA_03.L1IAddrTrans, req-latency, 0.000000000000
2546, GPU1.chiplet_02.SA_03.L1IAddrTrans, req-num, 0.000000000000
2547, GPU1.chiplet_02.SA_03.L1IAddrTrans, translation-latency, 0.000000000000
2548, GPU1.chiplet_02.SA_03.L1IAddrTrans, translation-num, 0.000000000000
2549, GPU1.chiplet_02.SA_04.L1IAddrTrans, req-latency, 0.000000000000
2550, GPU1.chiplet_02.SA_04.L1IAddrTrans, req-num, 0.000000000000
2551, GPU1.chiplet_02.SA_04.L1IAddrTrans, translation-latency, 0.000000000000
2552, GPU1.chiplet_02.SA_04.L1IAddrTrans, translation-num, 0.000000000000
2553, GPU1.chiplet_02.SA_05.L1IAddrTrans, req-latency, 0.000000000000
2554, GPU1.chiplet_02.SA_05.L1IAddrTrans, req-num, 0.000000000000
2555, GPU1.chiplet_02.SA_05.L1IAddrTrans, translation-latency, 0.000000000000
2556, GPU1.chiplet_02.SA_05.L1IAddrTrans, translation-num, 0.000000000000
2557, GPU1.chiplet_02.SA_06.L1IAddrTrans, req-latency, 0.000000000000
2558, GPU1.chiplet_02.SA_06.L1IAddrTrans, req-num, 0.000000000000
2559, GPU1.chiplet_02.SA_06.L1IAddrTrans, translation-latency, 0.000000000000
2560, GPU1.chiplet_02.SA_06.L1IAddrTrans, translation-num, 0.000000000000
2561, GPU1.chiplet_02.SA_07.L1IAddrTrans, req-latency, 0.000000000000
2562, GPU1.chiplet_02.SA_07.L1IAddrTrans, req-num, 0.000000000000
2563, GPU1.chiplet_02.SA_07.L1IAddrTrans, translation-latency, 0.000000000000
2564, GPU1.chiplet_02.SA_07.L1IAddrTrans, translation-num, 0.000000000000
2565, GPU1.chiplet_03.SA_00.L1IAddrTrans, req-latency, 0.000000180538
2566, GPU1.chiplet_03.SA_00.L1IAddrTrans, req-num, 13.000000000000
2567, GPU1.chiplet_03.SA_00.L1IAddrTrans, translation-latency, 0.000000064923
2568, GPU1.chiplet_03.SA_00.L1IAddrTrans, translation-num, 13.000000000000
2569, GPU1.chiplet_03.SA_01.L1IAddrTrans, req-latency, 0.000000000000
2570, GPU1.chiplet_03.SA_01.L1IAddrTrans, req-num, 0.000000000000
2571, GPU1.chiplet_03.SA_01.L1IAddrTrans, translation-latency, 0.000000000000
2572, GPU1.chiplet_03.SA_01.L1IAddrTrans, translation-num, 0.000000000000
2573, GPU1.chiplet_03.SA_02.L1IAddrTrans, req-latency, 0.000000000000
2574, GPU1.chiplet_03.SA_02.L1IAddrTrans, req-num, 0.000000000000
2575, GPU1.chiplet_03.SA_02.L1IAddrTrans, translation-latency, 0.000000000000
2576, GPU1.chiplet_03.SA_02.L1IAddrTrans, translation-num, 0.000000000000
2577, GPU1.chiplet_03.SA_03.L1IAddrTrans, req-latency, 0.000000000000
2578, GPU1.chiplet_03.SA_03.L1IAddrTrans, req-num, 0.000000000000
2579, GPU1.chiplet_03.SA_03.L1IAddrTrans, translation-latency, 0.000000000000
2580, GPU1.chiplet_03.SA_03.L1IAddrTrans, translation-num, 0.000000000000
2581, GPU1.chiplet_03.SA_04.L1IAddrTrans, req-latency, 0.000000000000
2582, GPU1.chiplet_03.SA_04.L1IAddrTrans, req-num, 0.000000000000
2583, GPU1.chiplet_03.SA_04.L1IAddrTrans, translation-latency, 0.000000000000
2584, GPU1.chiplet_03.SA_04.L1IAddrTrans, translation-num, 0.000000000000
2585, GPU1.chiplet_03.SA_05.L1IAddrTrans, req-latency, 0.000000000000
2586, GPU1.chiplet_03.SA_05.L1IAddrTrans, req-num, 0.000000000000
2587, GPU1.chiplet_03.SA_05.L1IAddrTrans, translation-latency, 0.000000000000
2588, GPU1.chiplet_03.SA_05.L1IAddrTrans, translation-num, 0.000000000000
2589, GPU1.chiplet_03.SA_06.L1IAddrTrans, req-latency, 0.000000000000
2590, GPU1.chiplet_03.SA_06.L1IAddrTrans, req-num, 0.000000000000
2591, GPU1.chiplet_03.SA_06.L1IAddrTrans, translation-latency, 0.000000000000
2592, GPU1.chiplet_03.SA_06.L1IAddrTrans, translation-num, 0.000000000000
2593, GPU1.chiplet_03.SA_07.L1IAddrTrans, req-latency, 0.000000000000
2594, GPU1.chiplet_03.SA_07.L1IAddrTrans, req-num, 0.000000000000
2595, GPU1.chiplet_03.SA_07.L1IAddrTrans, translation-latency, 0.000000000000
2596, GPU1.chiplet_03.SA_07.L1IAddrTrans, translation-num, 0.000000000000
