Analysis & Synthesis Status : Successful - Sun Aug 25 10:15:30 2024
Quartus Prime Version : 23.1std.1 Build 993 05/14/2024 SC Lite Edition
Revision Name : TimerWithClock
Top-level Entity Name : TimerWithClock
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 1207
Total pins : 59
Total virtual pins : 0
Total block memory bits : 44,032
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
