
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036269                       # Number of seconds simulated
sim_ticks                                 36268665489                       # Number of ticks simulated
final_tick                               563235028674                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 143186                       # Simulator instruction rate (inst/s)
host_op_rate                                   180398                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2354863                       # Simulator tick rate (ticks/s)
host_mem_usage                               16896364                       # Number of bytes of host memory used
host_seconds                                 15401.61                       # Real time elapsed on the host
sim_insts                                  2205295508                       # Number of instructions simulated
sim_ops                                    2778413343                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1982976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       375680                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2362496                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       688384                       # Number of bytes written to this memory
system.physmem.bytes_written::total            688384                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15492                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2935                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18457                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5378                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5378                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49409                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     54674634                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        56467                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10358253                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                65138763                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49409                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        56467                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             105877                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18980130                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18980130                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18980130                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49409                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     54674634                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        56467                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10358253                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               84118893                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86975218                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31090538                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25268820                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2120398                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12984587                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12125665                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3280825                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89902                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31199360                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172449596                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31090538                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15406490                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37922472                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11392907                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6633858                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15279065                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       910168                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84980959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.506959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.303996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47058487     55.38%     55.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3335654      3.93%     59.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2684312      3.16%     62.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6548881      7.71%     70.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1765769      2.08%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2279647      2.68%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1653791      1.95%     76.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          926534      1.09%     77.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18727884     22.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84980959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.357464                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.982744                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32637425                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6442705                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36469677                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       246982                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9184168                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310518                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41443                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206189608                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        75724                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9184168                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35024413                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1398108                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1517040                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34273336                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3583892                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198927086                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        30878                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1486621                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1113713                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1103                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278538153                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928673536                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928673536                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107842604                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40698                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22955                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9828281                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18539649                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9445697                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       147361                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3120399                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188099918                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39266                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149416853                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       292162                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64989158                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198496016                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6198                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84980959                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.758239                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.886396                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29606933     34.84%     34.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18250436     21.48%     56.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11984506     14.10%     70.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8851927     10.42%     80.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7608441      8.95%     89.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3942034      4.64%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3380728      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       634310      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       721644      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84980959                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874813     71.10%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             8      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        178576     14.51%     85.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177040     14.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124502165     83.33%     83.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2126733      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14829982      9.93%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7941439      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149416853                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.717924                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1230437                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008235                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385337262                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253128964                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145611599                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150647290                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       559911                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7305681                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2891                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          623                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2419921                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9184168                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         568434                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81575                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188139184                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       410169                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18539649                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9445697                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22732                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73157                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          623                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1268557                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1193570                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2462127                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147041465                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13916010                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2375386                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21649738                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20744285                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7733728                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.690613                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145708392                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145611599                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94889599                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267911882                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.674173                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354182                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65330650                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2126138                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75796791                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.620246                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.138297                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29567428     39.01%     39.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20958626     27.65%     66.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8524346     11.25%     77.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4792563      6.32%     84.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3922150      5.17%     89.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1591416      2.10%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1896397      2.50%     94.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       950554      1.25%     95.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3593311      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75796791                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3593311                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260343565                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385470258                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43260                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1994259                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.869752                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.869752                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.149753                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.149753                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661481995                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201264719                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190241317                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86975218                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32794359                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26773723                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2187235                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13952145                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12931081                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3399647                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96208                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33957585                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             178142160                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32794359                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16330728                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38642083                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11410628                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4880683                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16542066                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       858527                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     86685695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.540875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.339042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48043612     55.42%     55.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3183428      3.67%     59.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4762060      5.49%     64.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3290471      3.80%     68.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2303266      2.66%     71.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2245621      2.59%     73.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1364270      1.57%     75.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2891931      3.34%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18601036     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     86685695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.377054                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.048194                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34909255                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5120254                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36912053                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       539034                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9205098                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5512041                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     213423724                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1251                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9205098                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36878629                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         508182                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1787567                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35442196                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2864019                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     207063902                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1195475                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       974496                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    290458704                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    963905362                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    963905362                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    178880878                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       111577810                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37364                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17820                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8495831                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18992240                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9715414                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       115495                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3130888                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         192965541                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35592                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        154165465                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       306293                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64272345                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196765720                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     86685695                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.778442                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.916128                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30851595     35.59%     35.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17313402     19.97%     55.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12691787     14.64%     70.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8350633      9.63%     79.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8361167      9.65%     89.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4039116      4.66%     94.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3587393      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       672832      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       817770      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     86685695                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         840708     71.20%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        166629     14.11%     85.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       173485     14.69%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    128957507     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1946994      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17771      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15159755      9.83%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8083438      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     154165465                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.772522                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1180822                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007659                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    396503739                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    257273874                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    149917229                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     155346287                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       484830                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7368538                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6693                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          396                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2323609                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9205098                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         262593                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50296                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    193001137                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       736753                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18992240                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9715414                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17820                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         42569                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          396                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1332616                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1190128                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2522744                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    151354851                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14170286                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2810613                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22065613                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21512684                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7895327                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.740207                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             149981899                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            149917229                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         97148432                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        276014687                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.723678                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351968                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104006871                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128203492                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64797835                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35544                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2204842                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77480597                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.654653                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.175973                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29500499     38.07%     38.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22248615     28.72%     66.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8403856     10.85%     77.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4708997      6.08%     83.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3995530      5.16%     88.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1786663      2.31%     91.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1710705      2.21%     93.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1165347      1.50%     94.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3960385      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77480597                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104006871                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128203492                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19015504                       # Number of memory references committed
system.switch_cpus1.commit.loads             11623699                       # Number of loads committed
system.switch_cpus1.commit.membars              17772                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18600949                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115416259                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2651685                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3960385                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           266521539                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          395213721                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17536                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 289523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104006871                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128203492                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104006871                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.836245                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.836245                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.195822                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.195822                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       679778520                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      208551897                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      196111853                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35544                       # number of misc regfile writes
system.l20.replacements                         15506                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          815278                       # Total number of references to valid blocks.
system.l20.sampled_refs                         31890                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.565318                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          868.626133                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.478188                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  4197.430197                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.304635                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         11306.160848                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.053017                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000701                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.256191                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000019                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.690073                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        57078                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  57078                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           21427                       # number of Writeback hits
system.l20.Writeback_hits::total                21427                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        57078                       # number of demand (read+write) hits
system.l20.demand_hits::total                   57078                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        57078                       # number of overall hits
system.l20.overall_hits::total                  57078                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        15492                       # number of ReadReq misses
system.l20.ReadReq_misses::total                15506                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        15492                       # number of demand (read+write) misses
system.l20.demand_misses::total                 15506                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        15492                       # number of overall misses
system.l20.overall_misses::total                15506                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1344398                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1491934211                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1493278609                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1344398                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1491934211                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1493278609                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1344398                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1491934211                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1493278609                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72570                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72584                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        21427                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            21427                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72570                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72584                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72570                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72584                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.213477                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.213628                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.213477                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.213628                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.213477                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.213628                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 96028.428571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 96303.525110                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 96303.276732                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 96028.428571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 96303.525110                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 96303.276732                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 96028.428571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 96303.525110                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 96303.276732                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3251                       # number of writebacks
system.l20.writebacks::total                     3251                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        15492                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           15506                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        15492                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            15506                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        15492                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           15506                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1239114                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1376298848                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1377537962                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1239114                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1376298848                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1377537962                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1239114                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1376298848                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1377537962                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.213477                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.213628                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.213477                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.213628                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.213477                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.213628                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88508.142857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88839.326620                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 88839.027602                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 88508.142857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 88839.326620                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 88839.027602                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 88508.142857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 88839.326620                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 88839.027602                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2951                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          359242                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19335                       # Sample count of references to valid blocks.
system.l21.avg_refs                         18.579881                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1317.992932                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.996719                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1452.155220                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            15.450633                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         13582.404496                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.080444                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000976                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.088633                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000943                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.829004                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        31425                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31425                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10237                       # number of Writeback hits
system.l21.Writeback_hits::total                10237                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        31425                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31425                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        31425                       # number of overall hits
system.l21.overall_hits::total                  31425                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2935                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2951                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2935                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2951                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2935                       # number of overall misses
system.l21.overall_misses::total                 2951                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1296467                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    278051032                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      279347499                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1296467                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    278051032                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       279347499                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1296467                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    278051032                       # number of overall miss cycles
system.l21.overall_miss_latency::total      279347499                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        34360                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              34376                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10237                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10237                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        34360                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               34376                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        34360                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              34376                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.085419                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.085845                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.085419                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.085845                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.085419                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.085845                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 81029.187500                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 94736.297104                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 94661.978651                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 81029.187500                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 94736.297104                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 94661.978651                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 81029.187500                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 94736.297104                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 94661.978651                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2127                       # number of writebacks
system.l21.writebacks::total                     2127                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2935                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2951                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2935                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2951                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2935                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2951                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1172018                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    255342282                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    256514300                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1172018                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    255342282                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    256514300                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1172018                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    255342282                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    256514300                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.085419                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.085845                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.085419                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.085845                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.085419                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.085845                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 73251.125000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 86999.073935                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 86924.534056                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 73251.125000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 86999.073935                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 86924.534056                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 73251.125000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 86999.073935                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 86924.534056                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995859                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015286664                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042830.309859                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995859                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15279047                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15279047                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15279047                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15279047                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15279047                       # number of overall hits
system.cpu0.icache.overall_hits::total       15279047                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1757173                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1757173                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1757173                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1757173                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1757173                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1757173                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15279065                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15279065                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15279065                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15279065                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15279065                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15279065                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 97620.722222                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 97620.722222                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 97620.722222                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 97620.722222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 97620.722222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 97620.722222                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1379068                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1379068                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1379068                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1379068                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1379068                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1379068                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 98504.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 98504.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 98504.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 98504.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 98504.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 98504.857143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72570                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180564023                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72826                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2479.389545                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.514454                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.485546                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900447                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099553                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10571870                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10571870                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22430                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17564575                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17564575                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17564575                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17564575                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       154696                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       154696                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154696                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154696                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154696                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154696                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6391523559                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6391523559                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6391523559                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6391523559                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6391523559                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6391523559                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10726566                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10726566                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22430                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22430                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17719271                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17719271                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17719271                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17719271                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014422                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014422                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008730                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008730                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008730                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008730                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41316.669849                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41316.669849                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41316.669849                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41316.669849                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41316.669849                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41316.669849                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21427                       # number of writebacks
system.cpu0.dcache.writebacks::total            21427                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        82126                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        82126                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        82126                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        82126                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        82126                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        82126                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72570                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72570                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72570                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72570                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72570                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72570                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1945317125                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1945317125                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1945317125                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1945317125                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1945317125                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1945317125                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006765                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006765                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004096                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004096                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004096                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004096                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 26806.078614                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26806.078614                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 26806.078614                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26806.078614                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 26806.078614                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26806.078614                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.996716                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017838333                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2203113.274892                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.996716                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025636                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16542047                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16542047                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16542047                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16542047                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16542047                       # number of overall hits
system.cpu1.icache.overall_hits::total       16542047                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1591855                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1591855                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1591855                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1591855                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1591855                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1591855                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16542066                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16542066                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16542066                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16542066                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16542066                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16542066                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 83781.842105                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 83781.842105                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 83781.842105                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 83781.842105                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 83781.842105                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 83781.842105                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1312816                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1312816                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1312816                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1312816                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1312816                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1312816                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        82051                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        82051                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst        82051                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        82051                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst        82051                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        82051                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34360                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164548146                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34616                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4753.528599                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.104427                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.895573                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902752                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097248                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10786791                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10786791                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7356262                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7356262                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17798                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17798                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17772                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17772                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18143053                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18143053                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18143053                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18143053                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        69030                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        69030                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        69030                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         69030                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        69030                       # number of overall misses
system.cpu1.dcache.overall_misses::total        69030                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1861355111                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1861355111                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1861355111                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1861355111                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1861355111                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1861355111                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10855821                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10855821                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7356262                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7356262                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17772                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17772                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18212083                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18212083                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18212083                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18212083                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006359                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006359                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003790                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003790                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003790                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003790                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 26964.437361                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26964.437361                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26964.437361                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26964.437361                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26964.437361                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26964.437361                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10237                       # number of writebacks
system.cpu1.dcache.writebacks::total            10237                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        34670                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        34670                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        34670                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34670                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        34670                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34670                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34360                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34360                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34360                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34360                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34360                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34360                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    527793148                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    527793148                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    527793148                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    527793148                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    527793148                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    527793148                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003165                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003165                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001887                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001887                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15360.685332                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15360.685332                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15360.685332                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15360.685332                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15360.685332                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15360.685332                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
