git clone --depth 1 --no-tags https://github.com/Cra2yPierr0t/cprv64g_v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361728460
git clone --depth 1 --no-tags https://github.com/shalinibare/OurProject3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362373145
git clone --depth 1 --no-tags https://github.com/pabmars2/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362498519
git clone --depth 1 --no-tags https://github.com/marinamoheb/verlog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370882305
git clone --depth 1 --no-tags https://github.com/fgs76100/UVM_Simplified.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371877788
git clone --depth 1 --no-tags https://github.com/Alen302/SystemVerilog-for-HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371116895
git clone --depth 1 --no-tags https://github.com/adem-y/Single-Cycle-Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376382950
git clone --depth 1 --no-tags https://github.com/0bs3n/glitcherPlatform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354162155
git clone --depth 1 --no-tags https://github.com/yagmurx/elm234_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358309282
git clone --depth 1 --no-tags https://github.com/VikBelt/Galaxian-385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358699484
git clone --depth 1 --no-tags https://github.com/HemP97/Sample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365241212
git clone --depth 1 --no-tags https://github.com/emilijav-97/SV_UVM_training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368508236
git clone --depth 1 --no-tags https://github.com/pabmars2/avalonRiscV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354103693
git clone --depth 1 --no-tags https://github.com/sotiris1982/embedded_systems_pico_blaze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375661146
git clone --depth 1 --no-tags https://github.com/jyhi/step-peripherals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375381765
git clone --depth 1 --no-tags https://github.com/Peegggy/cpen311-lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384529207
git clone --depth 1 --no-tags https://github.com/EpsLeonid/Student-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391888716
git clone --depth 1 --no-tags https://github.com/spicker23/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390802219
git clone --depth 1 --no-tags https://github.com/kentiscool/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394888237
git clone --depth 1 --no-tags https://github.com/ConsciousMachines/SAP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385123134
git clone --depth 1 --no-tags https://github.com/GCET231/tutorial4-criando-projeto-quartus-prime.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360636765
git clone --depth 1 --no-tags https://github.com/pabmars2/TFG-RISC-V-AVALON.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362086890
git clone --depth 1 --no-tags https://github.com/Mengyan2000/ECE385_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357619614
git clone --depth 1 --no-tags https://github.com/miura-katsuyoshi/counter_with_trigout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356735014
git clone --depth 1 --no-tags https://github.com/tinozzz/EECS_4612_Project_2_Group_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357468861
git clone --depth 1 --no-tags https://github.com/kougioumis/MIPS-32bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361701503
git clone --depth 1 --no-tags https://github.com/alainlou/synth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354684277
git clone --depth 1 --no-tags https://github.com/17111748/18847_joebertli.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354691365
git clone --depth 1 --no-tags https://github.com/mrschnabel/MazeRunner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354057890
git clone --depth 1 --no-tags https://github.com/GabrielMonteroSierra/8-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372106580
git clone --depth 1 --no-tags https://github.com/62050219/intership.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369278387
git clone --depth 1 --no-tags https://github.com/nkaranam178/Cryptographic-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369404244
git clone --depth 1 --no-tags https://github.com/deveshasnani/UVM_work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373779011
git clone --depth 1 --no-tags https://github.com/MEETMS7/tue.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367835311
git clone --depth 1 --no-tags https://github.com/karthik-0398/arm_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363592774
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_Magnitude_Comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372481326
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_Frequency_Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374879713
git clone --depth 1 --no-tags https://github.com/yolannel/RTL-design-Modelsim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370966573
git clone --depth 1 --no-tags https://github.com/aurthurtang/round_robin_arbitor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386015725
git clone --depth 1 --no-tags https://github.com/aurthurtang/BreakTheCodeGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394877276
git clone --depth 1 --no-tags https://github.com/eilims/8BitAlu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375443879
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_Priority_Encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376196369
git clone --depth 1 --no-tags https://github.com/komaljaved-lm/LM_APB_GPIO_IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377710499
git clone --depth 1 --no-tags https://github.com/artbdev/fpga-embedded-design-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379129106
git clone --depth 1 --no-tags https://github.com/Ting-Wei-Chen/dcs_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382177719
git clone --depth 1 --no-tags https://github.com/ignaciogodoy/test_elo212.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383328085
git clone --depth 1 --no-tags https://github.com/usmanziak/UVM-Conversion-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384193278
git clone --depth 1 --no-tags https://github.com/metzkorn/uvm_demo1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388247254
git clone --depth 1 --no-tags https://github.com/AAdvari/ARM-Microprogrammed-Multicycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389695091
git clone --depth 1 --no-tags https://github.com/zzhang681/ee297github.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392188025
git clone --depth 1 --no-tags https://github.com/Gehad-16/FP-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385052674
git clone --depth 1 --no-tags https://github.com/troyguo/verify_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384382091
git clone --depth 1 --no-tags https://github.com/Rian-Borah/SysVerilog-HarrisDDCA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385586370
git clone --depth 1 --no-tags https://github.com/HarunaIppai/ECE_385_Lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358764580
git clone --depth 1 --no-tags https://github.com/jehosuaa/practica2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357396429
git clone --depth 1 --no-tags https://github.com/zceeudd/ELEC0036---Microprocessor-1P-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357638048
git clone --depth 1 --no-tags https://github.com/zceeudd/ELEC0036---Microprocessor-GSH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357890308
git clone --depth 1 --no-tags https://github.com/cchen82/EE478_LABS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359993282
git clone --depth 1 --no-tags https://github.com/cjcordosi/417-MACC_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360271373
git clone --depth 1 --no-tags https://github.com/allRisc/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365073823
git clone --depth 1 --no-tags https://github.com/ahmeterdem9603/MEH173_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365825880
git clone --depth 1 --no-tags https://github.com/zmh403/PULPino_src.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365181948
git clone --depth 1 --no-tags https://github.com/Shaoma-lyl/USTC_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363647088
git clone --depth 1 --no-tags https://github.com/SergeyIvanets/ChipExpo-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354869800
git clone --depth 1 --no-tags https://github.com/kshitij-r/SCR1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353530833
git clone --depth 1 --no-tags https://github.com/barzamin/ece551-final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358475820
git clone --depth 1 --no-tags https://github.com/RadioactiveScandium/Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368556534
git clone --depth 1 --no-tags https://github.com/danielpmarks/FPGATetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366573777
git clone --depth 1 --no-tags https://github.com/kartiksamtani/demo-repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370662365
git clone --depth 1 --no-tags https://github.com/ryancj14/ecen323.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375400896
git clone --depth 1 --no-tags https://github.com/TaiTruong21/ECE111-FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373989263
git clone --depth 1 --no-tags https://github.com/Mohamed-Younis/Simple_Memory-UVM-Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367060446
git clone --depth 1 --no-tags https://github.com/m-hariszafar/UVM_with_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386542392
git clone --depth 1 --no-tags https://github.com/Arti-121097/64-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385514712
git clone --depth 1 --no-tags https://github.com/mkmuis/MAS_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383081866
git clone --depth 1 --no-tags https://github.com/Arsalan-M/CPE333.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381218180
git clone --depth 1 --no-tags https://github.com/sltm-14/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395367525
git clone --depth 1 --no-tags https://github.com/LoialOtter/ICE40-Cheetah-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377371854
git clone --depth 1 --no-tags https://github.com/CWerberger/pulp_gf_arith_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390953752
git clone --depth 1 --no-tags https://github.com/merledu/ibex-collaboration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356563161
git clone --depth 1 --no-tags https://github.com/miura-katsuyoshi/onehot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356779765
git clone --depth 1 --no-tags https://github.com/ThreeHoolagins/hsaFinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360276394
git clone --depth 1 --no-tags https://github.com/shalinibare/OurProject2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362189247
git clone --depth 1 --no-tags https://github.com/hao310rui140326/ahblite_mem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354736514
git clone --depth 1 --no-tags https://github.com/selengorgun/CS223_Lab_Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354566298
git clone --depth 1 --no-tags https://github.com/Zongpc/Auto-SOM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358255986
git clone --depth 1 --no-tags https://github.com/Dipto9999/Scrolling_Display_DE1-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358802870
git clone --depth 1 --no-tags https://github.com/jdupak/PAP-RISC-V-CPU-VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359537119
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358787225
git clone --depth 1 --no-tags https://github.com/IacPc/AES_Sbox_based_Stream_Cipher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370650587
git clone --depth 1 --no-tags https://github.com/Adnan-Asif/Risc-V-Pipelined-Processor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363121027
git clone --depth 1 --no-tags https://github.com/ahmedmed/TestBench-Sys-Verilg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363146299
git clone --depth 1 --no-tags https://github.com/rushi0005/8to10-encoder-verifiction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365053197
git clone --depth 1 --no-tags https://github.com/notwilliamng/RISC_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365095910
git clone --depth 1 --no-tags https://github.com/Radiophantom/filters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366625041
git clone --depth 1 --no-tags https://github.com/xapicella/mrs-puffs-boarding-school.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366484049
git clone --depth 1 --no-tags https://github.com/zceeudd/ELEC0036---Microprocessor-TB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357892285
git clone --depth 1 --no-tags https://github.com/lisboavini/single_cycle_processor_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358010653
