//
// Generated by LLVM NVPTX Back-End
//

.version 6.0
.target sm_70
.address_size 64

	// .globl	fusion_414
.shared .align 4 .b8 shared_cache_0[4224];
.shared .align 4 .b8 shared_cache_01[128];
.shared .align 4 .b8 shared_cache_02[128];
.shared .align 4 .b8 shared_cache_03[128];
.shared .align 4 .b8 shared_cache_04[4224];
.shared .align 4 .b8 shared_cache_05[128];
.shared .align 4 .b8 shared_cache_06[128];
.shared .align 4 .b8 shared_cache_07[128];
.shared .align 4 .b8 shared_cache_08[4224];
.shared .align 4 .b8 shared_cache_09[128];
.shared .align 4 .b8 shared_cache_010[128];
.shared .align 4 .b8 shared_cache_011[128];
.shared .align 4 .b8 shared_cache_012[4224];
.shared .align 4 .b8 shared_cache_013[128];
.shared .align 4 .b8 shared_cache_014[4224];
.shared .align 4 .b8 shared_cache_015[128];
.shared .align 4 .b8 shared_cache_016[128];
.shared .align 4 .b8 shared_cache_017[128];
.shared .align 4 .b8 shared_cache_018[4224];
.shared .align 4 .b8 shared_cache_019[128];
.shared .align 4 .b8 shared_cache_020[128];
.shared .align 4 .b8 shared_cache_021[128];
.shared .align 4 .b8 shared_cache_022[4224];
.shared .align 4 .b8 shared_cache_023[128];
.shared .align 4 .b8 shared_cache_024[128];
.shared .align 4 .b8 shared_cache_025[128];
.shared .align 4 .b8 shared_cache_026[4224];
.shared .align 4 .b8 shared_cache_027[128];
.shared .align 4 .b8 shared_cache_028[128];
.shared .align 4 .b8 shared_cache_029[128];
.shared .align 4 .b8 shared_cache_030[4224];
.shared .align 4 .b8 shared_cache_031[128];
.shared .align 4 .b8 shared_cache_032[128];
.shared .align 4 .b8 shared_cache_033[128];
.shared .align 4 .b8 shared_cache_034[4224];
.shared .align 4 .b8 shared_cache_035[128];
.shared .align 4 .b8 shared_cache_036[128];
.shared .align 4 .b8 shared_cache_037[128];
.shared .align 4 .b8 shared_cache_038[4224];
.shared .align 4 .b8 shared_cache_039[128];
.shared .align 4 .b8 shared_cache_040[128];
.shared .align 4 .b8 shared_cache_041[128];
.shared .align 4 .b8 shared_cache_042[4224];
.shared .align 4 .b8 shared_cache_043[128];
.shared .align 4 .b8 shared_cache_044[128];
.shared .align 4 .b8 shared_cache_045[128];
.shared .align 4 .b8 shared_cache_046[4224];
.shared .align 4 .b8 shared_cache_047[128];
.shared .align 4 .b8 shared_cache_048[128];
.shared .align 4 .b8 shared_cache_049[128];
.shared .align 4 .b8 shared_cache_050[4224];
.shared .align 4 .b8 shared_cache_051[128];
.shared .align 4 .b8 shared_cache_052[4224];
.shared .align 4 .b8 shared_cache_053[128];
.shared .align 4 .b8 shared_cache_054[128];
.shared .align 4 .b8 shared_cache_055[128];
.shared .align 4 .b8 shared_cache_056[4224];
.shared .align 4 .b8 shared_cache_057[128];
.shared .align 4 .b8 shared_cache_058[128];
.shared .align 4 .b8 shared_cache_059[128];
.shared .align 4 .b8 shared_cache_060[4224];
.shared .align 4 .b8 shared_cache_061[128];
.shared .align 4 .b8 shared_cache_062[128];
.shared .align 4 .b8 shared_cache_063[128];
.shared .align 4 .b8 shared_cache_064[4224];
.shared .align 4 .b8 shared_cache_065[128];
.shared .align 4 .b8 shared_cache_066[128];
.shared .align 4 .b8 shared_cache_067[128];
.shared .align 4 .b8 shared_cache_068[4224];
.shared .align 4 .b8 shared_cache_069[128];
.shared .align 4 .b8 shared_cache_070[128];
.shared .align 4 .b8 shared_cache_071[128];
.shared .align 4 .b8 shared_cache_072[4224];
.shared .align 4 .b8 shared_cache_073[128];
.shared .align 4 .b8 shared_cache_074[128];
.shared .align 4 .b8 shared_cache_075[128];
.shared .align 4 .b8 shared_cache_076[4224];
.shared .align 4 .b8 shared_cache_077[128];
.shared .align 4 .b8 shared_cache_078[128];
.shared .align 4 .b8 shared_cache_079[128];
.shared .align 4 .b8 shared_cache_080[4224];
.shared .align 4 .b8 shared_cache_081[128];
.shared .align 4 .b8 shared_cache_082[128];
.shared .align 4 .b8 shared_cache_083[128];
.shared .align 4 .b8 shared_cache_084[4224];
.shared .align 4 .b8 shared_cache_085[128];
.shared .align 4 .b8 shared_cache_086[128];
.shared .align 4 .b8 shared_cache_087[128];
.shared .align 4 .b8 shared_cache_088[4224];
.shared .align 4 .b8 shared_cache_089[128];
.shared .align 4 .b8 shared_cache_090[128];
.shared .align 4 .b8 shared_cache_091[128];
.shared .align 4 .b8 shared_cache_092[4224];
.shared .align 4 .b8 shared_cache_093[128];
.shared .align 4 .b8 shared_cache_094[128];
.shared .align 4 .b8 shared_cache_095[128];
.shared .align 4 .b8 shared_cache_096[4224];
.shared .align 4 .b8 shared_cache_097[128];
.shared .align 4 .b8 shared_cache_098[128];
.shared .align 4 .b8 shared_cache_099[128];
.shared .align 4 .b8 shared_cache_0100[4224];
.shared .align 4 .b8 shared_cache_0101[128];
.shared .align 4 .b8 shared_cache_0102[4224];
.shared .align 4 .b8 shared_cache_0103[128];
.shared .align 4 .b8 shared_cache_0104[128];
.shared .align 4 .b8 shared_cache_0105[128];
.shared .align 4 .b8 shared_cache_0106[4224];
.shared .align 4 .b8 shared_cache_0107[128];
.shared .align 4 .b8 shared_cache_0108[128];
.shared .align 4 .b8 shared_cache_0109[128];
.shared .align 4 .b8 shared_cache_0110[4224];
.shared .align 4 .b8 shared_cache_0111[128];
.shared .align 4 .b8 shared_cache_0112[128];
.shared .align 4 .b8 shared_cache_0113[128];
.shared .align 4 .b8 shared_cache_0114[4224];
.shared .align 4 .b8 shared_cache_0115[128];
.shared .align 4 .b8 shared_cache_0116[128];
.shared .align 4 .b8 shared_cache_0117[128];
.shared .align 4 .b8 shared_cache_0118[4224];
.shared .align 4 .b8 shared_cache_0119[128];
.shared .align 4 .b8 shared_cache_0120[128];
.shared .align 4 .b8 shared_cache_0121[128];
.shared .align 4 .b8 shared_cache_0122[4224];
.shared .align 4 .b8 shared_cache_0123[128];
.shared .align 4 .b8 shared_cache_0124[128];
.shared .align 4 .b8 shared_cache_0125[128];
.shared .align 4 .b8 shared_cache_0126[4224];
.shared .align 4 .b8 shared_cache_0127[128];
.shared .align 4 .b8 shared_cache_0128[128];
.shared .align 4 .b8 shared_cache_0129[128];
.shared .align 4 .b8 shared_cache_0130[4224];
.shared .align 4 .b8 shared_cache_0131[128];
.shared .align 4 .b8 shared_cache_0132[128];
.shared .align 4 .b8 shared_cache_0133[128];
.shared .align 4 .b8 shared_cache_0134[4224];
.shared .align 4 .b8 shared_cache_0135[128];
.shared .align 4 .b8 shared_cache_0136[128];
.shared .align 4 .b8 shared_cache_0137[128];
.shared .align 4 .b8 shared_cache_0138[4224];
.shared .align 4 .b8 shared_cache_0139[128];
.shared .align 4 .b8 shared_cache_0140[128];
.shared .align 4 .b8 shared_cache_0141[128];
.shared .align 4 .b8 shared_cache_0142[4224];
.shared .align 4 .b8 shared_cache_0143[128];
.shared .align 4 .b8 shared_cache_0144[128];
.shared .align 4 .b8 shared_cache_0145[128];
.shared .align 4 .b8 shared_cache_0146[4224];
.shared .align 4 .b8 shared_cache_0147[128];
.shared .align 4 .b8 shared_cache_0148[128];
.shared .align 4 .b8 shared_cache_0149[128];
.shared .align 4 .b8 shared_cache_0150[4224];
.shared .align 4 .b8 shared_cache_0151[128];
.shared .align 4 .b8 shared_cache_0152[128];
.shared .align 4 .b8 shared_cache_0153[128];
.shared .align 4 .b8 shared_cache_0154[4224];
.shared .align 4 .b8 shared_cache_0155[128];
.shared .align 4 .b8 shared_cache_0156[128];
.shared .align 4 .b8 shared_cache_0157[128];
.shared .align 4 .b8 shared_cache_0158[4224];
.shared .align 4 .b8 shared_cache_0159[128];
.shared .align 4 .b8 shared_cache_0160[128];
.shared .align 4 .b8 shared_cache_0161[128];
.shared .align 4 .b8 shared_cache_0162[4224];
.shared .align 4 .b8 shared_cache_0163[128];
.shared .align 4 .b8 shared_cache_0164[128];
.shared .align 4 .b8 shared_cache_0165[128];
.shared .align 4 .b8 shared_cache_0166[4224];
.shared .align 4 .b8 shared_cache_0167[128];
.shared .align 4 .b8 shared_cache_0168[128];
.shared .align 4 .b8 shared_cache_0169[128];
.shared .align 4 .b8 shared_cache_0170[4224];
.shared .align 4 .b8 shared_cache_0171[128];
.shared .align 4 .b8 shared_cache_0172[128];
.shared .align 4 .b8 shared_cache_0173[128];
.shared .align 4 .b8 shared_cache_0174[4224];
.shared .align 4 .b8 shared_cache_0175[128];
.shared .align 4 .b8 shared_cache_0176[4224];
.shared .align 4 .b8 shared_cache_0177[128];
.shared .align 4 .b8 shared_cache_0178[128];
.shared .align 4 .b8 shared_cache_0179[128];
.shared .align 4 .b8 shared_cache_0180[4224];
.shared .align 4 .b8 shared_cache_0181[128];
.shared .align 4 .b8 shared_cache_0182[128];
.shared .align 4 .b8 shared_cache_0183[128];
.shared .align 4 .b8 shared_cache_0184[4224];
.shared .align 4 .b8 shared_cache_0185[128];
.shared .align 4 .b8 shared_cache_0186[128];
.shared .align 4 .b8 shared_cache_0187[128];
.shared .align 4 .b8 shared_cache_0188[4224];
.shared .align 4 .b8 shared_cache_0189[128];
.shared .align 4 .b8 shared_cache_0190[128];
.shared .align 4 .b8 shared_cache_0191[128];
.shared .align 4 .b8 shared_cache_0192[4224];
.shared .align 4 .b8 shared_cache_0193[128];
.shared .align 4 .b8 shared_cache_0194[128];
.shared .align 4 .b8 shared_cache_0195[128];
.shared .align 4 .b8 shared_cache_0196[4224];
.shared .align 4 .b8 shared_cache_0197[128];
.shared .align 4 .b8 shared_cache_0198[128];
.shared .align 4 .b8 shared_cache_0199[128];
.shared .align 4 .b8 shared_cache_0200[4224];
.shared .align 4 .b8 shared_cache_0201[128];
.shared .align 4 .b8 shared_cache_0202[128];
.shared .align 4 .b8 shared_cache_0203[128];
.shared .align 4 .b8 shared_cache_0204[128];
.shared .align 4 .b8 shared_cache_0205[4224];

.visible .entry fusion_414(
	.param .u64 fusion_414_param_0,
	.param .u64 fusion_414_param_1,
	.param .u64 fusion_414_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<18>;
	.reg .b32 	%r<32>;
	.reg .b64 	%rd<31>;

	ld.param.u64 	%rd5, [fusion_414_param_0];
	ld.param.u64 	%rd6, [fusion_414_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r8, %tid.x;
	and.b32  	%r1, %r8, 31;
	shr.u32 	%r2, %r8, 5;
	mov.u32 	%r9, %ctaid.x;
	shl.b32 	%r3, %r9, 5;
	or.b32  	%r10, %r3, %r1;
	mov.u32 	%r11, 178;
	sub.s32 	%r12, %r11, %r2;
	and.b32  	%r4, %r12, 160;
	cvt.u64.u32 	%rd3, %r10;
	mov.f32 	%f17, 0f00000000;
	mov.u32 	%r31, 0;
	shl.b64 	%rd19, %rd3, 2;
LBB0_1:
	or.b32  	%r13, %r31, %r2;
	mul.wide.u32 	%rd7, %r13, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r15, %rd8;
	mul.lo.s32 	%r16, %r15, 3;
	sub.s32 	%r17, %r13, %r16;
	mul.wide.u32 	%rd9, %r15, 613566757;
	shr.u64 	%rd10, %rd9, 32;
	cvt.u32.u64 	%r18, %rd10;
	sub.s32 	%r19, %r15, %r18;
	shr.u32 	%r20, %r19, 1;
	add.s32 	%r21, %r20, %r18;
	shr.u32 	%r22, %r21, 2;
	mul.lo.s32 	%r23, %r22, 7;
	sub.s32 	%r24, %r15, %r23;
	mul.wide.u32 	%rd11, %r13, -2045222521;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r25, %rd12;
	sub.s32 	%r26, %r13, %r25;
	shr.u32 	%r27, %r26, 1;
	add.s32 	%r28, %r27, %r25;
	shr.u32 	%r29, %r28, 4;
	mul.wide.u32 	%rd13, %r29, 5376;
	add.s64 	%rd14, %rd2, %rd13;
	mul.wide.u32 	%rd15, %r24, 768;
	add.s64 	%rd16, %rd14, %rd15;
	mul.wide.u32 	%rd17, %r17, 256;
	add.s64 	%rd18, %rd16, %rd17;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.nc.f32 	%f5, [%rd20];
	add.rn.f32 	%f17, %f17, %f5;
	add.s32 	%r31, %r31, 32;
	setp.ne.s32 	%p1, %r4, %r31;
	@%p1 bra 	LBB0_1;
	mul.wide.u32 	%rd21, %r1, 132;
	mov.u64 	%rd22, shared_cache_0;
	add.s64 	%rd23, %rd22, %rd21;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd25, %rd23, %rd24;
	st.shared.f32 	[%rd25], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd26, %r2, 132;
	add.s64 	%rd27, %rd22, %rd26;
	mul.wide.u32 	%rd28, %r1, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.shared.f32 	%f6, [%rd29];
	shfl.sync.down.b32	%f7, %f6, 16, 31, -1;
	add.rn.f32 	%f8, %f6, %f7;
	shfl.sync.down.b32	%f9, %f8, 8, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 4, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 2, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 1, 31, -1;
	add.rn.f32 	%f3, %f14, %f15;
	st.shared.f32 	[%rd29], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB0_4;
	or.b32  	%r30, %r3, %r2;
	mul.wide.u32 	%rd30, %r30, 4;
	add.s64 	%rd4, %rd1, %rd30;
	atom.global.add.f32 	%f16, [%rd4], %f3;
LBB0_4:
	ret;

}
	// .globl	fusion_413
.visible .entry fusion_413(
	.param .u64 fusion_413_param_0,
	.param .u64 fusion_413_param_1,
	.param .u64 fusion_413_param_2
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<26>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<82>;
	.reg .b64 	%rd<75>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 10;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 9408;
	@%p1 bra 	LBB1_2;
	bra.uni 	LBB1_1;
LBB1_2:
	ld.param.u64 	%rd4, [fusion_413_param_0];
	ld.param.u64 	%rd5, [fusion_413_param_2];
	cvta.to.global.u64 	%rd1, %rd5;
	ld.param.u64 	%rd6, [fusion_413_param_1];
	cvta.to.global.u64 	%rd2, %rd6;
	cvta.to.global.u64 	%rd3, %rd4;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	mul.wide.u32 	%rd7, %r4, -555131827;
	shr.u64 	%rd8, %rd7, 39;
	cvt.u32.u64 	%r9, %rd8;
	mul.wide.u32 	%rd9, %r3, -555131827;
	shr.u64 	%rd10, %rd9, 39;
	cvt.u32.u64 	%r10, %rd10;
	mul.wide.u32 	%rd11, %r2, -555131827;
	shr.u64 	%rd12, %rd11, 39;
	cvt.u32.u64 	%r11, %rd12;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r12, %rs1, 28533;
	shr.u32 	%r13, %r12, 22;
	mul.wide.u32 	%rd13, %r4, 1402438301;
	shr.u64 	%rd14, %rd13, 36;
	cvt.u32.u64 	%r14, %rd14;
	mul.wide.u32 	%rd15, %r14, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r15, %rd16;
	mul.lo.s32 	%r16, %r15, 3;
	sub.s32 	%r17, %r14, %r16;
	mul.wide.u32 	%rd17, %r4, 613566757;
	shr.u64 	%rd18, %rd17, 32;
	cvt.u32.u64 	%r19, %rd18;
	sub.s32 	%r20, %r4, %r19;
	shr.u32 	%r21, %r20, 1;
	add.s32 	%r22, %r21, %r19;
	shr.u32 	%r23, %r22, 2;
	mul.wide.u32 	%rd19, %r23, 613566757;
	shr.u64 	%rd20, %rd19, 32;
	cvt.u32.u64 	%r24, %rd20;
	sub.s32 	%r25, %r23, %r24;
	shr.u32 	%r26, %r25, 1;
	add.s32 	%r27, %r26, %r24;
	shr.u32 	%r28, %r27, 2;
	mul.lo.s32 	%r29, %r28, 7;
	sub.s32 	%r30, %r23, %r29;
	mul.lo.s32 	%r31, %r23, 7;
	sub.s32 	%r32, %r4, %r31;
	mul.wide.u32 	%rd21, %r3, 1402438301;
	shr.u64 	%rd22, %rd21, 36;
	cvt.u32.u64 	%r33, %rd22;
	mul.wide.u32 	%rd23, %r33, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r34, %rd24;
	mul.lo.s32 	%r35, %r34, 3;
	sub.s32 	%r36, %r33, %r35;
	mul.wide.u32 	%rd25, %r3, 613566757;
	shr.u64 	%rd26, %rd25, 32;
	cvt.u32.u64 	%r38, %rd26;
	sub.s32 	%r39, %r3, %r38;
	shr.u32 	%r40, %r39, 1;
	add.s32 	%r41, %r40, %r38;
	shr.u32 	%r42, %r41, 2;
	mul.wide.u32 	%rd27, %r42, 613566757;
	shr.u64 	%rd28, %rd27, 32;
	cvt.u32.u64 	%r43, %rd28;
	sub.s32 	%r44, %r42, %r43;
	shr.u32 	%r45, %r44, 1;
	add.s32 	%r46, %r45, %r43;
	shr.u32 	%r47, %r46, 2;
	mul.lo.s32 	%r48, %r47, 7;
	sub.s32 	%r49, %r42, %r48;
	mul.lo.s32 	%r50, %r42, 7;
	sub.s32 	%r51, %r3, %r50;
	mul.wide.u32 	%rd29, %r2, 1402438301;
	shr.u64 	%rd30, %rd29, 36;
	cvt.u32.u64 	%r52, %rd30;
	mul.wide.u32 	%rd31, %r52, -1431655765;
	shr.u64 	%rd32, %rd31, 33;
	cvt.u32.u64 	%r53, %rd32;
	mul.lo.s32 	%r54, %r53, 3;
	sub.s32 	%r55, %r52, %r54;
	mul.wide.u32 	%rd33, %r2, 613566757;
	shr.u64 	%rd34, %rd33, 32;
	cvt.u32.u64 	%r57, %rd34;
	sub.s32 	%r58, %r2, %r57;
	shr.u32 	%r59, %r58, 1;
	add.s32 	%r60, %r59, %r57;
	shr.u32 	%r61, %r60, 2;
	mul.wide.u32 	%rd35, %r61, 613566757;
	shr.u64 	%rd36, %rd35, 32;
	cvt.u32.u64 	%r62, %rd36;
	sub.s32 	%r63, %r61, %r62;
	shr.u32 	%r64, %r63, 1;
	add.s32 	%r65, %r64, %r62;
	shr.u32 	%r66, %r65, 2;
	mul.lo.s32 	%r67, %r66, 7;
	sub.s32 	%r68, %r61, %r67;
	mul.lo.s32 	%r69, %r61, 7;
	sub.s32 	%r70, %r2, %r69;
	mul.wide.u16 	%r71, %rs1, 20063;
	shr.u32 	%r72, %r71, 16;
	cvt.u16.u32 	%rs2, %r72;
	sub.s16 	%rs3, %rs1, %rs2;
	shr.u16 	%rs4, %rs3, 1;
	add.s16 	%rs5, %rs4, %rs2;
	shr.u16 	%rs6, %rs5, 5;
	and.b16  	%rs7, %rs6, 255;
	mul.wide.u16 	%r73, %rs7, -21845;
	shr.u32 	%r74, %r73, 17;
	cvt.u16.u32 	%rs8, %r74;
	mul.lo.s16 	%rs9, %rs8, 3;
	sub.s16 	%rs10, %rs7, %rs9;
	mul.wide.u16 	%r75, %rs1, 9363;
	shr.u32 	%r76, %r75, 16;
	cvt.u16.u32 	%rs12, %r76;
	sub.s16 	%rs13, %rs1, %rs12;
	shr.u16 	%rs14, %rs13, 1;
	add.s16 	%rs15, %rs14, %rs12;
	shr.u16 	%rs16, %rs15, 2;
	mul.wide.u16 	%r77, %rs16, 9363;
	shr.u32 	%r78, %r77, 16;
	cvt.u16.u32 	%rs17, %r78;
	sub.s16 	%rs18, %rs16, %rs17;
	shr.u16 	%rs19, %rs18, 1;
	add.s16 	%rs20, %rs19, %rs17;
	shr.u16 	%rs21, %rs20, 2;
	mul.lo.s16 	%rs22, %rs21, 7;
	sub.s16 	%rs23, %rs16, %rs22;
	mul.lo.s16 	%rs24, %rs16, 7;
	sub.s16 	%rs25, %rs1, %rs24;
	mul.wide.u32 	%rd37, %r1, 4;
	add.s64 	%rd38, %rd1, %rd37;
	cvt.u32.u16 	%r79, %rs23;
	mul.wide.u32 	%rd39, %r79, 5376;
	add.s64 	%rd40, %rd3, %rd39;
	cvt.u32.u16 	%r80, %rs25;
	mul.wide.u32 	%rd41, %r80, 768;
	add.s64 	%rd42, %rd40, %rd41;
	cvt.u32.u16 	%r81, %rs10;
	mul.wide.u32 	%rd43, %r81, 256;
	add.s64 	%rd44, %rd42, %rd43;
	mul.wide.u32 	%rd45, %r13, 4;
	add.s64 	%rd46, %rd44, %rd45;
	ld.global.nc.f32 	%f1, [%rd46];
	add.s64 	%rd47, %rd2, %rd45;
	ld.global.nc.f32 	%f2, [%rd47];
	mul.rn.f32 	%f3, %f2, 0f3BDEE95C;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd48, %r68, 5376;
	add.s64 	%rd49, %rd3, %rd48;
	mul.wide.u32 	%rd50, %r70, 768;
	add.s64 	%rd51, %rd49, %rd50;
	mul.wide.u32 	%rd52, %r55, 256;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r11, 4;
	add.s64 	%rd55, %rd53, %rd54;
	ld.global.nc.f32 	%f5, [%rd55];
	add.s64 	%rd56, %rd2, %rd54;
	ld.global.nc.f32 	%f6, [%rd56];
	mul.rn.f32 	%f7, %f6, 0f3BDEE95C;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.wide.u32 	%rd57, %r49, 5376;
	add.s64 	%rd58, %rd3, %rd57;
	mul.wide.u32 	%rd59, %r51, 768;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r36, 256;
	add.s64 	%rd62, %rd60, %rd61;
	mul.wide.u32 	%rd63, %r10, 4;
	add.s64 	%rd64, %rd62, %rd63;
	ld.global.nc.f32 	%f9, [%rd64];
	add.s64 	%rd65, %rd2, %rd63;
	ld.global.nc.f32 	%f10, [%rd65];
	mul.rn.f32 	%f11, %f10, 0f3BDEE95C;
	sub.rn.f32 	%f12, %f9, %f11;
	mul.wide.u32 	%rd66, %r30, 5376;
	add.s64 	%rd67, %rd3, %rd66;
	mul.wide.u32 	%rd68, %r32, 768;
	add.s64 	%rd69, %rd67, %rd68;
	mul.wide.u32 	%rd70, %r17, 256;
	add.s64 	%rd71, %rd69, %rd70;
	mul.wide.u32 	%rd72, %r9, 4;
	add.s64 	%rd73, %rd71, %rd72;
	ld.global.nc.f32 	%f13, [%rd73];
	add.s64 	%rd74, %rd2, %rd72;
	ld.global.nc.f32 	%f14, [%rd74];
	mul.rn.f32 	%f15, %f14, 0f3BDEE95C;
	sub.rn.f32 	%f16, %f13, %f15;
	st.global.v4.f32 	[%rd38+3846080], {%f4, %f8, %f12, %f16};
LBB1_1:
	ret;

}
	// .globl	fusion_412
.visible .entry fusion_412(
	.param .u64 fusion_412_param_0,
	.param .u64 fusion_412_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot2[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<4>;
	.reg .f32 	%f<41>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<23>;

	mov.u64 	%SPL, __local_depot2;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_412_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.u64 	%rd10, %SP, 0;
	add.s64 	%rd11, %rd9, 3846080;
	mov.u32 	%r3, %tid.x;
	mov.u32 	%r1, %ctaid.x;
	mul.lo.s32 	%r4, %r1, 147;
	add.s32 	%r5, %r4, %r3;
	mul.wide.u32 	%rd12, %r5, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd13];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	cvt.u64.u32 	%rd14, %r4;
	cvt.u64.u32 	%rd3, %r3;
	add.s64 	%rd15, %rd14, %rd3;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd4, %rd11, %rd16;
	ld.global.nc.f32 	%f8, [%rd4+128];
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f7, %f9;
	ld.global.nc.f32 	%f11, [%rd4+256];
	mul.rn.f32 	%f12, %f11, %f11;
	add.rn.f32 	%f13, %f10, %f12;
	ld.global.nc.f32 	%f14, [%rd4+384];
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f40, %f13, %f15;
	or.b32  	%r6, %r3, 128;
	setp.lt.u32 	%p1, %r6, 147;
	@%p1 bra 	LBB2_4;
	bra.uni 	LBB2_1;
LBB2_4:
	ld.global.nc.f32 	%f16, [%rd4+512];
	mul.rn.f32 	%f17, %f16, %f16;
	add.rn.f32 	%f40, %f40, %f17;
LBB2_1:
	cvta.to.local.u64 	%rd2, %rd10;
	cvt.u32.u64 	%r2, %rd3;
	shfl.sync.down.b32	%f18, %f40, 16, 31, -1;
	add.rn.f32 	%f19, %f40, %f18;
	shfl.sync.down.b32	%f20, %f19, 8, 31, -1;
	add.rn.f32 	%f21, %f19, %f20;
	shfl.sync.down.b32	%f22, %f21, 4, 31, -1;
	add.rn.f32 	%f23, %f21, %f22;
	shfl.sync.down.b32	%f24, %f23, 2, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 1, 31, -1;
	setp.eq.s32 	%p2, %r2, 0;
	@%p2 bra 	LBB2_5;
	bra.uni 	LBB2_2;
LBB2_5:
	add.rn.f32 	%f3, %f25, %f26;
	st.shared.f32 	[shared_cache_01], %f3;
LBB2_2:
	bar.sync 	0;
	shl.b64 	%rd18, %rd3, 2;
	mov.u64 	%rd19, shared_cache_01;
	add.s64 	%rd6, %rd19, %rd18;
	cvta.shared.u64 	%rd20, %rd6;
	mov.u32 	%r7, 0;
	st.local.u32 	[%rd2], %r7;
	selp.b64 	%rd22, %rd20, %rd10, %p2;
	ld.f32 	%f27, [%rd22];
	shfl.sync.down.b32	%f28, %f27, 16, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 8, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 4, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 2, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 1, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	st.f32 	[%rd22], %f37;
	@%p2 bra 	LBB2_6;
	bra.uni 	LBB2_3;
LBB2_6:
	ld.param.u64 	%rd7, [fusion_412_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd17, %r1, 4;
	add.s64 	%rd5, %rd1, %rd17;
	ld.shared.f32 	%f38, [%rd6];
	atom.global.add.f32 	%f39, [%rd5], %f38;
LBB2_3:
	ret;

}
	// .globl	fusion_411
.visible .entry fusion_411(
	.param .u64 fusion_411_param_0,
	.param .u64 fusion_411_param_1
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 10;
	shl.b32 	%r8, %r6, 2;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 9408;
	@%p1 bra 	LBB3_2;
	bra.uni 	LBB3_1;
LBB3_2:
	ld.param.u64 	%rd3, [fusion_411_param_0];
	ld.param.u64 	%rd4, [fusion_411_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	or.b32  	%r2, %r1, 1;
	or.b32  	%r3, %r1, 2;
	or.b32  	%r4, %r1, 3;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r9, %rs1, 28533;
	shr.u32 	%r10, %r9, 22;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd1, %rd5;
	mul.wide.u32 	%rd7, %r10, 4;
	add.s64 	%rd8, %rd2, %rd7;
	ld.global.nc.f32 	%f1, [%rd8];
	mul.rn.f32 	%f2, %f1, 0f3BDEE95C;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd6+3846080];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.wide.u32 	%rd9, %r2, -555131827;
	shr.u64 	%rd10, %rd9, 39;
	cvt.u32.u64 	%r11, %rd10;
	mul.wide.u32 	%rd11, %r11, 4;
	add.s64 	%rd12, %rd2, %rd11;
	ld.global.nc.f32 	%f10, [%rd12];
	mul.rn.f32 	%f11, %f10, 0f3BDEE95C;
	add.rn.f32 	%f12, %f11, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f13, %f12;
	mul.rn.f32 	%f14, %f13, %f6;
	mul.wide.u32 	%rd13, %r3, -555131827;
	shr.u64 	%rd14, %rd13, 39;
	cvt.u32.u64 	%r12, %rd14;
	mul.wide.u32 	%rd15, %r12, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f15, [%rd16];
	mul.rn.f32 	%f16, %f15, 0f3BDEE95C;
	add.rn.f32 	%f17, %f16, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f18, %f17;
	mul.rn.f32 	%f19, %f18, %f7;
	mul.wide.u32 	%rd17, %r4, -555131827;
	shr.u64 	%rd18, %rd17, 39;
	cvt.u32.u64 	%r13, %rd18;
	mul.wide.u32 	%rd19, %r13, 4;
	add.s64 	%rd20, %rd2, %rd19;
	ld.global.nc.f32 	%f20, [%rd20];
	mul.rn.f32 	%f21, %f20, 0f3BDEE95C;
	add.rn.f32 	%f22, %f21, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f23, %f22;
	mul.rn.f32 	%f24, %f23, %f8;
	st.global.v4.f32 	[%rd6+3846080], {%f9, %f14, %f19, %f24};
LBB3_1:
	ret;

}
	// .globl	fusion_415
.visible .entry fusion_415(
	.param .u64 fusion_415_param_0,
	.param .u64 fusion_415_param_1
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<14>;
	.reg .b16 	%rs<6>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<52>;
	.reg .b64 	%rd<52>;

	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r8, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r1, %r11, %r10;
	setp.lt.u32 	%p1, %r1, 158700;
	@%p1 bra 	LBB4_2;
	bra.uni 	LBB4_1;
LBB4_2:
	ld.param.u64 	%rd10, [fusion_415_param_0];
	ld.param.u64 	%rd11, [fusion_415_param_1];
	cvta.to.global.u64 	%rd12, %rd11;
	cvta.to.global.u64 	%rd1, %rd10;
	add.s64 	%rd2, %rd12, 3211264;
	shr.u32 	%r12, %r1, 2;
	mul.wide.u32 	%rd13, %r12, 166277751;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r13, %rd14;
	mul.wide.u32 	%rd15, %r13, -1431655765;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r14, %rd16;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r2, %r13, %r15;
	or.b32  	%r16, %r1, 1;
	shr.u32 	%r17, %r16, 1;
	mul.wide.u32 	%rd17, %r17, 1195121335;
	shr.u64 	%rd18, %rd17, 37;
	cvt.u32.u64 	%r18, %rd18;
	mul.lo.s32 	%r19, %r18, 230;
	sub.s32 	%r3, %r16, %r19;
	or.b32  	%r20, %r1, 2;
	shr.u32 	%r22, %r20, 1;
	mul.wide.u32 	%rd19, %r22, 1195121335;
	shr.u64 	%rd20, %rd19, 37;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 230;
	shr.u64 	%rd21, %rd19, 38;
	cvt.u32.u64 	%r25, %rd21;
	mul.wide.u32 	%rd22, %r25, 1195121335;
	shr.u64 	%rd23, %rd22, 37;
	cvt.u32.u64 	%r26, %rd23;
	mul.lo.s32 	%r27, %r26, 230;
	or.b32  	%r28, %r1, 3;
	shr.u32 	%r30, %r28, 1;
	mul.wide.u32 	%rd24, %r30, 1195121335;
	shr.u64 	%rd25, %rd24, 37;
	cvt.u32.u64 	%r31, %rd25;
	shr.u64 	%rd26, %rd24, 38;
	cvt.u32.u64 	%r33, %rd26;
	mul.wide.u32 	%rd27, %r33, 1195121335;
	shr.u64 	%rd28, %rd27, 37;
	cvt.u32.u64 	%r34, %rd28;
	shr.u32 	%r37, %r1, 1;
	mul.wide.u32 	%rd29, %r37, 1195121335;
	shr.u64 	%rd30, %rd29, 37;
	cvt.u32.u64 	%r38, %rd30;
	cvt.u16.u64 	%rs1, %rd30;
	shr.u16 	%rs2, %rs1, 1;
	mul.wide.u16 	%r39, %rs2, -29063;
	shr.u32 	%r40, %r39, 22;
	cvt.u16.u32 	%rs3, %r40;
	mul.lo.s16 	%rs4, %rs3, 230;
	sub.s16 	%rs5, %rs1, %rs4;
	cvt.u32.u16 	%r41, %rs5;
	mul.lo.s32 	%r42, %r38, 230;
	sub.s32 	%r43, %r1, %r42;
	add.s32 	%r44, %r41, -3;
	setp.lt.u32 	%p2, %r44, 224;
	add.s32 	%r45, %r43, -3;
	setp.lt.u32 	%p3, %r45, 224;
	and.pred  	%p4, %p3, %p2;
	cvt.u64.u32 	%rd3, %r44;
	cvt.u64.u32 	%rd4, %r2;
	mov.f32 	%f24, 0f00000000;
	mov.f32 	%f21, %f24;
	@%p4 bra 	LBB4_7;
	bra.uni 	LBB4_3;
LBB4_7:
	mul.wide.u32 	%rd31, %r44, 2688;
	add.s64 	%rd32, %rd1, %rd31;
	mul.wide.u32 	%rd33, %r45, 12;
	add.s64 	%rd34, %rd32, %rd33;
	mul.wide.u32 	%rd35, %r2, 4;
	add.s64 	%rd5, %rd34, %rd35;
	ld.global.nc.f32 	%f10, [%rd5];
	add.rn.f32 	%f11, %f10, %f10;
	add.rn.f32 	%f21, %f11, 0fBF800000;
LBB4_3:
	mul.lo.s32 	%r32, %r31, 230;
	mul.lo.s32 	%r35, %r34, 230;
	sub.s32 	%r4, %r20, %r24;
	sub.s32 	%r5, %r23, %r27;
	cvt.u32.u64 	%r46, %rd3;
	setp.lt.u32 	%p5, %r46, 224;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd6, %rd2, %rd36;
	st.global.f32 	[%rd6], %f21;
	add.s32 	%r47, %r3, -3;
	setp.lt.u32 	%p6, %r47, 224;
	and.pred  	%p7, %p6, %p5;
	shl.b64 	%rd41, %rd4, 2;
	mov.f32 	%f22, %f24;
	@%p7 bra 	LBB4_8;
	bra.uni 	LBB4_4;
LBB4_8:
	mul.lo.s64 	%rd37, %rd3, 2688;
	add.s64 	%rd38, %rd1, %rd37;
	mul.wide.u32 	%rd39, %r47, 12;
	add.s64 	%rd40, %rd38, %rd39;
	add.s64 	%rd7, %rd40, %rd41;
	ld.global.nc.f32 	%f13, [%rd7];
	add.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f22, %f14, 0fBF800000;
LBB4_4:
	sub.s32 	%r6, %r28, %r32;
	sub.s32 	%r7, %r31, %r35;
	st.global.f32 	[%rd6+4], %f22;
	add.s32 	%r48, %r5, -3;
	setp.lt.u32 	%p8, %r48, 224;
	add.s32 	%r49, %r4, -3;
	setp.lt.u32 	%p9, %r49, 224;
	and.pred  	%p10, %p9, %p8;
	mov.f32 	%f23, %f24;
	@%p10 bra 	LBB4_9;
	bra.uni 	LBB4_5;
LBB4_9:
	mul.wide.u32 	%rd42, %r48, 2688;
	add.s64 	%rd43, %rd1, %rd42;
	mul.wide.u32 	%rd44, %r49, 12;
	add.s64 	%rd45, %rd43, %rd44;
	add.s64 	%rd8, %rd45, %rd41;
	ld.global.nc.f32 	%f16, [%rd8];
	add.rn.f32 	%f17, %f16, %f16;
	add.rn.f32 	%f23, %f17, 0fBF800000;
LBB4_5:
	st.global.f32 	[%rd6+8], %f23;
	add.s32 	%r50, %r7, -3;
	setp.lt.u32 	%p11, %r50, 224;
	add.s32 	%r51, %r6, -3;
	setp.lt.u32 	%p12, %r51, 224;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	LBB4_10;
	bra.uni 	LBB4_6;
LBB4_10:
	mul.wide.u32 	%rd47, %r50, 2688;
	add.s64 	%rd48, %rd1, %rd47;
	mul.wide.u32 	%rd49, %r51, 12;
	add.s64 	%rd50, %rd48, %rd49;
	add.s64 	%rd9, %rd50, %rd41;
	ld.global.nc.f32 	%f19, [%rd9];
	add.rn.f32 	%f20, %f19, %f19;
	add.rn.f32 	%f24, %f20, 0fBF800000;
LBB4_6:
	st.global.f32 	[%rd6+12], %f24;
LBB4_1:
	ret;

}
	// .globl	fusion_410
.visible .entry fusion_410(
	.param .u64 fusion_410_param_0
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<16>;
	.reg .b64 	%rd<44>;

	ld.param.u64 	%rd11, [fusion_410_param_0];
	cvta.to.global.u64 	%rd1, %rd11;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	shl.b32 	%r7, %r5, 10;
	or.b32  	%r1, %r7, %r6;
	shr.u32 	%r9, %r1, 3;
	mul.wide.u32 	%rd12, %r9, 613566757;
	shr.u64 	%rd13, %rd12, 32;
	cvt.u32.u64 	%r10, %rd13;
	mul.lo.s32 	%r11, %r10, 56;
	sub.s32 	%r2, %r1, %r11;
	shr.u64 	%rd14, %rd12, 35;
	cvt.u32.u64 	%r12, %rd14;
	mul.wide.u32 	%rd15, %r12, 613566757;
	shr.u64 	%rd16, %rd15, 32;
	cvt.u32.u64 	%r13, %rd16;
	mul.lo.s32 	%r14, %r13, 56;
	sub.s32 	%r15, %r10, %r14;
	mul.wide.u32 	%rd17, %r1, 1402438301;
	shl.b32 	%r3, %r2, 1;
	shl.b32 	%r4, %r15, 1;
	bfe.u64 	%rd2, %rd17, 42, 6;
	setp.ne.s32 	%p1, %r15, 0;
	setp.eq.s32 	%p5, %r2, 0;
	mul.lo.s64 	%rd41, %rd2, 50176;
	mul.wide.u32 	%rd42, %r3, 4;
	@%p1 bra 	LBB5_2;
	bra.uni 	LBB5_1;
LBB5_2:
	mov.f32 	%f28, 0f00000000;
	cvt.s64.s32 	%rd4, %r4;
	add.s64 	%rd19, %rd1, %rd41;
	@%p5 bra 	LBB5_4;
	mul.wide.s32 	%rd20, %r4, 448;
	add.s64 	%rd21, %rd19, %rd20;
	mul.wide.s32 	%rd22, %r3, 4;
	add.s64 	%rd6, %rd21, %rd22;
	ld.global.nc.f32 	%f28, [%rd6+-452];
LBB5_4:
	cvt.s64.s32 	%rd43, %r3;
	max.f32 	%f12, %f28, 0fFF800000;
	mul.lo.s64 	%rd25, %rd4, 448;
	add.s64 	%rd26, %rd19, %rd25;
	add.s64 	%rd28, %rd26, %rd42;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd28+-448];
	max.f32 	%f15, %f12, %f13;
	max.f32 	%f29, %f15, %f14;
	bra.uni 	LBB5_5;
LBB5_1:
	cvt.s64.s32 	%rd43, %r3;
	mov.f32 	%f29, 0f00000000;
LBB5_5:
	cvt.u64.u32 	%rd8, %r4;
	add.s64 	%rd30, %rd1, %rd41;
	mul.wide.u32 	%rd31, %r4, 448;
	add.s64 	%rd32, %rd30, %rd31;
	shl.b64 	%rd33, %rd43, 2;
	add.s64 	%rd9, %rd32, %rd33;
	mov.f32 	%f31, 0f00000000;
	mov.f32 	%f30, %f31;
	@%p5 bra 	LBB5_7;
	ld.global.nc.f32 	%f30, [%rd9+-4];
LBB5_7:
	mul.lo.s64 	%rd36, %rd8, 448;
	add.s64 	%rd37, %rd30, %rd36;
	add.s64 	%rd10, %rd37, %rd42;
	ld.global.nc.v2.f32 	{%f7, %f8}, [%rd10];
	@%p5 bra 	LBB5_9;
	ld.global.nc.f32 	%f31, [%rd9+444];
LBB5_9:
	max.f32 	%f19, %f29, %f30;
	max.f32 	%f20, %f19, %f7;
	max.f32 	%f21, %f20, %f8;
	max.f32 	%f22, %f21, %f31;
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd10+448];
	max.f32 	%f25, %f22, %f23;
	max.f32 	%f26, %f25, %f24;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd40, %rd1, %rd39;
	st.global.f32 	[%rd40+3211264], %f26;
	ret;

}
	// .globl	fusion_409
.visible .entry fusion_409(
	.param .u64 fusion_409_param_0,
	.param .u64 fusion_409_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot6[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot6;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_409_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3211264;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB6_1;
	bra.uni 	LBB6_9;
LBB6_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB6_2;
LBB6_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB6_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB6_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB6_11;
	bra.uni 	LBB6_7;
LBB6_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB6_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB6_12;
	bra.uni 	LBB6_8;
LBB6_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB6_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB6_2;
	bra.uni 	LBB6_3;
LBB6_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB6_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_02;
	@%p6 bra 	LBB6_13;
	bra.uni 	LBB6_4;
LBB6_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB6_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB6_14;
	bra.uni 	LBB6_5;
LBB6_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB6_5;
	ld.param.u64 	%rd7, [fusion_409_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB6_5:
	ret;

}
	// .globl	fusion_407
.visible .entry fusion_407(
	.param .u64 fusion_407_param_0,
	.param .u64 fusion_407_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot7[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot7;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_407_param_0];
	ld.param.u64 	%rd9, [fusion_407_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 3211264;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB7_1;
	bra.uni 	LBB7_9;
LBB7_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB7_2;
LBB7_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB7_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB7_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB7_11;
	bra.uni 	LBB7_6;
LBB7_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB7_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB7_12;
	bra.uni 	LBB7_7;
LBB7_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB7_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB7_8;
	bra.uni 	LBB7_2;
LBB7_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB7_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_03;
	@%p6 bra 	LBB7_13;
	bra.uni 	LBB7_3;
LBB7_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB7_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB7_14;
	bra.uni 	LBB7_4;
LBB7_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB7_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB7_4:
	ret;

}
	// .globl	fusion_406
.visible .entry fusion_406(
	.param .u64 fusion_406_param_0,
	.param .u64 fusion_406_param_1,
	.param .u64 fusion_406_param_2,
	.param .u64 fusion_406_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_406_param_0];
	ld.param.u64 	%rd2, [fusion_406_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_406_param_1];
	ld.param.u64 	%rd5, [fusion_406_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 63;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+3211264];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd6, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+861184], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_401
.visible .entry fusion_401(
	.param .u64 fusion_401_param_0,
	.param .u64 fusion_401_param_1,
	.param .u64 fusion_401_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_401_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 256;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+8192];
	add.rn.f32 	%f5, %f3, %f4;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_04;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f5;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f6, [%rd18];
	shfl.sync.down.b32	%f7, %f6, 16, 31, -1;
	add.rn.f32 	%f8, %f6, %f7;
	shfl.sync.down.b32	%f9, %f8, 8, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 4, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 2, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 1, 31, -1;
	add.rn.f32 	%f1, %f14, %f15;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB9_2;
	bra.uni 	LBB9_1;
LBB9_2:
	ld.param.u64 	%rd3, [fusion_401_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f16, [%rd1], %f1;
LBB9_1:
	ret;

}
	// .globl	fusion_417
.visible .entry fusion_417(
	.param .u64 fusion_417_param_0,
	.param .u64 fusion_417_param_1,
	.param .u64 fusion_417_param_2
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot10[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<34>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot10;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_417_param_0];
	ld.param.u64 	%rd7, [fusion_417_param_1];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd11, %r2, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd13, %r3, 256;
	add.s64 	%rd14, %rd9, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd8, %rd11;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3C800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+256];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	shfl.sync.down.b32	%f12, %f11, 16, 31, -1;
	add.rn.f32 	%f13, %f12, %f11;
	shfl.sync.down.b32	%f14, %f13, 8, 31, -1;
	add.rn.f32 	%f15, %f14, %f13;
	shfl.sync.down.b32	%f16, %f15, 4, 31, -1;
	add.rn.f32 	%f17, %f16, %f15;
	shfl.sync.down.b32	%f18, %f17, 2, 31, -1;
	add.rn.f32 	%f19, %f18, %f17;
	shfl.sync.down.b32	%f20, %f19, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB10_3;
	bra.uni 	LBB10_1;
LBB10_3:
	add.rn.f32 	%f1, %f20, %f19;
	st.shared.f32 	[shared_cache_05], %f1;
LBB10_1:
	bar.sync 	0;
	mul.wide.u32 	%rd17, %r1, 4;
	mov.u64 	%rd18, shared_cache_05;
	add.s64 	%rd3, %rd18, %rd17;
	cvta.shared.u64 	%rd19, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd21, %rd19, %rd10, %p1;
	ld.f32 	%f21, [%rd21];
	shfl.sync.down.b32	%f22, %f21, 16, 31, -1;
	add.rn.f32 	%f23, %f21, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	st.f32 	[%rd21], %f31;
	@%p1 bra 	LBB10_4;
	bra.uni 	LBB10_2;
LBB10_4:
	ld.param.u64 	%rd5, [fusion_417_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd2, %rd12, 16384;
	ld.shared.f32 	%f32, [%rd3];
	atom.global.add.f32 	%f33, [%rd2], %f32;
LBB10_2:
	ret;

}
	// .globl	fusion_398
.visible .entry fusion_398(
	.param .u64 fusion_398_param_0,
	.param .u64 fusion_398_param_1,
	.param .u64 fusion_398_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_398_param_0];
	ld.param.u64 	%rd2, [fusion_398_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_398_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 6;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 63;
	and.b32  	%r11, %r8, 62;
	and.b32  	%r12, %r7, 61;
	and.b32  	%r13, %r4, 60;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+16384];
	mul.rn.f32 	%f2, %f1, 0f3C800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 256;
	add.s64 	%rd10, %rd6, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	add.s64 	%rd12, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd12];
	mul.rn.f32 	%f7, %f6, 0f3C800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	mul.wide.u32 	%rd15, %r12, 256;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 256;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 256;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd14], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_397
.visible .entry fusion_397(
	.param .u64 fusion_397_param_0,
	.param .u64 fusion_397_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot12[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot12;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_397_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 1664000;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB12_1;
	bra.uni 	LBB12_9;
LBB12_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB12_2;
LBB12_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB12_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB12_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB12_11;
	bra.uni 	LBB12_7;
LBB12_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB12_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB12_12;
	bra.uni 	LBB12_8;
LBB12_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB12_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB12_2;
	bra.uni 	LBB12_3;
LBB12_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB12_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_06;
	@%p6 bra 	LBB12_13;
	bra.uni 	LBB12_4;
LBB12_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB12_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB12_14;
	bra.uni 	LBB12_5;
LBB12_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB12_5;
	ld.param.u64 	%rd7, [fusion_397_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB12_5:
	ret;

}
	// .globl	fusion_395
.visible .entry fusion_395(
	.param .u64 fusion_395_param_0,
	.param .u64 fusion_395_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot13[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<75>;

	mov.u64 	%SPL, __local_depot13;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_395_param_0];
	ld.param.u64 	%rd9, [fusion_395_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 1664000;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd13, %r12, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r13, %rd14;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd15, %r12, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f12, [%rd16];
	mul.wide.u32 	%rd17, %r14, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f13, [%rd18];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd19, %r16, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r17, %rd20;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd21, %r6;
	cvt.u64.u32 	%rd22, %r5;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f19, [%rd26];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd27, %r20, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r21, %rd28;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd29, %r22, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f26, [%rd30];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd31, %r24, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r25, %rd32;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd33, %r26, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f31, [%rd34];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB13_1;
	bra.uni 	LBB13_9;
LBB13_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd51, %r48, 1402438301;
	shr.u64 	%rd52, %rd51, 43;
	cvt.u32.u64 	%r49, %rd52;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd53, %r50, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.global.nc.f32 	%f57, [%rd54];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd55, %r52, 1402438301;
	shr.u64 	%rd56, %rd55, 43;
	cvt.u32.u64 	%r53, %rd56;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd57, %r54, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f62, [%rd58];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd59, %r56, 1402438301;
	shr.u64 	%rd60, %rd59, 43;
	cvt.u32.u64 	%r57, %rd60;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd61, %r58, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f69, [%rd62];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd63, %r60, 1402438301;
	shr.u64 	%rd64, %rd63, 43;
	cvt.u32.u64 	%r61, %rd64;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd65, %r62, 4;
	add.s64 	%rd66, %rd1, %rd65;
	ld.global.nc.f32 	%f74, [%rd66];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB13_2;
LBB13_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB13_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd35, %r29, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r30, %rd36;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd37, %r31, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f36, [%rd38];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB13_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB13_11;
	bra.uni 	LBB13_6;
LBB13_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd39, %r34, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r35, %rd40;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd41, %r36, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f41, [%rd42];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB13_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB13_12;
	bra.uni 	LBB13_7;
LBB13_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd43, %r39, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r40, %rd44;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd45, %r41, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f46, [%rd46];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB13_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB13_8;
	bra.uni 	LBB13_2;
LBB13_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd47, %r44, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r45, %rd48;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd49, %r46, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f51, [%rd50];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB13_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd69, shared_cache_07;
	@%p6 bra 	LBB13_13;
	bra.uni 	LBB13_3;
LBB13_13:
	mul.wide.u32 	%rd68, %r8, 4;
	add.s64 	%rd6, %rd69, %rd68;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB13_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB13_14;
	bra.uni 	LBB13_4;
LBB13_14:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd70, %r7, 4;
	add.s64 	%rd7, %rd69, %rd70;
	cvta.shared.u64 	%rd72, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd2], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd74, %rd72, %rd11, %p8;
	ld.f32 	%f87, [%rd74];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd74], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB13_4;
	add.s64 	%rd3, %rd10, 2466816;
	mul.wide.u32 	%rd67, %r2, 4;
	add.s64 	%rd5, %rd3, %rd67;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB13_4:
	ret;

}
	// .globl	fusion_394
.visible .entry fusion_394(
	.param .u64 fusion_394_param_0,
	.param .u64 fusion_394_param_1,
	.param .u64 fusion_394_param_2,
	.param .u64 fusion_394_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<14>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<76>;

	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	shl.b32 	%r17, %r15, 10;
	shl.b32 	%r18, %r16, 2;
	or.b32  	%r1, %r18, %r17;
	setp.lt.u32 	%p1, %r1, 215296;
	@%p1 bra 	LBB14_2;
	bra.uni 	LBB14_1;
LBB14_2:
	ld.param.u64 	%rd8, [fusion_394_param_0];
	ld.param.u64 	%rd9, [fusion_394_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_394_param_1];
	ld.param.u64 	%rd11, [fusion_394_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 2466816;
	add.s64 	%rd6, %rd1, 1664000;
	shr.u32 	%r19, %r1, 2;
	mul.wide.u32 	%rd12, %r19, 1307386003;
	shr.u64 	%rd13, %rd12, 40;
	cvt.u32.u64 	%r2, %rd13;
	or.b32  	%r20, %r1, 1;
	mul.wide.u32 	%rd14, %r20, -1925330167;
	shr.u64 	%rd15, %rd14, 37;
	cvt.u32.u64 	%r21, %rd15;
	mul.lo.s32 	%r22, %r21, 58;
	sub.s32 	%r3, %r20, %r22;
	or.b32  	%r23, %r1, 2;
	mul.wide.u32 	%rd16, %r23, -1925330167;
	shr.u64 	%rd17, %rd16, 37;
	cvt.u32.u64 	%r25, %rd17;
	mul.lo.s32 	%r26, %r25, 58;
	mul.wide.u32 	%rd18, %r25, -1925330167;
	shr.u64 	%rd19, %rd18, 37;
	cvt.u32.u64 	%r27, %rd19;
	mul.lo.s32 	%r28, %r27, 58;
	or.b32  	%r29, %r1, 3;
	mul.wide.u32 	%rd20, %r29, -1925330167;
	shr.u64 	%rd21, %rd20, 37;
	cvt.u32.u64 	%r31, %rd21;
	mul.wide.u32 	%rd22, %r31, -1925330167;
	shr.u64 	%rd23, %rd22, 37;
	cvt.u32.u64 	%r33, %rd23;
	mul.wide.u32 	%rd24, %r1, -1925330167;
	shr.u64 	%rd25, %rd24, 37;
	cvt.u32.u64 	%r36, %rd25;
	cvt.u16.u64 	%rs1, %rd25;
	mul.wide.u16 	%r37, %rs1, 18079;
	shr.u32 	%r38, %r37, 20;
	cvt.u16.u32 	%rs2, %r38;
	mul.lo.s16 	%rs3, %rs2, 58;
	sub.s16 	%rs4, %rs1, %rs3;
	cvt.u32.u16 	%r39, %rs4;
	mul.lo.s32 	%r40, %r36, 58;
	add.s32 	%r8, %r39, -1;
	setp.lt.u32 	%p2, %r8, 56;
	not.b32 	%r41, %r40;
	add.s32 	%r9, %r41, %r1;
	setp.lt.u32 	%p3, %r9, 56;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f72, 0f00000000;
	bfe.u32 	%r54, %r2, 1, 5;
	and.b32  	%r55, %r2, 63;
	mul.wide.u32 	%rd75, %r8, 224;
	mov.f32 	%f69, %f72;
	@%p4 bra 	LBB14_7;
	bra.uni 	LBB14_3;
LBB14_7:
	mul.wide.u32 	%rd26, %r55, 12544;
	add.s64 	%rd27, %rd6, %rd26;
	add.s64 	%rd29, %rd27, %rd75;
	mul.wide.u32 	%rd30, %r9, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.nc.f32 	%f10, [%rd31];
	mul.wide.u32 	%rd32, %r55, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f11, [%rd33];
	mul.wide.u32 	%rd34, %r54, 4;
	add.s64 	%rd35, %rd5, %rd34;
	ld.global.nc.f32 	%f12, [%rd35];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd36, %rd3, %rd32;
	ld.global.nc.f32 	%f18, [%rd36];
	add.s64 	%rd37, %rd4, %rd34;
	ld.global.nc.f32 	%f19, [%rd37];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB14_3:
	mul.lo.s32 	%r32, %r31, 58;
	mul.lo.s32 	%r34, %r33, 58;
	sub.s32 	%r4, %r23, %r26;
	sub.s32 	%r5, %r25, %r28;
	mul.wide.u32 	%rd38, %r1, 4;
	add.s64 	%rd7, %rd1, %rd38;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r10, %r3, -1;
	setp.lt.u32 	%p6, %r10, 56;
	and.pred  	%p7, %p6, %p2;
	mov.f32 	%f70, %f72;
	@%p7 bra 	LBB14_8;
	bra.uni 	LBB14_4;
LBB14_8:
	mul.wide.u32 	%rd39, %r55, 12544;
	add.s64 	%rd40, %rd6, %rd39;
	add.s64 	%rd42, %rd40, %rd75;
	mul.wide.u32 	%rd43, %r10, 4;
	add.s64 	%rd44, %rd42, %rd43;
	ld.global.nc.f32 	%f25, [%rd44];
	mul.wide.u32 	%rd45, %r55, 4;
	add.s64 	%rd46, %rd2, %rd45;
	ld.global.nc.f32 	%f26, [%rd46];
	mul.wide.u32 	%rd47, %r54, 4;
	add.s64 	%rd48, %rd5, %rd47;
	ld.global.nc.f32 	%f27, [%rd48];
	mul.rn.f32 	%f28, %f27, 0f39272F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd49, %rd3, %rd45;
	ld.global.nc.f32 	%f33, [%rd49];
	add.s64 	%rd50, %rd4, %rd47;
	ld.global.nc.f32 	%f34, [%rd50];
	mul.rn.f32 	%f35, %f34, 0f39272F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB14_4:
	sub.s32 	%r6, %r29, %r32;
	sub.s32 	%r7, %r31, %r34;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r11, %r5, -1;
	setp.lt.u32 	%p8, %r11, 56;
	add.s32 	%r12, %r4, -1;
	setp.lt.u32 	%p9, %r12, 56;
	and.pred  	%p10, %p9, %p8;
	mov.f32 	%f71, %f72;
	@%p10 bra 	LBB14_9;
	bra.uni 	LBB14_5;
LBB14_9:
	mul.wide.u32 	%rd51, %r55, 12544;
	add.s64 	%rd52, %rd6, %rd51;
	mul.wide.u32 	%rd53, %r11, 224;
	add.s64 	%rd54, %rd52, %rd53;
	mul.wide.u32 	%rd55, %r12, 4;
	add.s64 	%rd56, %rd54, %rd55;
	ld.global.nc.f32 	%f40, [%rd56];
	mul.wide.u32 	%rd57, %r55, 4;
	add.s64 	%rd58, %rd2, %rd57;
	ld.global.nc.f32 	%f41, [%rd58];
	mul.wide.u32 	%rd59, %r54, 4;
	add.s64 	%rd60, %rd5, %rd59;
	ld.global.nc.f32 	%f42, [%rd60];
	mul.rn.f32 	%f43, %f42, 0f39272F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd61, %rd3, %rd57;
	ld.global.nc.f32 	%f48, [%rd61];
	add.s64 	%rd62, %rd4, %rd59;
	ld.global.nc.f32 	%f49, [%rd62];
	mul.rn.f32 	%f50, %f49, 0f39272F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB14_5:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r13, %r7, -1;
	setp.lt.u32 	%p11, %r13, 56;
	add.s32 	%r14, %r6, -1;
	setp.lt.u32 	%p12, %r14, 56;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	LBB14_10;
	bra.uni 	LBB14_6;
LBB14_10:
	mul.wide.u32 	%rd63, %r55, 12544;
	add.s64 	%rd64, %rd6, %rd63;
	mul.wide.u32 	%rd65, %r13, 224;
	add.s64 	%rd66, %rd64, %rd65;
	mul.wide.u32 	%rd67, %r14, 4;
	add.s64 	%rd68, %rd66, %rd67;
	ld.global.nc.f32 	%f55, [%rd68];
	mul.wide.u32 	%rd69, %r55, 4;
	add.s64 	%rd70, %rd2, %rd69;
	ld.global.nc.f32 	%f56, [%rd70];
	mul.wide.u32 	%rd71, %r54, 4;
	add.s64 	%rd72, %rd5, %rd71;
	ld.global.nc.f32 	%f57, [%rd72];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd73, %rd3, %rd69;
	ld.global.nc.f32 	%f63, [%rd73];
	add.s64 	%rd74, %rd4, %rd71;
	ld.global.nc.f32 	%f64, [%rd74];
	mul.rn.f32 	%f65, %f64, 0f39272F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB14_6:
	st.global.f32 	[%rd7+12], %f72;
LBB14_1:
	ret;

}
	// .globl	fusion_393
.visible .entry fusion_393(
	.param .u64 fusion_393_param_0,
	.param .u64 fusion_393_param_1,
	.param .u64 fusion_393_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_393_param_0];
	ld.param.u64 	%rd6, [fusion_393_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB15_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 32;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 1;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 49152;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 16384;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 256;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 32;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 1;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 49152;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 16384;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 256;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 32;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 1;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 49152;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 16384;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 256;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 20;
	@%p1 bra 	LBB15_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_08;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB15_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB15_4:
	ret;

}
	// .globl	fusion_392
.visible .entry fusion_392(
	.param .u64 fusion_392_param_0,
	.param .u64 fusion_392_param_1,
	.param .u64 fusion_392_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_392_param_0];
	ld.param.u64 	%rd2, [fusion_392_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_392_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 39;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 63;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 63;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 63;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 63;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 49152;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 16384;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 256;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f3AE38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 49152;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 16384;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 256;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 49152;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 16384;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 256;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 49152;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 16384;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 256;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+2877696], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_391
.visible .entry fusion_391(
	.param .u64 fusion_391_param_0,
	.param .u64 fusion_391_param_1
)
.reqntid 96, 1, 1
{
	.local .align 4 .b8 	__local_depot17[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot17;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_391_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 2877696;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 576;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+768];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+1536];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f20, %f19, 16, 31, -1;
	add.rn.f32 	%f21, %f20, %f19;
	shfl.sync.down.b32	%f22, %f21, 8, 31, -1;
	add.rn.f32 	%f23, %f22, %f21;
	shfl.sync.down.b32	%f24, %f23, 4, 31, -1;
	add.rn.f32 	%f25, %f24, %f23;
	shfl.sync.down.b32	%f26, %f25, 2, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_09;
	@%p1 bra 	LBB17_3;
	bra.uni 	LBB17_1;
LBB17_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f28, %f27;
	st.shared.f32 	[%rd3], %f1;
LBB17_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB17_4;
	bra.uni 	LBB17_2;
LBB17_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 3;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f29, [%rd25];
	shfl.sync.down.b32	%f30, %f29, 16, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 8, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 4, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 2, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 1, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	st.f32 	[%rd25], %f39;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB17_2;
	ld.param.u64 	%rd5, [fusion_391_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f40, [%rd4];
	atom.global.add.f32 	%f41, [%rd2], %f40;
LBB17_2:
	ret;

}
	// .globl	fusion_390
.visible .entry fusion_390(
	.param .u64 fusion_390_param_0,
	.param .u64 fusion_390_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_390_param_0];
	ld.param.u64 	%rd2, [fusion_390_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 39;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3AE38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+2877696];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+2877696], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_389
.visible .entry fusion_389(
	.param .u64 fusion_389_param_0,
	.param .u64 fusion_389_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot19[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot19;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_389_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 1664000;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB19_1;
	bra.uni 	LBB19_9;
LBB19_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB19_2;
LBB19_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB19_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB19_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB19_11;
	bra.uni 	LBB19_7;
LBB19_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB19_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB19_12;
	bra.uni 	LBB19_8;
LBB19_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB19_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB19_2;
	bra.uni 	LBB19_3;
LBB19_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB19_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_010;
	@%p6 bra 	LBB19_13;
	bra.uni 	LBB19_4;
LBB19_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB19_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB19_14;
	bra.uni 	LBB19_5;
LBB19_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB19_5;
	ld.param.u64 	%rd7, [fusion_389_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB19_5:
	ret;

}
	// .globl	fusion_387
.visible .entry fusion_387(
	.param .u64 fusion_387_param_0,
	.param .u64 fusion_387_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot20[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<75>;

	mov.u64 	%SPL, __local_depot20;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_387_param_0];
	ld.param.u64 	%rd9, [fusion_387_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 1664000;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd13, %r12, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r13, %rd14;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd15, %r12, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f12, [%rd16];
	mul.wide.u32 	%rd17, %r14, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f13, [%rd18];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd19, %r16, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r17, %rd20;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd21, %r6;
	cvt.u64.u32 	%rd22, %r5;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f19, [%rd26];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd27, %r20, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r21, %rd28;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd29, %r22, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f26, [%rd30];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd31, %r24, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r25, %rd32;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd33, %r26, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f31, [%rd34];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB20_1;
	bra.uni 	LBB20_9;
LBB20_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd51, %r48, 1402438301;
	shr.u64 	%rd52, %rd51, 43;
	cvt.u32.u64 	%r49, %rd52;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd53, %r50, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.global.nc.f32 	%f57, [%rd54];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd55, %r52, 1402438301;
	shr.u64 	%rd56, %rd55, 43;
	cvt.u32.u64 	%r53, %rd56;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd57, %r54, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f62, [%rd58];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd59, %r56, 1402438301;
	shr.u64 	%rd60, %rd59, 43;
	cvt.u32.u64 	%r57, %rd60;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd61, %r58, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f69, [%rd62];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd63, %r60, 1402438301;
	shr.u64 	%rd64, %rd63, 43;
	cvt.u32.u64 	%r61, %rd64;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd65, %r62, 4;
	add.s64 	%rd66, %rd1, %rd65;
	ld.global.nc.f32 	%f74, [%rd66];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB20_2;
LBB20_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB20_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd35, %r29, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r30, %rd36;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd37, %r31, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f36, [%rd38];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB20_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB20_11;
	bra.uni 	LBB20_6;
LBB20_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd39, %r34, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r35, %rd40;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd41, %r36, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f41, [%rd42];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB20_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB20_12;
	bra.uni 	LBB20_7;
LBB20_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd43, %r39, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r40, %rd44;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd45, %r41, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f46, [%rd46];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB20_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB20_8;
	bra.uni 	LBB20_2;
LBB20_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd47, %r44, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r45, %rd48;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd49, %r46, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f51, [%rd50];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB20_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd69, shared_cache_011;
	@%p6 bra 	LBB20_13;
	bra.uni 	LBB20_3;
LBB20_13:
	mul.wide.u32 	%rd68, %r8, 4;
	add.s64 	%rd6, %rd69, %rd68;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB20_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB20_14;
	bra.uni 	LBB20_4;
LBB20_14:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd70, %r7, 4;
	add.s64 	%rd7, %rd69, %rd70;
	cvta.shared.u64 	%rd72, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd2], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd74, %rd72, %rd11, %p8;
	ld.f32 	%f87, [%rd74];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd74], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB20_4;
	add.s64 	%rd3, %rd10, 802816;
	mul.wide.u32 	%rd67, %r2, 4;
	add.s64 	%rd5, %rd3, %rd67;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB20_4:
	ret;

}
	// .globl	fusion_386
.visible .entry fusion_386(
	.param .u64 fusion_386_param_0,
	.param .u64 fusion_386_param_1,
	.param .u64 fusion_386_param_2,
	.param .u64 fusion_386_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_386_param_0];
	ld.param.u64 	%rd2, [fusion_386_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_386_param_1];
	ld.param.u64 	%rd5, [fusion_386_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 63;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+1664000];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+802816];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_385
.visible .entry fusion_385(
	.param .u64 fusion_385_param_0,
	.param .u64 fusion_385_param_1,
	.param .u64 fusion_385_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_385_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_012;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f5;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f6, [%rd18];
	shfl.sync.down.b32	%f7, %f6, 16, 31, -1;
	add.rn.f32 	%f8, %f6, %f7;
	shfl.sync.down.b32	%f9, %f8, 8, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 4, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 2, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 1, 31, -1;
	add.rn.f32 	%f1, %f14, %f15;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB22_2;
	bra.uni 	LBB22_1;
LBB22_2:
	ld.param.u64 	%rd3, [fusion_385_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f16, [%rd1], %f1;
LBB22_1:
	ret;

}
	// .globl	fusion_418
.visible .entry fusion_418(
	.param .u64 fusion_418_param_0,
	.param .u64 fusion_418_param_1,
	.param .u64 fusion_418_param_2
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot23[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<34>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot23;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_418_param_0];
	ld.param.u64 	%rd7, [fusion_418_param_1];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd11, %r2, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd13, %r3, 1024;
	add.s64 	%rd14, %rd9, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd8, %rd11;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3C800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	shfl.sync.down.b32	%f12, %f11, 16, 31, -1;
	add.rn.f32 	%f13, %f12, %f11;
	shfl.sync.down.b32	%f14, %f13, 8, 31, -1;
	add.rn.f32 	%f15, %f14, %f13;
	shfl.sync.down.b32	%f16, %f15, 4, 31, -1;
	add.rn.f32 	%f17, %f16, %f15;
	shfl.sync.down.b32	%f18, %f17, 2, 31, -1;
	add.rn.f32 	%f19, %f18, %f17;
	shfl.sync.down.b32	%f20, %f19, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB23_3;
	bra.uni 	LBB23_1;
LBB23_3:
	add.rn.f32 	%f1, %f20, %f19;
	st.shared.f32 	[shared_cache_013], %f1;
LBB23_1:
	bar.sync 	0;
	mul.wide.u32 	%rd17, %r1, 4;
	mov.u64 	%rd18, shared_cache_013;
	add.s64 	%rd3, %rd18, %rd17;
	cvta.shared.u64 	%rd19, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd21, %rd19, %rd10, %p1;
	ld.f32 	%f21, [%rd21];
	shfl.sync.down.b32	%f22, %f21, 16, 31, -1;
	add.rn.f32 	%f23, %f21, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	st.f32 	[%rd21], %f31;
	@%p1 bra 	LBB23_4;
	bra.uni 	LBB23_2;
LBB23_4:
	ld.param.u64 	%rd5, [fusion_418_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd2, %rd12, 802816;
	ld.shared.f32 	%f32, [%rd3];
	atom.global.add.f32 	%f33, [%rd2], %f32;
LBB23_2:
	ret;

}
	// .globl	fusion_382
.visible .entry fusion_382(
	.param .u64 fusion_382_param_0,
	.param .u64 fusion_382_param_1,
	.param .u64 fusion_382_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_382_param_0];
	ld.param.u64 	%rd2, [fusion_382_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_382_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 6;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 63;
	and.b32  	%r11, %r8, 62;
	and.b32  	%r12, %r7, 61;
	and.b32  	%r13, %r4, 60;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+802816];
	mul.rn.f32 	%f2, %f1, 0f3C800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3C800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 1024;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+1664000], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_405
.visible .entry fusion_405(
	.param .u64 fusion_405_param_0,
	.param .u64 fusion_405_param_1,
	.param .u64 fusion_405_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_405_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_014;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f5;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f6, [%rd18];
	shfl.sync.down.b32	%f7, %f6, 16, 31, -1;
	add.rn.f32 	%f8, %f6, %f7;
	shfl.sync.down.b32	%f9, %f8, 8, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 4, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 2, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 1, 31, -1;
	add.rn.f32 	%f1, %f14, %f15;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB25_2;
	bra.uni 	LBB25_1;
LBB25_2:
	ld.param.u64 	%rd3, [fusion_405_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f16, [%rd1], %f1;
LBB25_1:
	ret;

}
	// .globl	fusion_416
.visible .entry fusion_416(
	.param .u64 fusion_416_param_0,
	.param .u64 fusion_416_param_1,
	.param .u64 fusion_416_param_2
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot26[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<34>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot26;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_416_param_0];
	ld.param.u64 	%rd7, [fusion_416_param_1];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd11, %r2, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd13, %r3, 1024;
	add.s64 	%rd14, %rd9, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd8, %rd11;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3C800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	shfl.sync.down.b32	%f12, %f11, 16, 31, -1;
	add.rn.f32 	%f13, %f12, %f11;
	shfl.sync.down.b32	%f14, %f13, 8, 31, -1;
	add.rn.f32 	%f15, %f14, %f13;
	shfl.sync.down.b32	%f16, %f15, 4, 31, -1;
	add.rn.f32 	%f17, %f16, %f15;
	shfl.sync.down.b32	%f18, %f17, 2, 31, -1;
	add.rn.f32 	%f19, %f18, %f17;
	shfl.sync.down.b32	%f20, %f19, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB26_3;
	bra.uni 	LBB26_1;
LBB26_3:
	add.rn.f32 	%f1, %f20, %f19;
	st.shared.f32 	[shared_cache_015], %f1;
LBB26_1:
	bar.sync 	0;
	mul.wide.u32 	%rd17, %r1, 4;
	mov.u64 	%rd18, shared_cache_015;
	add.s64 	%rd3, %rd18, %rd17;
	cvta.shared.u64 	%rd19, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd21, %rd19, %rd10, %p1;
	ld.f32 	%f21, [%rd21];
	shfl.sync.down.b32	%f22, %f21, 16, 31, -1;
	add.rn.f32 	%f23, %f21, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	st.f32 	[%rd21], %f31;
	@%p1 bra 	LBB26_4;
	bra.uni 	LBB26_2;
LBB26_4:
	ld.param.u64 	%rd5, [fusion_416_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd2, %rd12, 65536;
	ld.shared.f32 	%f32, [%rd3];
	atom.global.add.f32 	%f33, [%rd2], %f32;
LBB26_2:
	ret;

}
	// .globl	fusion_402
.visible .entry fusion_402(
	.param .u64 fusion_402_param_0,
	.param .u64 fusion_402_param_1,
	.param .u64 fusion_402_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_402_param_0];
	ld.param.u64 	%rd2, [fusion_402_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_402_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 6;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 63;
	and.b32  	%r11, %r8, 62;
	and.b32  	%r12, %r7, 61;
	and.b32  	%r13, %r4, 60;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd8+65536];
	mul.rn.f32 	%f2, %f1, 0f3C800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r13, 1024;
	add.s64 	%rd10, %rd6, %rd9;
	add.s64 	%rd11, %rd10, %rd7;
	ld.global.nc.f32 	%f5, [%rd11];
	add.s64 	%rd12, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd12];
	mul.rn.f32 	%f7, %f6, 0f3C800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd13, %r5, 4;
	add.s64 	%rd14, %rd3, %rd13;
	mul.wide.u32 	%rd15, %r12, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 1024;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd14], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_3126
.visible .entry add_3126(
	.param .u64 add_3126_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<9>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.gt.u32 	%p1, %r1, 802815;
	@%p1 bra 	LBB28_3;
	ld.param.u64 	%rd7, [add_3126_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	add.s64 	%rd2, %rd1, 6422528;
	add.s64 	%rd3, %rd1, 3211264;
	mul.wide.u32 	%rd8, %r1, 4;
	add.s64 	%rd4, %rd2, %rd8;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4];
	add.s64 	%rd5, %rd3, %rd8;
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd5];
	add.rn.f32 	%f9, %f1, %f5;
	add.s64 	%rd6, %rd1, %rd8;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6], {%f9, %f10, %f11, %f12};
	setp.gt.u32 	%p2, %r1, 147455;
	@%p2 bra 	LBB28_3;
	ld.global.nc.v4.f32 	{%f13, %f14, %f15, %f16}, [%rd4+2621440];
	ld.global.nc.v4.f32 	{%f17, %f18, %f19, %f20}, [%rd5+2621440];
	add.rn.f32 	%f21, %f13, %f17;
	add.rn.f32 	%f22, %f14, %f18;
	add.rn.f32 	%f23, %f15, %f19;
	add.rn.f32 	%f24, %f16, %f20;
	st.global.v4.f32 	[%rd6+2621440], {%f21, %f22, %f23, %f24};
LBB28_3:
	ret;

}
	// .globl	fusion_381
.visible .entry fusion_381(
	.param .u64 fusion_381_param_0,
	.param .u64 fusion_381_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot29[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<39>;

	mov.u64 	%SPL, __local_depot29;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd13, [fusion_381_param_1];
	cvta.to.global.u64 	%rd1, %rd13;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r12, %ctaid.x;
	mul.wide.u32 	%rd15, %r12, 613566757;
	shr.u64 	%rd16, %rd15, 32;
	cvt.u32.u64 	%r14, %rd16;
	sub.s32 	%r15, %r12, %r14;
	shr.u32 	%r16, %r15, 1;
	add.s32 	%r17, %r16, %r14;
	shr.u32 	%r18, %r17, 2;
	mul.lo.s32 	%r19, %r18, 7;
	sub.s32 	%r20, %r12, %r19;
	bfe.u32 	%r2, %r17, 2, 5;
	setp.eq.s32 	%p1, %r20, 6;
	shl.b32 	%r21, %r20, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r21, %r4;
	@%p1 bra 	LBB29_6;
	bra.uni 	LBB29_1;
LBB29_6:
	selp.b32 	%r3, 512, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mul.lo.s32 	%r10, %r2, 25088;
	mov.f32 	%f66, 0f00000000;
	@%p2 bra 	LBB29_15;
	bra.uni 	LBB29_7;
LBB29_15:
	add.s32 	%r25, %r5, %r10;
	mul.wide.u32 	%rd24, %r25, 4;
	add.s64 	%rd8, %rd1, %rd24;
	ld.global.nc.f32 	%f34, [%rd8];
	add.rn.f32 	%f66, %f34, 0f00000000;
LBB29_7:
	or.b32  	%r26, %r4, 1;
	setp.lt.u32 	%p3, %r26, %r3;
	cvt.u64.u32 	%rd25, %r10;
	cvt.u64.u32 	%rd26, %r5;
	add.s64 	%rd27, %rd26, %rd25;
	shl.b64 	%rd28, %rd27, 2;
	add.s64 	%rd9, %rd1, %rd28;
	@%p3 bra 	LBB29_16;
	bra.uni 	LBB29_8;
LBB29_16:
	ld.global.nc.f32 	%f35, [%rd9+4];
	add.rn.f32 	%f66, %f66, %f35;
LBB29_8:
	or.b32  	%r27, %r4, 1024;
	setp.lt.u32 	%p4, %r27, %r3;
	@%p4 bra 	LBB29_17;
	bra.uni 	LBB29_9;
LBB29_17:
	ld.global.nc.f32 	%f36, [%rd9+4096];
	add.rn.f32 	%f66, %f66, %f36;
LBB29_9:
	or.b32  	%r28, %r4, 1025;
	setp.lt.u32 	%p5, %r28, %r3;
	@%p5 bra 	LBB29_18;
	bra.uni 	LBB29_10;
LBB29_18:
	ld.global.nc.f32 	%f37, [%rd9+4100];
	add.rn.f32 	%f66, %f66, %f37;
LBB29_10:
	or.b32  	%r29, %r4, 2048;
	setp.lt.u32 	%p6, %r29, %r3;
	@%p6 bra 	LBB29_19;
	bra.uni 	LBB29_11;
LBB29_19:
	ld.global.nc.f32 	%f38, [%rd9+8192];
	add.rn.f32 	%f66, %f66, %f38;
LBB29_11:
	or.b32  	%r30, %r4, 2049;
	setp.lt.u32 	%p7, %r30, %r3;
	@%p7 bra 	LBB29_20;
	bra.uni 	LBB29_12;
LBB29_20:
	ld.global.nc.f32 	%f39, [%rd9+8196];
	add.rn.f32 	%f66, %f66, %f39;
LBB29_12:
	or.b32  	%r31, %r4, 3072;
	setp.lt.u32 	%p8, %r31, %r3;
	@%p8 bra 	LBB29_21;
	bra.uni 	LBB29_13;
LBB29_21:
	ld.global.nc.f32 	%f40, [%rd9+12288];
	add.rn.f32 	%f66, %f66, %f40;
LBB29_13:
	or.b32  	%r32, %r4, 3073;
	setp.lt.u32 	%p9, %r32, %r3;
	@%p9 bra 	LBB29_14;
	bra.uni 	LBB29_3;
LBB29_14:
	or.b32  	%r33, %r5, 3073;
	add.s32 	%r35, %r33, %r10;
	bra.uni 	LBB29_2;
LBB29_1:
	mul.lo.s32 	%r22, %r2, 25088;
	add.s32 	%r23, %r5, %r22;
	mul.wide.u32 	%rd17, %r23, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f20, [%rd18];
	add.rn.f32 	%f21, %f20, 0f00000000;
	cvt.u64.u32 	%rd19, %r22;
	cvt.u64.u32 	%rd20, %r5;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd1, %rd22;
	ld.global.nc.f32 	%f22, [%rd23+4];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd23+4096];
	add.rn.f32 	%f26, %f23, %f24;
	add.rn.f32 	%f27, %f26, %f25;
	ld.global.nc.v2.f32 	{%f28, %f29}, [%rd23+8192];
	add.rn.f32 	%f30, %f27, %f28;
	add.rn.f32 	%f31, %f30, %f29;
	ld.global.nc.f32 	%f32, [%rd23+12288];
	add.rn.f32 	%f66, %f31, %f32;
	or.b32  	%r24, %r5, 3073;
	add.s32 	%r35, %r24, %r22;
LBB29_2:
	mul.wide.u32 	%rd29, %r35, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f41, [%rd30];
	add.rn.f32 	%f66, %f66, %f41;
LBB29_3:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f42, %f66, 16, 31, -1;
	add.rn.f32 	%f43, %f66, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p10, %r7, 0;
	mov.u64 	%rd33, shared_cache_016;
	@%p10 bra 	LBB29_22;
	bra.uni 	LBB29_4;
LBB29_22:
	mul.wide.u32 	%rd32, %r8, 4;
	add.s64 	%rd6, %rd33, %rd32;
	add.rn.f32 	%f4, %f49, %f50;
	st.shared.f32 	[%rd6], %f4;
LBB29_4:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r8, 0;
	@%p11 bra 	LBB29_23;
	bra.uni 	LBB29_5;
LBB29_23:
	add.u64 	%rd14, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd34, %r7, 4;
	add.s64 	%rd11, %rd33, %rd34;
	cvta.shared.u64 	%rd36, %rd11;
	mov.u32 	%r34, 0;
	st.local.u32 	[%rd3], %r34;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd38, %rd36, %rd14, %p12;
	ld.f32 	%f51, [%rd38];
	shfl.sync.down.b32	%f52, %f51, 16, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 8, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	shfl.sync.down.b32	%f56, %f55, 4, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 2, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 1, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	st.f32 	[%rd38], %f61;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB29_5;
	ld.param.u64 	%rd12, [fusion_381_param_0];
	cvta.to.global.u64 	%rd2, %rd12;
	mul.wide.u32 	%rd31, %r2, 4;
	add.s64 	%rd5, %rd2, %rd31;
	ld.shared.f32 	%f62, [%rd11];
	atom.global.add.f32 	%f63, [%rd5], %f62;
LBB29_5:
	ret;

}
	// .globl	fusion_379
.visible .entry fusion_379(
	.param .u64 fusion_379_param_0,
	.param .u64 fusion_379_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot30[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<137>;
	.reg .b32 	%r<96>;
	.reg .b64 	%rd<129>;

	mov.u64 	%SPL, __local_depot30;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_379_param_0];
	ld.param.u64 	%rd9, [fusion_379_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	shl.b32 	%r17, %r16, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r17, %r4;
	@%p1 bra 	LBB30_5;
	bra.uni 	LBB30_1;
LBB30_5:
	selp.b32 	%r3, 512, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mov.f32 	%f130, 0f00000000;
	@%p2 bra 	LBB30_14;
	bra.uni 	LBB30_6;
LBB30_14:
	mad.lo.s32 	%r50, %r2, 25088, %r5;
	mul.wide.u32 	%rd52, %r50, 1402438301;
	shr.u64 	%rd53, %rd52, 45;
	cvt.u32.u64 	%r51, %rd53;
	and.b32  	%r52, %r51, 31;
	mul.wide.u32 	%rd54, %r50, 4;
	add.s64 	%rd55, %rd1, %rd54;
	ld.global.nc.f32 	%f67, [%rd55];
	mul.wide.u32 	%rd56, %r52, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f68, [%rd57];
	mul.rn.f32 	%f69, %f68, 0fB8272F05;
	add.rn.f32 	%f70, %f67, %f69;
	mul.rn.f32 	%f71, %f70, %f70;
	add.rn.f32 	%f130, %f71, 0f00000000;
LBB30_6:
	or.b32  	%r53, %r4, 1;
	setp.lt.u32 	%p3, %r53, %r3;
	@%p3 bra 	LBB30_15;
	bra.uni 	LBB30_7;
LBB30_15:
	or.b32  	%r54, %r5, 1;
	mul.lo.s32 	%r55, %r2, 25088;
	add.s32 	%r56, %r54, %r55;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 45;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	cvt.u64.u32 	%rd60, %r55;
	cvt.u64.u32 	%rd61, %r5;
	add.s64 	%rd62, %rd61, %rd60;
	shl.b64 	%rd63, %rd62, 2;
	add.s64 	%rd64, %rd1, %rd63;
	ld.global.nc.f32 	%f72, [%rd64+4];
	mul.wide.u32 	%rd65, %r58, 4;
	add.s64 	%rd66, %rd2, %rd65;
	ld.global.nc.f32 	%f73, [%rd66];
	mul.rn.f32 	%f74, %f73, 0fB8272F05;
	add.rn.f32 	%f75, %f72, %f74;
	mul.rn.f32 	%f76, %f75, %f75;
	add.rn.f32 	%f130, %f130, %f76;
LBB30_7:
	or.b32  	%r59, %r4, 1024;
	setp.lt.u32 	%p4, %r59, %r3;
	@%p4 bra 	LBB30_16;
	bra.uni 	LBB30_8;
LBB30_16:
	or.b32  	%r60, %r5, 1024;
	mul.lo.s32 	%r61, %r2, 25088;
	add.s32 	%r62, %r60, %r61;
	mul.wide.u32 	%rd67, %r62, 1402438301;
	shr.u64 	%rd68, %rd67, 45;
	cvt.u32.u64 	%r63, %rd68;
	and.b32  	%r64, %r63, 31;
	cvt.u64.u32 	%rd69, %r61;
	cvt.u64.u32 	%rd70, %r5;
	add.s64 	%rd71, %rd70, %rd69;
	shl.b64 	%rd72, %rd71, 2;
	add.s64 	%rd73, %rd1, %rd72;
	ld.global.nc.f32 	%f77, [%rd73+4096];
	mul.wide.u32 	%rd74, %r64, 4;
	add.s64 	%rd75, %rd2, %rd74;
	ld.global.nc.f32 	%f78, [%rd75];
	mul.rn.f32 	%f79, %f78, 0fB8272F05;
	add.rn.f32 	%f80, %f77, %f79;
	mul.rn.f32 	%f81, %f80, %f80;
	add.rn.f32 	%f130, %f130, %f81;
LBB30_8:
	or.b32  	%r65, %r4, 1025;
	setp.lt.u32 	%p5, %r65, %r3;
	@%p5 bra 	LBB30_17;
	bra.uni 	LBB30_9;
LBB30_17:
	or.b32  	%r66, %r5, 1025;
	mul.lo.s32 	%r67, %r2, 25088;
	add.s32 	%r68, %r66, %r67;
	mul.wide.u32 	%rd76, %r68, 1402438301;
	shr.u64 	%rd77, %rd76, 45;
	cvt.u32.u64 	%r69, %rd77;
	and.b32  	%r70, %r69, 31;
	cvt.u64.u32 	%rd78, %r67;
	cvt.u64.u32 	%rd79, %r5;
	add.s64 	%rd80, %rd79, %rd78;
	shl.b64 	%rd81, %rd80, 2;
	add.s64 	%rd82, %rd1, %rd81;
	ld.global.nc.f32 	%f82, [%rd82+4100];
	mul.wide.u32 	%rd83, %r70, 4;
	add.s64 	%rd84, %rd2, %rd83;
	ld.global.nc.f32 	%f83, [%rd84];
	mul.rn.f32 	%f84, %f83, 0fB8272F05;
	add.rn.f32 	%f85, %f82, %f84;
	mul.rn.f32 	%f86, %f85, %f85;
	add.rn.f32 	%f130, %f130, %f86;
LBB30_9:
	or.b32  	%r71, %r4, 2048;
	setp.lt.u32 	%p6, %r71, %r3;
	@%p6 bra 	LBB30_18;
	bra.uni 	LBB30_10;
LBB30_18:
	or.b32  	%r72, %r5, 2048;
	mul.lo.s32 	%r73, %r2, 25088;
	add.s32 	%r74, %r72, %r73;
	mul.wide.u32 	%rd85, %r74, 1402438301;
	shr.u64 	%rd86, %rd85, 45;
	cvt.u32.u64 	%r75, %rd86;
	and.b32  	%r76, %r75, 31;
	cvt.u64.u32 	%rd87, %r73;
	cvt.u64.u32 	%rd88, %r5;
	add.s64 	%rd89, %rd88, %rd87;
	shl.b64 	%rd90, %rd89, 2;
	add.s64 	%rd91, %rd1, %rd90;
	ld.global.nc.f32 	%f87, [%rd91+8192];
	mul.wide.u32 	%rd92, %r76, 4;
	add.s64 	%rd93, %rd2, %rd92;
	ld.global.nc.f32 	%f88, [%rd93];
	mul.rn.f32 	%f89, %f88, 0fB8272F05;
	add.rn.f32 	%f90, %f87, %f89;
	mul.rn.f32 	%f91, %f90, %f90;
	add.rn.f32 	%f130, %f130, %f91;
LBB30_10:
	or.b32  	%r77, %r4, 2049;
	setp.lt.u32 	%p7, %r77, %r3;
	@%p7 bra 	LBB30_19;
	bra.uni 	LBB30_11;
LBB30_19:
	or.b32  	%r78, %r5, 2049;
	mul.lo.s32 	%r79, %r2, 25088;
	add.s32 	%r80, %r78, %r79;
	mul.wide.u32 	%rd94, %r80, 1402438301;
	shr.u64 	%rd95, %rd94, 45;
	cvt.u32.u64 	%r81, %rd95;
	and.b32  	%r82, %r81, 31;
	cvt.u64.u32 	%rd96, %r79;
	cvt.u64.u32 	%rd97, %r5;
	add.s64 	%rd98, %rd97, %rd96;
	shl.b64 	%rd99, %rd98, 2;
	add.s64 	%rd100, %rd1, %rd99;
	ld.global.nc.f32 	%f92, [%rd100+8196];
	mul.wide.u32 	%rd101, %r82, 4;
	add.s64 	%rd102, %rd2, %rd101;
	ld.global.nc.f32 	%f93, [%rd102];
	mul.rn.f32 	%f94, %f93, 0fB8272F05;
	add.rn.f32 	%f95, %f92, %f94;
	mul.rn.f32 	%f96, %f95, %f95;
	add.rn.f32 	%f130, %f130, %f96;
LBB30_11:
	or.b32  	%r83, %r4, 3072;
	setp.lt.u32 	%p8, %r83, %r3;
	@%p8 bra 	LBB30_20;
	bra.uni 	LBB30_12;
LBB30_20:
	or.b32  	%r84, %r5, 3072;
	mul.lo.s32 	%r85, %r2, 25088;
	add.s32 	%r86, %r84, %r85;
	mul.wide.u32 	%rd103, %r86, 1402438301;
	shr.u64 	%rd104, %rd103, 45;
	cvt.u32.u64 	%r87, %rd104;
	and.b32  	%r88, %r87, 31;
	cvt.u64.u32 	%rd105, %r85;
	cvt.u64.u32 	%rd106, %r5;
	add.s64 	%rd107, %rd106, %rd105;
	shl.b64 	%rd108, %rd107, 2;
	add.s64 	%rd109, %rd1, %rd108;
	ld.global.nc.f32 	%f97, [%rd109+12288];
	mul.wide.u32 	%rd110, %r88, 4;
	add.s64 	%rd111, %rd2, %rd110;
	ld.global.nc.f32 	%f98, [%rd111];
	mul.rn.f32 	%f99, %f98, 0fB8272F05;
	add.rn.f32 	%f100, %f97, %f99;
	mul.rn.f32 	%f101, %f100, %f100;
	add.rn.f32 	%f130, %f130, %f101;
LBB30_12:
	or.b32  	%r89, %r4, 3073;
	setp.lt.u32 	%p9, %r89, %r3;
	@%p9 bra 	LBB30_13;
	bra.uni 	LBB30_2;
LBB30_13:
	or.b32  	%r90, %r5, 3073;
	mul.lo.s32 	%r91, %r2, 25088;
	add.s32 	%r92, %r90, %r91;
	mul.wide.u32 	%rd112, %r92, 1402438301;
	shr.u64 	%rd113, %rd112, 45;
	cvt.u32.u64 	%r93, %rd113;
	and.b32  	%r94, %r93, 31;
	cvt.u64.u32 	%rd114, %r91;
	cvt.u64.u32 	%rd115, %r5;
	add.s64 	%rd116, %rd115, %rd114;
	shl.b64 	%rd117, %rd116, 2;
	add.s64 	%rd118, %rd1, %rd117;
	ld.global.nc.f32 	%f102, [%rd118+12292];
	mul.wide.u32 	%rd119, %r94, 4;
	add.s64 	%rd120, %rd2, %rd119;
	ld.global.nc.f32 	%f103, [%rd120];
	mul.rn.f32 	%f104, %f103, 0fB8272F05;
	add.rn.f32 	%f105, %f102, %f104;
	mul.rn.f32 	%f106, %f105, %f105;
	add.rn.f32 	%f130, %f130, %f106;
	bra.uni 	LBB30_2;
LBB30_1:
	mul.lo.s32 	%r18, %r2, 25088;
	add.s32 	%r19, %r5, %r18;
	mul.wide.u32 	%rd13, %r19, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r20, %rd14;
	and.b32  	%r21, %r20, 31;
	mul.wide.u32 	%rd15, %r19, 4;
	add.s64 	%rd16, %rd1, %rd15;
	ld.global.nc.f32 	%f19, [%rd16];
	mul.wide.u32 	%rd17, %r21, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f20, [%rd18];
	mul.rn.f32 	%f21, %f20, 0f38272F05;
	sub.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f24, %f23, 0f00000000;
	or.b32  	%r22, %r5, 1;
	add.s32 	%r23, %r22, %r18;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	cvt.u64.u32 	%rd21, %r18;
	cvt.u64.u32 	%rd22, %r5;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd1, %rd24;
	ld.global.nc.f32 	%f25, [%rd25+4];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f26, [%rd27];
	mul.rn.f32 	%f27, %f26, 0f38272F05;
	sub.rn.f32 	%f28, %f25, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f24, %f29;
	or.b32  	%r26, %r5, 1024;
	add.s32 	%r27, %r26, %r18;
	mul.wide.u32 	%rd28, %r27, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r28, %rd29;
	and.b32  	%r29, %r28, 31;
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd25+4096];
	mul.wide.u32 	%rd30, %r29, 4;
	add.s64 	%rd31, %rd2, %rd30;
	ld.global.nc.f32 	%f33, [%rd31];
	mul.rn.f32 	%f34, %f33, 0f38272F05;
	sub.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f37, %f30, %f36;
	or.b32  	%r30, %r5, 1025;
	add.s32 	%r31, %r30, %r18;
	mul.wide.u32 	%rd32, %r31, 1402438301;
	shr.u64 	%rd33, %rd32, 45;
	cvt.u32.u64 	%r32, %rd33;
	and.b32  	%r33, %r32, 31;
	mul.wide.u32 	%rd34, %r33, 4;
	add.s64 	%rd35, %rd2, %rd34;
	ld.global.nc.f32 	%f38, [%rd35];
	mul.rn.f32 	%f39, %f38, 0f38272F05;
	sub.rn.f32 	%f40, %f32, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f42, %f37, %f41;
	or.b32  	%r34, %r5, 2048;
	add.s32 	%r35, %r34, %r18;
	mul.wide.u32 	%rd36, %r35, 1402438301;
	shr.u64 	%rd37, %rd36, 45;
	cvt.u32.u64 	%r36, %rd37;
	and.b32  	%r37, %r36, 31;
	ld.global.nc.v2.f32 	{%f43, %f44}, [%rd25+8192];
	mul.wide.u32 	%rd38, %r37, 4;
	add.s64 	%rd39, %rd2, %rd38;
	ld.global.nc.f32 	%f45, [%rd39];
	mul.rn.f32 	%f46, %f45, 0f38272F05;
	sub.rn.f32 	%f47, %f43, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f49, %f42, %f48;
	or.b32  	%r38, %r5, 2049;
	add.s32 	%r39, %r38, %r18;
	mul.wide.u32 	%rd40, %r39, 1402438301;
	shr.u64 	%rd41, %rd40, 45;
	cvt.u32.u64 	%r40, %rd41;
	and.b32  	%r41, %r40, 31;
	mul.wide.u32 	%rd42, %r41, 4;
	add.s64 	%rd43, %rd2, %rd42;
	ld.global.nc.f32 	%f50, [%rd43];
	mul.rn.f32 	%f51, %f50, 0f38272F05;
	sub.rn.f32 	%f52, %f44, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f54, %f49, %f53;
	or.b32  	%r42, %r5, 3072;
	add.s32 	%r43, %r42, %r18;
	mul.wide.u32 	%rd44, %r43, 1402438301;
	shr.u64 	%rd45, %rd44, 45;
	cvt.u32.u64 	%r44, %rd45;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd25+12288];
	mul.wide.u32 	%rd46, %r45, 4;
	add.s64 	%rd47, %rd2, %rd46;
	ld.global.nc.f32 	%f57, [%rd47];
	mul.rn.f32 	%f58, %f57, 0f38272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f54, %f60;
	or.b32  	%r46, %r5, 3073;
	add.s32 	%r47, %r46, %r18;
	mul.wide.u32 	%rd48, %r47, 1402438301;
	shr.u64 	%rd49, %rd48, 45;
	cvt.u32.u64 	%r48, %rd49;
	and.b32  	%r49, %r48, 31;
	mul.wide.u32 	%rd50, %r49, 4;
	add.s64 	%rd51, %rd2, %rd50;
	ld.global.nc.f32 	%f62, [%rd51];
	mul.rn.f32 	%f63, %f62, 0f38272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f130, %f61, %f65;
LBB30_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f107, %f130, 16, 31, -1;
	add.rn.f32 	%f108, %f130, %f107;
	shfl.sync.down.b32	%f109, %f108, 8, 31, -1;
	add.rn.f32 	%f110, %f108, %f109;
	shfl.sync.down.b32	%f111, %f110, 4, 31, -1;
	add.rn.f32 	%f112, %f110, %f111;
	shfl.sync.down.b32	%f113, %f112, 2, 31, -1;
	add.rn.f32 	%f114, %f112, %f113;
	shfl.sync.down.b32	%f115, %f114, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd123, shared_cache_017;
	@%p10 bra 	LBB30_21;
	bra.uni 	LBB30_3;
LBB30_21:
	mul.wide.u32 	%rd122, %r7, 4;
	add.s64 	%rd6, %rd123, %rd122;
	add.rn.f32 	%f2, %f114, %f115;
	st.shared.f32 	[%rd6], %f2;
LBB30_3:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB30_22;
	bra.uni 	LBB30_4;
LBB30_22:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd124, %r6, 4;
	add.s64 	%rd7, %rd123, %rd124;
	cvta.shared.u64 	%rd126, %rd7;
	mov.u32 	%r95, 0;
	st.local.u32 	[%rd3], %r95;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd128, %rd126, %rd10, %p12;
	ld.f32 	%f116, [%rd128];
	shfl.sync.down.b32	%f117, %f116, 16, 31, -1;
	add.rn.f32 	%f118, %f116, %f117;
	shfl.sync.down.b32	%f119, %f118, 8, 31, -1;
	add.rn.f32 	%f120, %f118, %f119;
	shfl.sync.down.b32	%f121, %f120, 4, 31, -1;
	add.rn.f32 	%f122, %f120, %f121;
	shfl.sync.down.b32	%f123, %f122, 2, 31, -1;
	add.rn.f32 	%f124, %f122, %f123;
	shfl.sync.down.b32	%f125, %f124, 1, 31, -1;
	add.rn.f32 	%f126, %f124, %f125;
	st.f32 	[%rd128], %f126;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB30_4;
	add.s64 	%rd4, %rd1, 6422528;
	mul.wide.u32 	%rd121, %r2, 4;
	add.s64 	%rd5, %rd4, %rd121;
	ld.shared.f32 	%f127, [%rd7];
	atom.global.add.f32 	%f128, [%rd5], %f127;
LBB30_4:
	ret;

}
	// .globl	fusion_378
.visible .entry fusion_378(
	.param .u64 fusion_378_param_0,
	.param .u64 fusion_378_param_1,
	.param .u64 fusion_378_param_2,
	.param .u64 fusion_378_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_378_param_0];
	ld.param.u64 	%rd2, [fusion_378_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_378_param_1];
	ld.param.u64 	%rd5, [fusion_378_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 45;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+6422528];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+3211264], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_377
.visible .entry fusion_377(
	.param .u64 fusion_377_param_0,
	.param .u64 fusion_377_param_1,
	.param .u64 fusion_377_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_377_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 256;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+8192];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+16384];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+24576];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+32768];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+40960];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+49152];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+57344];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_018;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB32_2;
	bra.uni 	LBB32_1;
LBB32_2:
	ld.param.u64 	%rd3, [fusion_377_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB32_1:
	ret;

}
	// .globl	fusion_419
.visible .entry fusion_419(
	.param .u64 fusion_419_param_0,
	.param .u64 fusion_419_param_1,
	.param .u64 fusion_419_param_2
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot33[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot33;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_419_param_0];
	ld.param.u64 	%rd7, [fusion_419_param_1];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd11, %r2, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd13, %r3, 256;
	add.s64 	%rd14, %rd9, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd8, %rd11;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+256];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+16384];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+16640];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+32768];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+33024];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+49152];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+49408];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB33_3;
	bra.uni 	LBB33_1;
LBB33_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_019], %f1;
LBB33_1:
	bar.sync 	0;
	mul.wide.u32 	%rd17, %r1, 4;
	mov.u64 	%rd18, shared_cache_019;
	add.s64 	%rd3, %rd18, %rd17;
	cvta.shared.u64 	%rd19, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd21, %rd19, %rd10, %p1;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	@%p1 bra 	LBB33_4;
	bra.uni 	LBB33_2;
LBB33_4:
	ld.param.u64 	%rd5, [fusion_419_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd2, %rd12, 6422528;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB33_2:
	ret;

}
	// .globl	fusion_374
.visible .entry fusion_374(
	.param .u64 fusion_374_param_0,
	.param .u64 fusion_374_param_1,
	.param .u64 fusion_374_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_374_param_0];
	ld.param.u64 	%rd2, [fusion_374_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_374_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+6422528];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 256;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 256;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 256;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 256;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+7225344], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_373
.visible .entry fusion_373(
	.param .u64 fusion_373_param_0,
	.param .u64 fusion_373_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot35[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot35;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_373_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 6422528;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB35_1;
	bra.uni 	LBB35_9;
LBB35_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB35_2;
LBB35_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB35_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB35_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB35_11;
	bra.uni 	LBB35_7;
LBB35_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB35_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB35_12;
	bra.uni 	LBB35_8;
LBB35_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB35_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB35_2;
	bra.uni 	LBB35_3;
LBB35_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB35_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_020;
	@%p6 bra 	LBB35_13;
	bra.uni 	LBB35_4;
LBB35_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB35_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB35_14;
	bra.uni 	LBB35_5;
LBB35_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB35_5;
	ld.param.u64 	%rd7, [fusion_373_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB35_5:
	ret;

}
	// .globl	fusion_371
.visible .entry fusion_371(
	.param .u64 fusion_371_param_0,
	.param .u64 fusion_371_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot36[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<75>;

	mov.u64 	%SPL, __local_depot36;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_371_param_0];
	ld.param.u64 	%rd9, [fusion_371_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 6422528;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd13, %r12, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r13, %rd14;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd15, %r12, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f12, [%rd16];
	mul.wide.u32 	%rd17, %r14, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f13, [%rd18];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd19, %r16, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r17, %rd20;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd21, %r6;
	cvt.u64.u32 	%rd22, %r5;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f19, [%rd26];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd27, %r20, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r21, %rd28;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd29, %r22, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f26, [%rd30];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd31, %r24, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r25, %rd32;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd33, %r26, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f31, [%rd34];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB36_1;
	bra.uni 	LBB36_9;
LBB36_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd51, %r48, 1402438301;
	shr.u64 	%rd52, %rd51, 43;
	cvt.u32.u64 	%r49, %rd52;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd53, %r50, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.global.nc.f32 	%f57, [%rd54];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd55, %r52, 1402438301;
	shr.u64 	%rd56, %rd55, 43;
	cvt.u32.u64 	%r53, %rd56;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd57, %r54, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f62, [%rd58];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd59, %r56, 1402438301;
	shr.u64 	%rd60, %rd59, 43;
	cvt.u32.u64 	%r57, %rd60;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd61, %r58, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f69, [%rd62];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd63, %r60, 1402438301;
	shr.u64 	%rd64, %rd63, 43;
	cvt.u32.u64 	%r61, %rd64;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd65, %r62, 4;
	add.s64 	%rd66, %rd1, %rd65;
	ld.global.nc.f32 	%f74, [%rd66];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB36_2;
LBB36_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB36_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd35, %r29, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r30, %rd36;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd37, %r31, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f36, [%rd38];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB36_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB36_11;
	bra.uni 	LBB36_6;
LBB36_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd39, %r34, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r35, %rd40;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd41, %r36, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f41, [%rd42];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB36_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB36_12;
	bra.uni 	LBB36_7;
LBB36_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd43, %r39, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r40, %rd44;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd45, %r41, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f46, [%rd46];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB36_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB36_8;
	bra.uni 	LBB36_2;
LBB36_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd47, %r44, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r45, %rd48;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd49, %r46, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f51, [%rd50];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB36_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd69, shared_cache_021;
	@%p6 bra 	LBB36_13;
	bra.uni 	LBB36_3;
LBB36_13:
	mul.wide.u32 	%rd68, %r8, 4;
	add.s64 	%rd6, %rd69, %rd68;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB36_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB36_14;
	bra.uni 	LBB36_4;
LBB36_14:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd70, %r7, 4;
	add.s64 	%rd7, %rd69, %rd70;
	cvta.shared.u64 	%rd72, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd2], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd74, %rd72, %rd11, %p8;
	ld.f32 	%f87, [%rd74];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd74], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB36_4;
	add.s64 	%rd3, %rd10, 4072448;
	mul.wide.u32 	%rd67, %r2, 4;
	add.s64 	%rd5, %rd3, %rd67;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB36_4:
	ret;

}
	// .globl	fusion_370
.visible .entry fusion_370(
	.param .u64 fusion_370_param_0,
	.param .u64 fusion_370_param_1,
	.param .u64 fusion_370_param_2,
	.param .u64 fusion_370_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<14>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<77>;

	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	shl.b32 	%r17, %r15, 10;
	shl.b32 	%r18, %r16, 2;
	or.b32  	%r1, %r18, %r17;
	setp.lt.u32 	%p1, %r1, 215296;
	@%p1 bra 	LBB37_2;
	bra.uni 	LBB37_1;
LBB37_2:
	ld.param.u64 	%rd8, [fusion_370_param_0];
	ld.param.u64 	%rd9, [fusion_370_param_3];
	cvta.to.global.u64 	%rd10, %rd9;
	ld.param.u64 	%rd11, [fusion_370_param_1];
	ld.param.u64 	%rd12, [fusion_370_param_2];
	cvta.to.global.u64 	%rd1, %rd12;
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd8;
	add.s64 	%rd4, %rd10, 3211264;
	add.s64 	%rd5, %rd10, 4072448;
	add.s64 	%rd6, %rd10, 6422528;
	shr.u32 	%r19, %r1, 2;
	mul.wide.u32 	%rd13, %r19, 1307386003;
	shr.u64 	%rd14, %rd13, 40;
	cvt.u32.u64 	%r2, %rd14;
	or.b32  	%r20, %r1, 1;
	mul.wide.u32 	%rd15, %r20, -1925330167;
	shr.u64 	%rd16, %rd15, 37;
	cvt.u32.u64 	%r21, %rd16;
	mul.lo.s32 	%r22, %r21, 58;
	sub.s32 	%r3, %r20, %r22;
	or.b32  	%r23, %r1, 2;
	mul.wide.u32 	%rd17, %r23, -1925330167;
	shr.u64 	%rd18, %rd17, 37;
	cvt.u32.u64 	%r25, %rd18;
	mul.lo.s32 	%r26, %r25, 58;
	mul.wide.u32 	%rd19, %r25, -1925330167;
	shr.u64 	%rd20, %rd19, 37;
	cvt.u32.u64 	%r27, %rd20;
	mul.lo.s32 	%r28, %r27, 58;
	or.b32  	%r29, %r1, 3;
	mul.wide.u32 	%rd21, %r29, -1925330167;
	shr.u64 	%rd22, %rd21, 37;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1925330167;
	shr.u64 	%rd24, %rd23, 37;
	cvt.u32.u64 	%r33, %rd24;
	mul.wide.u32 	%rd25, %r1, -1925330167;
	shr.u64 	%rd26, %rd25, 37;
	cvt.u32.u64 	%r36, %rd26;
	cvt.u16.u64 	%rs1, %rd26;
	mul.wide.u16 	%r37, %rs1, 18079;
	shr.u32 	%r38, %r37, 20;
	cvt.u16.u32 	%rs2, %r38;
	mul.lo.s16 	%rs3, %rs2, 58;
	sub.s16 	%rs4, %rs1, %rs3;
	cvt.u32.u16 	%r39, %rs4;
	mul.lo.s32 	%r40, %r36, 58;
	add.s32 	%r8, %r39, -1;
	setp.lt.u32 	%p2, %r8, 56;
	not.b32 	%r41, %r40;
	add.s32 	%r9, %r41, %r1;
	setp.lt.u32 	%p3, %r9, 56;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f72, 0f00000000;
	bfe.u32 	%r54, %r2, 1, 5;
	and.b32  	%r55, %r2, 63;
	mul.wide.u32 	%rd76, %r8, 224;
	mov.f32 	%f69, %f72;
	@%p4 bra 	LBB37_7;
	bra.uni 	LBB37_3;
LBB37_7:
	mul.wide.u32 	%rd27, %r55, 12544;
	add.s64 	%rd28, %rd6, %rd27;
	add.s64 	%rd30, %rd28, %rd76;
	mul.wide.u32 	%rd31, %r9, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.nc.f32 	%f10, [%rd32];
	mul.wide.u32 	%rd33, %r55, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f11, [%rd34];
	mul.wide.u32 	%rd35, %r54, 4;
	add.s64 	%rd36, %rd5, %rd35;
	ld.global.nc.f32 	%f12, [%rd36];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd37, %rd2, %rd33;
	ld.global.nc.f32 	%f18, [%rd37];
	add.s64 	%rd38, %rd3, %rd35;
	ld.global.nc.f32 	%f19, [%rd38];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB37_3:
	mul.lo.s32 	%r32, %r31, 58;
	mul.lo.s32 	%r34, %r33, 58;
	sub.s32 	%r4, %r23, %r26;
	sub.s32 	%r5, %r25, %r28;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd7, %rd4, %rd39;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r10, %r3, -1;
	setp.lt.u32 	%p6, %r10, 56;
	and.pred  	%p7, %p6, %p2;
	mov.f32 	%f70, %f72;
	@%p7 bra 	LBB37_8;
	bra.uni 	LBB37_4;
LBB37_8:
	mul.wide.u32 	%rd40, %r55, 12544;
	add.s64 	%rd41, %rd6, %rd40;
	add.s64 	%rd43, %rd41, %rd76;
	mul.wide.u32 	%rd44, %r10, 4;
	add.s64 	%rd45, %rd43, %rd44;
	ld.global.nc.f32 	%f25, [%rd45];
	mul.wide.u32 	%rd46, %r55, 4;
	add.s64 	%rd47, %rd1, %rd46;
	ld.global.nc.f32 	%f26, [%rd47];
	mul.wide.u32 	%rd48, %r54, 4;
	add.s64 	%rd49, %rd5, %rd48;
	ld.global.nc.f32 	%f27, [%rd49];
	mul.rn.f32 	%f28, %f27, 0f39272F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd50, %rd2, %rd46;
	ld.global.nc.f32 	%f33, [%rd50];
	add.s64 	%rd51, %rd3, %rd48;
	ld.global.nc.f32 	%f34, [%rd51];
	mul.rn.f32 	%f35, %f34, 0f39272F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB37_4:
	sub.s32 	%r6, %r29, %r32;
	sub.s32 	%r7, %r31, %r34;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r11, %r5, -1;
	setp.lt.u32 	%p8, %r11, 56;
	add.s32 	%r12, %r4, -1;
	setp.lt.u32 	%p9, %r12, 56;
	and.pred  	%p10, %p9, %p8;
	mov.f32 	%f71, %f72;
	@%p10 bra 	LBB37_9;
	bra.uni 	LBB37_5;
LBB37_9:
	mul.wide.u32 	%rd52, %r55, 12544;
	add.s64 	%rd53, %rd6, %rd52;
	mul.wide.u32 	%rd54, %r11, 224;
	add.s64 	%rd55, %rd53, %rd54;
	mul.wide.u32 	%rd56, %r12, 4;
	add.s64 	%rd57, %rd55, %rd56;
	ld.global.nc.f32 	%f40, [%rd57];
	mul.wide.u32 	%rd58, %r55, 4;
	add.s64 	%rd59, %rd1, %rd58;
	ld.global.nc.f32 	%f41, [%rd59];
	mul.wide.u32 	%rd60, %r54, 4;
	add.s64 	%rd61, %rd5, %rd60;
	ld.global.nc.f32 	%f42, [%rd61];
	mul.rn.f32 	%f43, %f42, 0f39272F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd62, %rd2, %rd58;
	ld.global.nc.f32 	%f48, [%rd62];
	add.s64 	%rd63, %rd3, %rd60;
	ld.global.nc.f32 	%f49, [%rd63];
	mul.rn.f32 	%f50, %f49, 0f39272F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB37_5:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r13, %r7, -1;
	setp.lt.u32 	%p11, %r13, 56;
	add.s32 	%r14, %r6, -1;
	setp.lt.u32 	%p12, %r14, 56;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	LBB37_10;
	bra.uni 	LBB37_6;
LBB37_10:
	mul.wide.u32 	%rd64, %r55, 12544;
	add.s64 	%rd65, %rd6, %rd64;
	mul.wide.u32 	%rd66, %r13, 224;
	add.s64 	%rd67, %rd65, %rd66;
	mul.wide.u32 	%rd68, %r14, 4;
	add.s64 	%rd69, %rd67, %rd68;
	ld.global.nc.f32 	%f55, [%rd69];
	mul.wide.u32 	%rd70, %r55, 4;
	add.s64 	%rd71, %rd1, %rd70;
	ld.global.nc.f32 	%f56, [%rd71];
	mul.wide.u32 	%rd72, %r54, 4;
	add.s64 	%rd73, %rd5, %rd72;
	ld.global.nc.f32 	%f57, [%rd73];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd74, %rd2, %rd70;
	ld.global.nc.f32 	%f63, [%rd74];
	add.s64 	%rd75, %rd3, %rd72;
	ld.global.nc.f32 	%f64, [%rd75];
	mul.rn.f32 	%f65, %f64, 0f39272F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB37_6:
	st.global.f32 	[%rd7+12], %f72;
LBB37_1:
	ret;

}
	// .globl	fusion_369
.visible .entry fusion_369(
	.param .u64 fusion_369_param_0,
	.param .u64 fusion_369_param_1,
	.param .u64 fusion_369_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_369_param_0];
	ld.param.u64 	%rd6, [fusion_369_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB38_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 32;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 1;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 49152;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 16384;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 256;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 32;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 1;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 49152;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 16384;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 256;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 32;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 1;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 49152;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 16384;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 256;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 20;
	@%p1 bra 	LBB38_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_022;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB38_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB38_4:
	ret;

}
	// .globl	fusion_368
.visible .entry fusion_368(
	.param .u64 fusion_368_param_0,
	.param .u64 fusion_368_param_1,
	.param .u64 fusion_368_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_368_param_0];
	ld.param.u64 	%rd2, [fusion_368_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_368_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 39;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 63;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 63;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 63;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 63;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 49152;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 16384;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 256;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f3AE38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 49152;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 16384;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 256;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 49152;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 16384;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 256;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 49152;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 16384;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 256;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+5286144], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_367
.visible .entry fusion_367(
	.param .u64 fusion_367_param_0,
	.param .u64 fusion_367_param_1
)
.reqntid 96, 1, 1
{
	.local .align 4 .b8 	__local_depot40[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot40;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_367_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 5286144;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 576;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+768];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+1536];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f20, %f19, 16, 31, -1;
	add.rn.f32 	%f21, %f20, %f19;
	shfl.sync.down.b32	%f22, %f21, 8, 31, -1;
	add.rn.f32 	%f23, %f22, %f21;
	shfl.sync.down.b32	%f24, %f23, 4, 31, -1;
	add.rn.f32 	%f25, %f24, %f23;
	shfl.sync.down.b32	%f26, %f25, 2, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_023;
	@%p1 bra 	LBB40_3;
	bra.uni 	LBB40_1;
LBB40_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f28, %f27;
	st.shared.f32 	[%rd3], %f1;
LBB40_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB40_4;
	bra.uni 	LBB40_2;
LBB40_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 3;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f29, [%rd25];
	shfl.sync.down.b32	%f30, %f29, 16, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 8, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 4, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 2, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 1, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	st.f32 	[%rd25], %f39;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB40_2;
	ld.param.u64 	%rd5, [fusion_367_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f40, [%rd4];
	atom.global.add.f32 	%f41, [%rd2], %f40;
LBB40_2:
	ret;

}
	// .globl	fusion_366
.visible .entry fusion_366(
	.param .u64 fusion_366_param_0,
	.param .u64 fusion_366_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_366_param_0];
	ld.param.u64 	%rd2, [fusion_366_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 39;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3AE38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+5286144];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+5286144], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_365
.visible .entry fusion_365(
	.param .u64 fusion_365_param_0,
	.param .u64 fusion_365_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot42[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot42;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_365_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 4072448;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB42_1;
	bra.uni 	LBB42_9;
LBB42_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB42_2;
LBB42_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB42_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB42_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB42_11;
	bra.uni 	LBB42_7;
LBB42_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB42_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB42_12;
	bra.uni 	LBB42_8;
LBB42_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB42_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB42_2;
	bra.uni 	LBB42_3;
LBB42_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB42_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_024;
	@%p6 bra 	LBB42_13;
	bra.uni 	LBB42_4;
LBB42_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB42_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB42_14;
	bra.uni 	LBB42_5;
LBB42_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB42_5;
	ld.param.u64 	%rd7, [fusion_365_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB42_5:
	ret;

}
	// .globl	fusion_363
.visible .entry fusion_363(
	.param .u64 fusion_363_param_0,
	.param .u64 fusion_363_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot43[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<75>;

	mov.u64 	%SPL, __local_depot43;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_363_param_0];
	ld.param.u64 	%rd9, [fusion_363_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 4072448;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd13, %r12, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r13, %rd14;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd15, %r12, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f12, [%rd16];
	mul.wide.u32 	%rd17, %r14, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f13, [%rd18];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd19, %r16, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r17, %rd20;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd21, %r6;
	cvt.u64.u32 	%rd22, %r5;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f19, [%rd26];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd27, %r20, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r21, %rd28;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd29, %r22, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f26, [%rd30];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd31, %r24, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r25, %rd32;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd33, %r26, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f31, [%rd34];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB43_1;
	bra.uni 	LBB43_9;
LBB43_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd51, %r48, 1402438301;
	shr.u64 	%rd52, %rd51, 43;
	cvt.u32.u64 	%r49, %rd52;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd53, %r50, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.global.nc.f32 	%f57, [%rd54];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd55, %r52, 1402438301;
	shr.u64 	%rd56, %rd55, 43;
	cvt.u32.u64 	%r53, %rd56;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd57, %r54, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f62, [%rd58];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd59, %r56, 1402438301;
	shr.u64 	%rd60, %rd59, 43;
	cvt.u32.u64 	%r57, %rd60;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd61, %r58, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f69, [%rd62];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd63, %r60, 1402438301;
	shr.u64 	%rd64, %rd63, 43;
	cvt.u32.u64 	%r61, %rd64;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd65, %r62, 4;
	add.s64 	%rd66, %rd1, %rd65;
	ld.global.nc.f32 	%f74, [%rd66];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB43_2;
LBB43_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB43_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd35, %r29, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r30, %rd36;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd37, %r31, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f36, [%rd38];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB43_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB43_11;
	bra.uni 	LBB43_6;
LBB43_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd39, %r34, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r35, %rd40;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd41, %r36, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f41, [%rd42];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB43_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB43_12;
	bra.uni 	LBB43_7;
LBB43_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd43, %r39, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r40, %rd44;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd45, %r41, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f46, [%rd46];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB43_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB43_8;
	bra.uni 	LBB43_2;
LBB43_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd47, %r44, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r45, %rd48;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd49, %r46, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f51, [%rd50];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB43_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd69, shared_cache_025;
	@%p6 bra 	LBB43_13;
	bra.uni 	LBB43_3;
LBB43_13:
	mul.wide.u32 	%rd68, %r8, 4;
	add.s64 	%rd6, %rd69, %rd68;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB43_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB43_14;
	bra.uni 	LBB43_4;
LBB43_14:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd70, %r7, 4;
	add.s64 	%rd7, %rd69, %rd70;
	cvta.shared.u64 	%rd72, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd2], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd74, %rd72, %rd11, %p8;
	ld.f32 	%f87, [%rd74];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd74], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB43_4;
	add.s64 	%rd3, %rd10, 3211264;
	mul.wide.u32 	%rd67, %r2, 4;
	add.s64 	%rd5, %rd3, %rd67;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB43_4:
	ret;

}
	// .globl	fusion_362
.visible .entry fusion_362(
	.param .u64 fusion_362_param_0,
	.param .u64 fusion_362_param_1,
	.param .u64 fusion_362_param_2,
	.param .u64 fusion_362_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_362_param_0];
	ld.param.u64 	%rd2, [fusion_362_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_362_param_1];
	ld.param.u64 	%rd5, [fusion_362_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 63;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+4072448];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+3211264];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+6422528], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_361
.visible .entry fusion_361(
	.param .u64 fusion_361_param_0,
	.param .u64 fusion_361_param_1,
	.param .u64 fusion_361_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_361_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_026;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f5;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f6, [%rd18];
	shfl.sync.down.b32	%f7, %f6, 16, 31, -1;
	add.rn.f32 	%f8, %f6, %f7;
	shfl.sync.down.b32	%f9, %f8, 8, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 4, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 2, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 1, 31, -1;
	add.rn.f32 	%f1, %f14, %f15;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB45_2;
	bra.uni 	LBB45_1;
LBB45_2:
	ld.param.u64 	%rd3, [fusion_361_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f16, [%rd1], %f1;
LBB45_1:
	ret;

}
	// .globl	fusion_420
.visible .entry fusion_420(
	.param .u64 fusion_420_param_0,
	.param .u64 fusion_420_param_1,
	.param .u64 fusion_420_param_2
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot46[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<34>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot46;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_420_param_0];
	ld.param.u64 	%rd7, [fusion_420_param_1];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd11, %r2, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd13, %r3, 1024;
	add.s64 	%rd14, %rd9, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd8, %rd11;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3C800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	shfl.sync.down.b32	%f12, %f11, 16, 31, -1;
	add.rn.f32 	%f13, %f12, %f11;
	shfl.sync.down.b32	%f14, %f13, 8, 31, -1;
	add.rn.f32 	%f15, %f14, %f13;
	shfl.sync.down.b32	%f16, %f15, 4, 31, -1;
	add.rn.f32 	%f17, %f16, %f15;
	shfl.sync.down.b32	%f18, %f17, 2, 31, -1;
	add.rn.f32 	%f19, %f18, %f17;
	shfl.sync.down.b32	%f20, %f19, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB46_3;
	bra.uni 	LBB46_1;
LBB46_3:
	add.rn.f32 	%f1, %f20, %f19;
	st.shared.f32 	[shared_cache_027], %f1;
LBB46_1:
	bar.sync 	0;
	mul.wide.u32 	%rd17, %r1, 4;
	mov.u64 	%rd18, shared_cache_027;
	add.s64 	%rd3, %rd18, %rd17;
	cvta.shared.u64 	%rd19, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd21, %rd19, %rd10, %p1;
	ld.f32 	%f21, [%rd21];
	shfl.sync.down.b32	%f22, %f21, 16, 31, -1;
	add.rn.f32 	%f23, %f21, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	st.f32 	[%rd21], %f31;
	@%p1 bra 	LBB46_4;
	bra.uni 	LBB46_2;
LBB46_4:
	ld.param.u64 	%rd5, [fusion_420_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd2, %rd12, 3211264;
	ld.shared.f32 	%f32, [%rd3];
	atom.global.add.f32 	%f33, [%rd2], %f32;
LBB46_2:
	ret;

}
	// .globl	fusion_358
.visible .entry fusion_358(
	.param .u64 fusion_358_param_0,
	.param .u64 fusion_358_param_1,
	.param .u64 fusion_358_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_358_param_0];
	ld.param.u64 	%rd2, [fusion_358_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_358_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 6;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 63;
	and.b32  	%r11, %r8, 62;
	and.b32  	%r12, %r7, 61;
	and.b32  	%r13, %r4, 60;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+3211264];
	mul.rn.f32 	%f2, %f1, 0f3C800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3C800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 1024;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+7225344], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_3330
.visible .entry add_3330(
	.param .u64 add_3330_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<7>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.gt.u32 	%p1, %r1, 802815;
	@%p1 bra 	LBB48_3;
	ld.param.u64 	%rd5, [add_3330_param_0];
	cvta.to.global.u64 	%rd1, %rd5;
	add.s64 	%rd2, %rd1, 3211264;
	mul.wide.u32 	%rd6, %r1, 4;
	add.s64 	%rd3, %rd1, %rd6;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd3];
	add.s64 	%rd4, %rd2, %rd6;
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd3], {%f9, %f10, %f11, %f12};
	setp.gt.u32 	%p2, %r1, 147455;
	@%p2 bra 	LBB48_3;
	ld.global.v4.f32 	{%f13, %f14, %f15, %f16}, [%rd3+2621440];
	ld.global.nc.v4.f32 	{%f17, %f18, %f19, %f20}, [%rd4+2621440];
	add.rn.f32 	%f21, %f13, %f17;
	add.rn.f32 	%f22, %f14, %f18;
	add.rn.f32 	%f23, %f15, %f19;
	add.rn.f32 	%f24, %f16, %f20;
	st.global.v4.f32 	[%rd3+2621440], {%f21, %f22, %f23, %f24};
LBB48_3:
	ret;

}
	// .globl	fusion_357
.visible .entry fusion_357(
	.param .u64 fusion_357_param_0,
	.param .u64 fusion_357_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot49[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<39>;

	mov.u64 	%SPL, __local_depot49;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd13, [fusion_357_param_1];
	cvta.to.global.u64 	%rd1, %rd13;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r12, %ctaid.x;
	mul.wide.u32 	%rd15, %r12, 613566757;
	shr.u64 	%rd16, %rd15, 32;
	cvt.u32.u64 	%r14, %rd16;
	sub.s32 	%r15, %r12, %r14;
	shr.u32 	%r16, %r15, 1;
	add.s32 	%r17, %r16, %r14;
	shr.u32 	%r18, %r17, 2;
	mul.lo.s32 	%r19, %r18, 7;
	sub.s32 	%r20, %r12, %r19;
	bfe.u32 	%r2, %r17, 2, 5;
	setp.eq.s32 	%p1, %r20, 6;
	shl.b32 	%r21, %r20, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r21, %r4;
	@%p1 bra 	LBB49_6;
	bra.uni 	LBB49_1;
LBB49_6:
	selp.b32 	%r3, 512, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mul.lo.s32 	%r10, %r2, 25088;
	mov.f32 	%f66, 0f00000000;
	@%p2 bra 	LBB49_15;
	bra.uni 	LBB49_7;
LBB49_15:
	add.s32 	%r25, %r5, %r10;
	mul.wide.u32 	%rd24, %r25, 4;
	add.s64 	%rd8, %rd1, %rd24;
	ld.global.nc.f32 	%f34, [%rd8];
	add.rn.f32 	%f66, %f34, 0f00000000;
LBB49_7:
	or.b32  	%r26, %r4, 1;
	setp.lt.u32 	%p3, %r26, %r3;
	cvt.u64.u32 	%rd25, %r10;
	cvt.u64.u32 	%rd26, %r5;
	add.s64 	%rd27, %rd26, %rd25;
	shl.b64 	%rd28, %rd27, 2;
	add.s64 	%rd9, %rd1, %rd28;
	@%p3 bra 	LBB49_16;
	bra.uni 	LBB49_8;
LBB49_16:
	ld.global.nc.f32 	%f35, [%rd9+4];
	add.rn.f32 	%f66, %f66, %f35;
LBB49_8:
	or.b32  	%r27, %r4, 1024;
	setp.lt.u32 	%p4, %r27, %r3;
	@%p4 bra 	LBB49_17;
	bra.uni 	LBB49_9;
LBB49_17:
	ld.global.nc.f32 	%f36, [%rd9+4096];
	add.rn.f32 	%f66, %f66, %f36;
LBB49_9:
	or.b32  	%r28, %r4, 1025;
	setp.lt.u32 	%p5, %r28, %r3;
	@%p5 bra 	LBB49_18;
	bra.uni 	LBB49_10;
LBB49_18:
	ld.global.nc.f32 	%f37, [%rd9+4100];
	add.rn.f32 	%f66, %f66, %f37;
LBB49_10:
	or.b32  	%r29, %r4, 2048;
	setp.lt.u32 	%p6, %r29, %r3;
	@%p6 bra 	LBB49_19;
	bra.uni 	LBB49_11;
LBB49_19:
	ld.global.nc.f32 	%f38, [%rd9+8192];
	add.rn.f32 	%f66, %f66, %f38;
LBB49_11:
	or.b32  	%r30, %r4, 2049;
	setp.lt.u32 	%p7, %r30, %r3;
	@%p7 bra 	LBB49_20;
	bra.uni 	LBB49_12;
LBB49_20:
	ld.global.nc.f32 	%f39, [%rd9+8196];
	add.rn.f32 	%f66, %f66, %f39;
LBB49_12:
	or.b32  	%r31, %r4, 3072;
	setp.lt.u32 	%p8, %r31, %r3;
	@%p8 bra 	LBB49_21;
	bra.uni 	LBB49_13;
LBB49_21:
	ld.global.nc.f32 	%f40, [%rd9+12288];
	add.rn.f32 	%f66, %f66, %f40;
LBB49_13:
	or.b32  	%r32, %r4, 3073;
	setp.lt.u32 	%p9, %r32, %r3;
	@%p9 bra 	LBB49_14;
	bra.uni 	LBB49_3;
LBB49_14:
	or.b32  	%r33, %r5, 3073;
	add.s32 	%r35, %r33, %r10;
	bra.uni 	LBB49_2;
LBB49_1:
	mul.lo.s32 	%r22, %r2, 25088;
	add.s32 	%r23, %r5, %r22;
	mul.wide.u32 	%rd17, %r23, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f20, [%rd18];
	add.rn.f32 	%f21, %f20, 0f00000000;
	cvt.u64.u32 	%rd19, %r22;
	cvt.u64.u32 	%rd20, %r5;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd1, %rd22;
	ld.global.nc.f32 	%f22, [%rd23+4];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd23+4096];
	add.rn.f32 	%f26, %f23, %f24;
	add.rn.f32 	%f27, %f26, %f25;
	ld.global.nc.v2.f32 	{%f28, %f29}, [%rd23+8192];
	add.rn.f32 	%f30, %f27, %f28;
	add.rn.f32 	%f31, %f30, %f29;
	ld.global.nc.f32 	%f32, [%rd23+12288];
	add.rn.f32 	%f66, %f31, %f32;
	or.b32  	%r24, %r5, 3073;
	add.s32 	%r35, %r24, %r22;
LBB49_2:
	mul.wide.u32 	%rd29, %r35, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f41, [%rd30];
	add.rn.f32 	%f66, %f66, %f41;
LBB49_3:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f42, %f66, 16, 31, -1;
	add.rn.f32 	%f43, %f66, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p10, %r7, 0;
	mov.u64 	%rd33, shared_cache_028;
	@%p10 bra 	LBB49_22;
	bra.uni 	LBB49_4;
LBB49_22:
	mul.wide.u32 	%rd32, %r8, 4;
	add.s64 	%rd6, %rd33, %rd32;
	add.rn.f32 	%f4, %f49, %f50;
	st.shared.f32 	[%rd6], %f4;
LBB49_4:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r8, 0;
	@%p11 bra 	LBB49_23;
	bra.uni 	LBB49_5;
LBB49_23:
	add.u64 	%rd14, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd34, %r7, 4;
	add.s64 	%rd11, %rd33, %rd34;
	cvta.shared.u64 	%rd36, %rd11;
	mov.u32 	%r34, 0;
	st.local.u32 	[%rd3], %r34;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd38, %rd36, %rd14, %p12;
	ld.f32 	%f51, [%rd38];
	shfl.sync.down.b32	%f52, %f51, 16, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 8, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	shfl.sync.down.b32	%f56, %f55, 4, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 2, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 1, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	st.f32 	[%rd38], %f61;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB49_5;
	ld.param.u64 	%rd12, [fusion_357_param_0];
	cvta.to.global.u64 	%rd2, %rd12;
	mul.wide.u32 	%rd31, %r2, 4;
	add.s64 	%rd5, %rd2, %rd31;
	ld.shared.f32 	%f62, [%rd11];
	atom.global.add.f32 	%f63, [%rd5], %f62;
LBB49_5:
	ret;

}
	// .globl	fusion_355
.visible .entry fusion_355(
	.param .u64 fusion_355_param_0,
	.param .u64 fusion_355_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot50[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<137>;
	.reg .b32 	%r<96>;
	.reg .b64 	%rd<129>;

	mov.u64 	%SPL, __local_depot50;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_355_param_0];
	ld.param.u64 	%rd9, [fusion_355_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	shl.b32 	%r17, %r16, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r17, %r4;
	@%p1 bra 	LBB50_5;
	bra.uni 	LBB50_1;
LBB50_5:
	selp.b32 	%r3, 512, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mov.f32 	%f130, 0f00000000;
	@%p2 bra 	LBB50_14;
	bra.uni 	LBB50_6;
LBB50_14:
	mad.lo.s32 	%r50, %r2, 25088, %r5;
	mul.wide.u32 	%rd52, %r50, 1402438301;
	shr.u64 	%rd53, %rd52, 45;
	cvt.u32.u64 	%r51, %rd53;
	and.b32  	%r52, %r51, 31;
	mul.wide.u32 	%rd54, %r50, 4;
	add.s64 	%rd55, %rd1, %rd54;
	ld.global.nc.f32 	%f67, [%rd55];
	mul.wide.u32 	%rd56, %r52, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f68, [%rd57];
	mul.rn.f32 	%f69, %f68, 0fB8272F05;
	add.rn.f32 	%f70, %f67, %f69;
	mul.rn.f32 	%f71, %f70, %f70;
	add.rn.f32 	%f130, %f71, 0f00000000;
LBB50_6:
	or.b32  	%r53, %r4, 1;
	setp.lt.u32 	%p3, %r53, %r3;
	@%p3 bra 	LBB50_15;
	bra.uni 	LBB50_7;
LBB50_15:
	or.b32  	%r54, %r5, 1;
	mul.lo.s32 	%r55, %r2, 25088;
	add.s32 	%r56, %r54, %r55;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 45;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	cvt.u64.u32 	%rd60, %r55;
	cvt.u64.u32 	%rd61, %r5;
	add.s64 	%rd62, %rd61, %rd60;
	shl.b64 	%rd63, %rd62, 2;
	add.s64 	%rd64, %rd1, %rd63;
	ld.global.nc.f32 	%f72, [%rd64+4];
	mul.wide.u32 	%rd65, %r58, 4;
	add.s64 	%rd66, %rd2, %rd65;
	ld.global.nc.f32 	%f73, [%rd66];
	mul.rn.f32 	%f74, %f73, 0fB8272F05;
	add.rn.f32 	%f75, %f72, %f74;
	mul.rn.f32 	%f76, %f75, %f75;
	add.rn.f32 	%f130, %f130, %f76;
LBB50_7:
	or.b32  	%r59, %r4, 1024;
	setp.lt.u32 	%p4, %r59, %r3;
	@%p4 bra 	LBB50_16;
	bra.uni 	LBB50_8;
LBB50_16:
	or.b32  	%r60, %r5, 1024;
	mul.lo.s32 	%r61, %r2, 25088;
	add.s32 	%r62, %r60, %r61;
	mul.wide.u32 	%rd67, %r62, 1402438301;
	shr.u64 	%rd68, %rd67, 45;
	cvt.u32.u64 	%r63, %rd68;
	and.b32  	%r64, %r63, 31;
	cvt.u64.u32 	%rd69, %r61;
	cvt.u64.u32 	%rd70, %r5;
	add.s64 	%rd71, %rd70, %rd69;
	shl.b64 	%rd72, %rd71, 2;
	add.s64 	%rd73, %rd1, %rd72;
	ld.global.nc.f32 	%f77, [%rd73+4096];
	mul.wide.u32 	%rd74, %r64, 4;
	add.s64 	%rd75, %rd2, %rd74;
	ld.global.nc.f32 	%f78, [%rd75];
	mul.rn.f32 	%f79, %f78, 0fB8272F05;
	add.rn.f32 	%f80, %f77, %f79;
	mul.rn.f32 	%f81, %f80, %f80;
	add.rn.f32 	%f130, %f130, %f81;
LBB50_8:
	or.b32  	%r65, %r4, 1025;
	setp.lt.u32 	%p5, %r65, %r3;
	@%p5 bra 	LBB50_17;
	bra.uni 	LBB50_9;
LBB50_17:
	or.b32  	%r66, %r5, 1025;
	mul.lo.s32 	%r67, %r2, 25088;
	add.s32 	%r68, %r66, %r67;
	mul.wide.u32 	%rd76, %r68, 1402438301;
	shr.u64 	%rd77, %rd76, 45;
	cvt.u32.u64 	%r69, %rd77;
	and.b32  	%r70, %r69, 31;
	cvt.u64.u32 	%rd78, %r67;
	cvt.u64.u32 	%rd79, %r5;
	add.s64 	%rd80, %rd79, %rd78;
	shl.b64 	%rd81, %rd80, 2;
	add.s64 	%rd82, %rd1, %rd81;
	ld.global.nc.f32 	%f82, [%rd82+4100];
	mul.wide.u32 	%rd83, %r70, 4;
	add.s64 	%rd84, %rd2, %rd83;
	ld.global.nc.f32 	%f83, [%rd84];
	mul.rn.f32 	%f84, %f83, 0fB8272F05;
	add.rn.f32 	%f85, %f82, %f84;
	mul.rn.f32 	%f86, %f85, %f85;
	add.rn.f32 	%f130, %f130, %f86;
LBB50_9:
	or.b32  	%r71, %r4, 2048;
	setp.lt.u32 	%p6, %r71, %r3;
	@%p6 bra 	LBB50_18;
	bra.uni 	LBB50_10;
LBB50_18:
	or.b32  	%r72, %r5, 2048;
	mul.lo.s32 	%r73, %r2, 25088;
	add.s32 	%r74, %r72, %r73;
	mul.wide.u32 	%rd85, %r74, 1402438301;
	shr.u64 	%rd86, %rd85, 45;
	cvt.u32.u64 	%r75, %rd86;
	and.b32  	%r76, %r75, 31;
	cvt.u64.u32 	%rd87, %r73;
	cvt.u64.u32 	%rd88, %r5;
	add.s64 	%rd89, %rd88, %rd87;
	shl.b64 	%rd90, %rd89, 2;
	add.s64 	%rd91, %rd1, %rd90;
	ld.global.nc.f32 	%f87, [%rd91+8192];
	mul.wide.u32 	%rd92, %r76, 4;
	add.s64 	%rd93, %rd2, %rd92;
	ld.global.nc.f32 	%f88, [%rd93];
	mul.rn.f32 	%f89, %f88, 0fB8272F05;
	add.rn.f32 	%f90, %f87, %f89;
	mul.rn.f32 	%f91, %f90, %f90;
	add.rn.f32 	%f130, %f130, %f91;
LBB50_10:
	or.b32  	%r77, %r4, 2049;
	setp.lt.u32 	%p7, %r77, %r3;
	@%p7 bra 	LBB50_19;
	bra.uni 	LBB50_11;
LBB50_19:
	or.b32  	%r78, %r5, 2049;
	mul.lo.s32 	%r79, %r2, 25088;
	add.s32 	%r80, %r78, %r79;
	mul.wide.u32 	%rd94, %r80, 1402438301;
	shr.u64 	%rd95, %rd94, 45;
	cvt.u32.u64 	%r81, %rd95;
	and.b32  	%r82, %r81, 31;
	cvt.u64.u32 	%rd96, %r79;
	cvt.u64.u32 	%rd97, %r5;
	add.s64 	%rd98, %rd97, %rd96;
	shl.b64 	%rd99, %rd98, 2;
	add.s64 	%rd100, %rd1, %rd99;
	ld.global.nc.f32 	%f92, [%rd100+8196];
	mul.wide.u32 	%rd101, %r82, 4;
	add.s64 	%rd102, %rd2, %rd101;
	ld.global.nc.f32 	%f93, [%rd102];
	mul.rn.f32 	%f94, %f93, 0fB8272F05;
	add.rn.f32 	%f95, %f92, %f94;
	mul.rn.f32 	%f96, %f95, %f95;
	add.rn.f32 	%f130, %f130, %f96;
LBB50_11:
	or.b32  	%r83, %r4, 3072;
	setp.lt.u32 	%p8, %r83, %r3;
	@%p8 bra 	LBB50_20;
	bra.uni 	LBB50_12;
LBB50_20:
	or.b32  	%r84, %r5, 3072;
	mul.lo.s32 	%r85, %r2, 25088;
	add.s32 	%r86, %r84, %r85;
	mul.wide.u32 	%rd103, %r86, 1402438301;
	shr.u64 	%rd104, %rd103, 45;
	cvt.u32.u64 	%r87, %rd104;
	and.b32  	%r88, %r87, 31;
	cvt.u64.u32 	%rd105, %r85;
	cvt.u64.u32 	%rd106, %r5;
	add.s64 	%rd107, %rd106, %rd105;
	shl.b64 	%rd108, %rd107, 2;
	add.s64 	%rd109, %rd1, %rd108;
	ld.global.nc.f32 	%f97, [%rd109+12288];
	mul.wide.u32 	%rd110, %r88, 4;
	add.s64 	%rd111, %rd2, %rd110;
	ld.global.nc.f32 	%f98, [%rd111];
	mul.rn.f32 	%f99, %f98, 0fB8272F05;
	add.rn.f32 	%f100, %f97, %f99;
	mul.rn.f32 	%f101, %f100, %f100;
	add.rn.f32 	%f130, %f130, %f101;
LBB50_12:
	or.b32  	%r89, %r4, 3073;
	setp.lt.u32 	%p9, %r89, %r3;
	@%p9 bra 	LBB50_13;
	bra.uni 	LBB50_2;
LBB50_13:
	or.b32  	%r90, %r5, 3073;
	mul.lo.s32 	%r91, %r2, 25088;
	add.s32 	%r92, %r90, %r91;
	mul.wide.u32 	%rd112, %r92, 1402438301;
	shr.u64 	%rd113, %rd112, 45;
	cvt.u32.u64 	%r93, %rd113;
	and.b32  	%r94, %r93, 31;
	cvt.u64.u32 	%rd114, %r91;
	cvt.u64.u32 	%rd115, %r5;
	add.s64 	%rd116, %rd115, %rd114;
	shl.b64 	%rd117, %rd116, 2;
	add.s64 	%rd118, %rd1, %rd117;
	ld.global.nc.f32 	%f102, [%rd118+12292];
	mul.wide.u32 	%rd119, %r94, 4;
	add.s64 	%rd120, %rd2, %rd119;
	ld.global.nc.f32 	%f103, [%rd120];
	mul.rn.f32 	%f104, %f103, 0fB8272F05;
	add.rn.f32 	%f105, %f102, %f104;
	mul.rn.f32 	%f106, %f105, %f105;
	add.rn.f32 	%f130, %f130, %f106;
	bra.uni 	LBB50_2;
LBB50_1:
	mul.lo.s32 	%r18, %r2, 25088;
	add.s32 	%r19, %r5, %r18;
	mul.wide.u32 	%rd13, %r19, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r20, %rd14;
	and.b32  	%r21, %r20, 31;
	mul.wide.u32 	%rd15, %r19, 4;
	add.s64 	%rd16, %rd1, %rd15;
	ld.global.nc.f32 	%f19, [%rd16];
	mul.wide.u32 	%rd17, %r21, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f20, [%rd18];
	mul.rn.f32 	%f21, %f20, 0f38272F05;
	sub.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f24, %f23, 0f00000000;
	or.b32  	%r22, %r5, 1;
	add.s32 	%r23, %r22, %r18;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	cvt.u64.u32 	%rd21, %r18;
	cvt.u64.u32 	%rd22, %r5;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd1, %rd24;
	ld.global.nc.f32 	%f25, [%rd25+4];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f26, [%rd27];
	mul.rn.f32 	%f27, %f26, 0f38272F05;
	sub.rn.f32 	%f28, %f25, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f24, %f29;
	or.b32  	%r26, %r5, 1024;
	add.s32 	%r27, %r26, %r18;
	mul.wide.u32 	%rd28, %r27, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r28, %rd29;
	and.b32  	%r29, %r28, 31;
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd25+4096];
	mul.wide.u32 	%rd30, %r29, 4;
	add.s64 	%rd31, %rd2, %rd30;
	ld.global.nc.f32 	%f33, [%rd31];
	mul.rn.f32 	%f34, %f33, 0f38272F05;
	sub.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f37, %f30, %f36;
	or.b32  	%r30, %r5, 1025;
	add.s32 	%r31, %r30, %r18;
	mul.wide.u32 	%rd32, %r31, 1402438301;
	shr.u64 	%rd33, %rd32, 45;
	cvt.u32.u64 	%r32, %rd33;
	and.b32  	%r33, %r32, 31;
	mul.wide.u32 	%rd34, %r33, 4;
	add.s64 	%rd35, %rd2, %rd34;
	ld.global.nc.f32 	%f38, [%rd35];
	mul.rn.f32 	%f39, %f38, 0f38272F05;
	sub.rn.f32 	%f40, %f32, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f42, %f37, %f41;
	or.b32  	%r34, %r5, 2048;
	add.s32 	%r35, %r34, %r18;
	mul.wide.u32 	%rd36, %r35, 1402438301;
	shr.u64 	%rd37, %rd36, 45;
	cvt.u32.u64 	%r36, %rd37;
	and.b32  	%r37, %r36, 31;
	ld.global.nc.v2.f32 	{%f43, %f44}, [%rd25+8192];
	mul.wide.u32 	%rd38, %r37, 4;
	add.s64 	%rd39, %rd2, %rd38;
	ld.global.nc.f32 	%f45, [%rd39];
	mul.rn.f32 	%f46, %f45, 0f38272F05;
	sub.rn.f32 	%f47, %f43, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f49, %f42, %f48;
	or.b32  	%r38, %r5, 2049;
	add.s32 	%r39, %r38, %r18;
	mul.wide.u32 	%rd40, %r39, 1402438301;
	shr.u64 	%rd41, %rd40, 45;
	cvt.u32.u64 	%r40, %rd41;
	and.b32  	%r41, %r40, 31;
	mul.wide.u32 	%rd42, %r41, 4;
	add.s64 	%rd43, %rd2, %rd42;
	ld.global.nc.f32 	%f50, [%rd43];
	mul.rn.f32 	%f51, %f50, 0f38272F05;
	sub.rn.f32 	%f52, %f44, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f54, %f49, %f53;
	or.b32  	%r42, %r5, 3072;
	add.s32 	%r43, %r42, %r18;
	mul.wide.u32 	%rd44, %r43, 1402438301;
	shr.u64 	%rd45, %rd44, 45;
	cvt.u32.u64 	%r44, %rd45;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd25+12288];
	mul.wide.u32 	%rd46, %r45, 4;
	add.s64 	%rd47, %rd2, %rd46;
	ld.global.nc.f32 	%f57, [%rd47];
	mul.rn.f32 	%f58, %f57, 0f38272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f54, %f60;
	or.b32  	%r46, %r5, 3073;
	add.s32 	%r47, %r46, %r18;
	mul.wide.u32 	%rd48, %r47, 1402438301;
	shr.u64 	%rd49, %rd48, 45;
	cvt.u32.u64 	%r48, %rd49;
	and.b32  	%r49, %r48, 31;
	mul.wide.u32 	%rd50, %r49, 4;
	add.s64 	%rd51, %rd2, %rd50;
	ld.global.nc.f32 	%f62, [%rd51];
	mul.rn.f32 	%f63, %f62, 0f38272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f130, %f61, %f65;
LBB50_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f107, %f130, 16, 31, -1;
	add.rn.f32 	%f108, %f130, %f107;
	shfl.sync.down.b32	%f109, %f108, 8, 31, -1;
	add.rn.f32 	%f110, %f108, %f109;
	shfl.sync.down.b32	%f111, %f110, 4, 31, -1;
	add.rn.f32 	%f112, %f110, %f111;
	shfl.sync.down.b32	%f113, %f112, 2, 31, -1;
	add.rn.f32 	%f114, %f112, %f113;
	shfl.sync.down.b32	%f115, %f114, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd123, shared_cache_029;
	@%p10 bra 	LBB50_21;
	bra.uni 	LBB50_3;
LBB50_21:
	mul.wide.u32 	%rd122, %r7, 4;
	add.s64 	%rd6, %rd123, %rd122;
	add.rn.f32 	%f2, %f114, %f115;
	st.shared.f32 	[%rd6], %f2;
LBB50_3:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB50_22;
	bra.uni 	LBB50_4;
LBB50_22:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd124, %r6, 4;
	add.s64 	%rd7, %rd123, %rd124;
	cvta.shared.u64 	%rd126, %rd7;
	mov.u32 	%r95, 0;
	st.local.u32 	[%rd3], %r95;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd128, %rd126, %rd10, %p12;
	ld.f32 	%f116, [%rd128];
	shfl.sync.down.b32	%f117, %f116, 16, 31, -1;
	add.rn.f32 	%f118, %f116, %f117;
	shfl.sync.down.b32	%f119, %f118, 8, 31, -1;
	add.rn.f32 	%f120, %f118, %f119;
	shfl.sync.down.b32	%f121, %f120, 4, 31, -1;
	add.rn.f32 	%f122, %f120, %f121;
	shfl.sync.down.b32	%f123, %f122, 2, 31, -1;
	add.rn.f32 	%f124, %f122, %f123;
	shfl.sync.down.b32	%f125, %f124, 1, 31, -1;
	add.rn.f32 	%f126, %f124, %f125;
	st.f32 	[%rd128], %f126;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB50_4;
	add.s64 	%rd4, %rd1, 6422528;
	mul.wide.u32 	%rd121, %r2, 4;
	add.s64 	%rd5, %rd4, %rd121;
	ld.shared.f32 	%f127, [%rd7];
	atom.global.add.f32 	%f128, [%rd5], %f127;
LBB50_4:
	ret;

}
	// .globl	fusion_354
.visible .entry fusion_354(
	.param .u64 fusion_354_param_0,
	.param .u64 fusion_354_param_1,
	.param .u64 fusion_354_param_2,
	.param .u64 fusion_354_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_354_param_0];
	ld.param.u64 	%rd2, [fusion_354_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_354_param_1];
	ld.param.u64 	%rd5, [fusion_354_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 45;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+6422528];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+3211264], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_353
.visible .entry fusion_353(
	.param .u64 fusion_353_param_0,
	.param .u64 fusion_353_param_1,
	.param .u64 fusion_353_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_353_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 256;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+8192];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+16384];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+24576];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+32768];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+40960];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+49152];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+57344];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_030;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB52_2;
	bra.uni 	LBB52_1;
LBB52_2:
	ld.param.u64 	%rd3, [fusion_353_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB52_1:
	ret;

}
	// .globl	fusion_421
.visible .entry fusion_421(
	.param .u64 fusion_421_param_0,
	.param .u64 fusion_421_param_1,
	.param .u64 fusion_421_param_2
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot53[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot53;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_421_param_0];
	ld.param.u64 	%rd7, [fusion_421_param_1];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd11, %r2, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd13, %r3, 256;
	add.s64 	%rd14, %rd9, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd8, %rd11;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+256];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+16384];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+16640];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+32768];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+33024];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+49152];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+49408];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB53_3;
	bra.uni 	LBB53_1;
LBB53_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_031], %f1;
LBB53_1:
	bar.sync 	0;
	mul.wide.u32 	%rd17, %r1, 4;
	mov.u64 	%rd18, shared_cache_031;
	add.s64 	%rd3, %rd18, %rd17;
	cvta.shared.u64 	%rd19, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd21, %rd19, %rd10, %p1;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	@%p1 bra 	LBB53_4;
	bra.uni 	LBB53_2;
LBB53_4:
	ld.param.u64 	%rd5, [fusion_421_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd2, %rd12, 6422528;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB53_2:
	ret;

}
	// .globl	fusion_350
.visible .entry fusion_350(
	.param .u64 fusion_350_param_0,
	.param .u64 fusion_350_param_1,
	.param .u64 fusion_350_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_350_param_0];
	ld.param.u64 	%rd2, [fusion_350_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_350_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+6422528];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 256;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 256;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 256;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 256;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+7225344], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_349
.visible .entry fusion_349(
	.param .u64 fusion_349_param_0,
	.param .u64 fusion_349_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot55[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot55;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_349_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 6422528;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB55_1;
	bra.uni 	LBB55_9;
LBB55_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB55_2;
LBB55_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB55_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB55_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB55_11;
	bra.uni 	LBB55_7;
LBB55_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB55_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB55_12;
	bra.uni 	LBB55_8;
LBB55_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB55_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB55_2;
	bra.uni 	LBB55_3;
LBB55_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB55_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_032;
	@%p6 bra 	LBB55_13;
	bra.uni 	LBB55_4;
LBB55_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB55_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB55_14;
	bra.uni 	LBB55_5;
LBB55_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB55_5;
	ld.param.u64 	%rd7, [fusion_349_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB55_5:
	ret;

}
	// .globl	fusion_347
.visible .entry fusion_347(
	.param .u64 fusion_347_param_0,
	.param .u64 fusion_347_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot56[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<75>;

	mov.u64 	%SPL, __local_depot56;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_347_param_0];
	ld.param.u64 	%rd9, [fusion_347_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 6422528;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd13, %r12, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r13, %rd14;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd15, %r12, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f12, [%rd16];
	mul.wide.u32 	%rd17, %r14, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f13, [%rd18];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd19, %r16, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r17, %rd20;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd21, %r6;
	cvt.u64.u32 	%rd22, %r5;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f19, [%rd26];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd27, %r20, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r21, %rd28;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd29, %r22, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f26, [%rd30];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd31, %r24, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r25, %rd32;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd33, %r26, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f31, [%rd34];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB56_1;
	bra.uni 	LBB56_9;
LBB56_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd51, %r48, 1402438301;
	shr.u64 	%rd52, %rd51, 43;
	cvt.u32.u64 	%r49, %rd52;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd53, %r50, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.global.nc.f32 	%f57, [%rd54];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd55, %r52, 1402438301;
	shr.u64 	%rd56, %rd55, 43;
	cvt.u32.u64 	%r53, %rd56;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd57, %r54, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f62, [%rd58];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd59, %r56, 1402438301;
	shr.u64 	%rd60, %rd59, 43;
	cvt.u32.u64 	%r57, %rd60;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd61, %r58, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f69, [%rd62];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd63, %r60, 1402438301;
	shr.u64 	%rd64, %rd63, 43;
	cvt.u32.u64 	%r61, %rd64;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd65, %r62, 4;
	add.s64 	%rd66, %rd1, %rd65;
	ld.global.nc.f32 	%f74, [%rd66];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB56_2;
LBB56_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB56_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd35, %r29, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r30, %rd36;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd37, %r31, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f36, [%rd38];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB56_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB56_11;
	bra.uni 	LBB56_6;
LBB56_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd39, %r34, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r35, %rd40;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd41, %r36, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f41, [%rd42];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB56_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB56_12;
	bra.uni 	LBB56_7;
LBB56_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd43, %r39, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r40, %rd44;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd45, %r41, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f46, [%rd46];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB56_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB56_8;
	bra.uni 	LBB56_2;
LBB56_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd47, %r44, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r45, %rd48;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd49, %r46, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f51, [%rd50];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB56_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd69, shared_cache_033;
	@%p6 bra 	LBB56_13;
	bra.uni 	LBB56_3;
LBB56_13:
	mul.wide.u32 	%rd68, %r8, 4;
	add.s64 	%rd6, %rd69, %rd68;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB56_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB56_14;
	bra.uni 	LBB56_4;
LBB56_14:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd70, %r7, 4;
	add.s64 	%rd7, %rd69, %rd70;
	cvta.shared.u64 	%rd72, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd2], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd74, %rd72, %rd11, %p8;
	ld.f32 	%f87, [%rd74];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd74], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB56_4;
	add.s64 	%rd3, %rd10, 4072448;
	mul.wide.u32 	%rd67, %r2, 4;
	add.s64 	%rd5, %rd3, %rd67;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB56_4:
	ret;

}
	// .globl	fusion_346
.visible .entry fusion_346(
	.param .u64 fusion_346_param_0,
	.param .u64 fusion_346_param_1,
	.param .u64 fusion_346_param_2,
	.param .u64 fusion_346_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<14>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<77>;

	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	shl.b32 	%r17, %r15, 10;
	shl.b32 	%r18, %r16, 2;
	or.b32  	%r1, %r18, %r17;
	setp.lt.u32 	%p1, %r1, 215296;
	@%p1 bra 	LBB57_2;
	bra.uni 	LBB57_1;
LBB57_2:
	ld.param.u64 	%rd8, [fusion_346_param_0];
	ld.param.u64 	%rd9, [fusion_346_param_3];
	cvta.to.global.u64 	%rd10, %rd9;
	ld.param.u64 	%rd11, [fusion_346_param_1];
	ld.param.u64 	%rd12, [fusion_346_param_2];
	cvta.to.global.u64 	%rd1, %rd12;
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd8;
	add.s64 	%rd4, %rd10, 3211264;
	add.s64 	%rd5, %rd10, 4072448;
	add.s64 	%rd6, %rd10, 6422528;
	shr.u32 	%r19, %r1, 2;
	mul.wide.u32 	%rd13, %r19, 1307386003;
	shr.u64 	%rd14, %rd13, 40;
	cvt.u32.u64 	%r2, %rd14;
	or.b32  	%r20, %r1, 1;
	mul.wide.u32 	%rd15, %r20, -1925330167;
	shr.u64 	%rd16, %rd15, 37;
	cvt.u32.u64 	%r21, %rd16;
	mul.lo.s32 	%r22, %r21, 58;
	sub.s32 	%r3, %r20, %r22;
	or.b32  	%r23, %r1, 2;
	mul.wide.u32 	%rd17, %r23, -1925330167;
	shr.u64 	%rd18, %rd17, 37;
	cvt.u32.u64 	%r25, %rd18;
	mul.lo.s32 	%r26, %r25, 58;
	mul.wide.u32 	%rd19, %r25, -1925330167;
	shr.u64 	%rd20, %rd19, 37;
	cvt.u32.u64 	%r27, %rd20;
	mul.lo.s32 	%r28, %r27, 58;
	or.b32  	%r29, %r1, 3;
	mul.wide.u32 	%rd21, %r29, -1925330167;
	shr.u64 	%rd22, %rd21, 37;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r31, -1925330167;
	shr.u64 	%rd24, %rd23, 37;
	cvt.u32.u64 	%r33, %rd24;
	mul.wide.u32 	%rd25, %r1, -1925330167;
	shr.u64 	%rd26, %rd25, 37;
	cvt.u32.u64 	%r36, %rd26;
	cvt.u16.u64 	%rs1, %rd26;
	mul.wide.u16 	%r37, %rs1, 18079;
	shr.u32 	%r38, %r37, 20;
	cvt.u16.u32 	%rs2, %r38;
	mul.lo.s16 	%rs3, %rs2, 58;
	sub.s16 	%rs4, %rs1, %rs3;
	cvt.u32.u16 	%r39, %rs4;
	mul.lo.s32 	%r40, %r36, 58;
	add.s32 	%r8, %r39, -1;
	setp.lt.u32 	%p2, %r8, 56;
	not.b32 	%r41, %r40;
	add.s32 	%r9, %r41, %r1;
	setp.lt.u32 	%p3, %r9, 56;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f72, 0f00000000;
	bfe.u32 	%r54, %r2, 1, 5;
	and.b32  	%r55, %r2, 63;
	mul.wide.u32 	%rd76, %r8, 224;
	mov.f32 	%f69, %f72;
	@%p4 bra 	LBB57_7;
	bra.uni 	LBB57_3;
LBB57_7:
	mul.wide.u32 	%rd27, %r55, 12544;
	add.s64 	%rd28, %rd6, %rd27;
	add.s64 	%rd30, %rd28, %rd76;
	mul.wide.u32 	%rd31, %r9, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.nc.f32 	%f10, [%rd32];
	mul.wide.u32 	%rd33, %r55, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f11, [%rd34];
	mul.wide.u32 	%rd35, %r54, 4;
	add.s64 	%rd36, %rd5, %rd35;
	ld.global.nc.f32 	%f12, [%rd36];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd37, %rd2, %rd33;
	ld.global.nc.f32 	%f18, [%rd37];
	add.s64 	%rd38, %rd3, %rd35;
	ld.global.nc.f32 	%f19, [%rd38];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB57_3:
	mul.lo.s32 	%r32, %r31, 58;
	mul.lo.s32 	%r34, %r33, 58;
	sub.s32 	%r4, %r23, %r26;
	sub.s32 	%r5, %r25, %r28;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd7, %rd4, %rd39;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r10, %r3, -1;
	setp.lt.u32 	%p6, %r10, 56;
	and.pred  	%p7, %p6, %p2;
	mov.f32 	%f70, %f72;
	@%p7 bra 	LBB57_8;
	bra.uni 	LBB57_4;
LBB57_8:
	mul.wide.u32 	%rd40, %r55, 12544;
	add.s64 	%rd41, %rd6, %rd40;
	add.s64 	%rd43, %rd41, %rd76;
	mul.wide.u32 	%rd44, %r10, 4;
	add.s64 	%rd45, %rd43, %rd44;
	ld.global.nc.f32 	%f25, [%rd45];
	mul.wide.u32 	%rd46, %r55, 4;
	add.s64 	%rd47, %rd1, %rd46;
	ld.global.nc.f32 	%f26, [%rd47];
	mul.wide.u32 	%rd48, %r54, 4;
	add.s64 	%rd49, %rd5, %rd48;
	ld.global.nc.f32 	%f27, [%rd49];
	mul.rn.f32 	%f28, %f27, 0f39272F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd50, %rd2, %rd46;
	ld.global.nc.f32 	%f33, [%rd50];
	add.s64 	%rd51, %rd3, %rd48;
	ld.global.nc.f32 	%f34, [%rd51];
	mul.rn.f32 	%f35, %f34, 0f39272F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB57_4:
	sub.s32 	%r6, %r29, %r32;
	sub.s32 	%r7, %r31, %r34;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r11, %r5, -1;
	setp.lt.u32 	%p8, %r11, 56;
	add.s32 	%r12, %r4, -1;
	setp.lt.u32 	%p9, %r12, 56;
	and.pred  	%p10, %p9, %p8;
	mov.f32 	%f71, %f72;
	@%p10 bra 	LBB57_9;
	bra.uni 	LBB57_5;
LBB57_9:
	mul.wide.u32 	%rd52, %r55, 12544;
	add.s64 	%rd53, %rd6, %rd52;
	mul.wide.u32 	%rd54, %r11, 224;
	add.s64 	%rd55, %rd53, %rd54;
	mul.wide.u32 	%rd56, %r12, 4;
	add.s64 	%rd57, %rd55, %rd56;
	ld.global.nc.f32 	%f40, [%rd57];
	mul.wide.u32 	%rd58, %r55, 4;
	add.s64 	%rd59, %rd1, %rd58;
	ld.global.nc.f32 	%f41, [%rd59];
	mul.wide.u32 	%rd60, %r54, 4;
	add.s64 	%rd61, %rd5, %rd60;
	ld.global.nc.f32 	%f42, [%rd61];
	mul.rn.f32 	%f43, %f42, 0f39272F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd62, %rd2, %rd58;
	ld.global.nc.f32 	%f48, [%rd62];
	add.s64 	%rd63, %rd3, %rd60;
	ld.global.nc.f32 	%f49, [%rd63];
	mul.rn.f32 	%f50, %f49, 0f39272F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB57_5:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r13, %r7, -1;
	setp.lt.u32 	%p11, %r13, 56;
	add.s32 	%r14, %r6, -1;
	setp.lt.u32 	%p12, %r14, 56;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	LBB57_10;
	bra.uni 	LBB57_6;
LBB57_10:
	mul.wide.u32 	%rd64, %r55, 12544;
	add.s64 	%rd65, %rd6, %rd64;
	mul.wide.u32 	%rd66, %r13, 224;
	add.s64 	%rd67, %rd65, %rd66;
	mul.wide.u32 	%rd68, %r14, 4;
	add.s64 	%rd69, %rd67, %rd68;
	ld.global.nc.f32 	%f55, [%rd69];
	mul.wide.u32 	%rd70, %r55, 4;
	add.s64 	%rd71, %rd1, %rd70;
	ld.global.nc.f32 	%f56, [%rd71];
	mul.wide.u32 	%rd72, %r54, 4;
	add.s64 	%rd73, %rd5, %rd72;
	ld.global.nc.f32 	%f57, [%rd73];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd74, %rd2, %rd70;
	ld.global.nc.f32 	%f63, [%rd74];
	add.s64 	%rd75, %rd3, %rd72;
	ld.global.nc.f32 	%f64, [%rd75];
	mul.rn.f32 	%f65, %f64, 0f39272F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB57_6:
	st.global.f32 	[%rd7+12], %f72;
LBB57_1:
	ret;

}
	// .globl	fusion_345
.visible .entry fusion_345(
	.param .u64 fusion_345_param_0,
	.param .u64 fusion_345_param_1,
	.param .u64 fusion_345_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_345_param_0];
	ld.param.u64 	%rd6, [fusion_345_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB58_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 32;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 1;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 49152;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 16384;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 256;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 32;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 1;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 49152;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 16384;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 256;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 32;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 1;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 49152;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 16384;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 256;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 20;
	@%p1 bra 	LBB58_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_034;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB58_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB58_4:
	ret;

}
	// .globl	fusion_344
.visible .entry fusion_344(
	.param .u64 fusion_344_param_0,
	.param .u64 fusion_344_param_1,
	.param .u64 fusion_344_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_344_param_0];
	ld.param.u64 	%rd2, [fusion_344_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_344_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 39;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 63;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 63;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 63;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 63;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 49152;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 16384;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 256;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f3AE38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 49152;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 16384;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 256;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 49152;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 16384;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 256;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 49152;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 16384;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 256;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+5286144], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_343
.visible .entry fusion_343(
	.param .u64 fusion_343_param_0,
	.param .u64 fusion_343_param_1
)
.reqntid 96, 1, 1
{
	.local .align 4 .b8 	__local_depot60[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot60;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_343_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 5286144;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 576;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+768];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+1536];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f20, %f19, 16, 31, -1;
	add.rn.f32 	%f21, %f20, %f19;
	shfl.sync.down.b32	%f22, %f21, 8, 31, -1;
	add.rn.f32 	%f23, %f22, %f21;
	shfl.sync.down.b32	%f24, %f23, 4, 31, -1;
	add.rn.f32 	%f25, %f24, %f23;
	shfl.sync.down.b32	%f26, %f25, 2, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_035;
	@%p1 bra 	LBB60_3;
	bra.uni 	LBB60_1;
LBB60_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f28, %f27;
	st.shared.f32 	[%rd3], %f1;
LBB60_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB60_4;
	bra.uni 	LBB60_2;
LBB60_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 3;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f29, [%rd25];
	shfl.sync.down.b32	%f30, %f29, 16, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 8, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 4, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 2, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 1, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	st.f32 	[%rd25], %f39;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB60_2;
	ld.param.u64 	%rd5, [fusion_343_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f40, [%rd4];
	atom.global.add.f32 	%f41, [%rd2], %f40;
LBB60_2:
	ret;

}
	// .globl	fusion_342
.visible .entry fusion_342(
	.param .u64 fusion_342_param_0,
	.param .u64 fusion_342_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_342_param_0];
	ld.param.u64 	%rd2, [fusion_342_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 39;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3AE38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+5286144];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+5286144], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_341
.visible .entry fusion_341(
	.param .u64 fusion_341_param_0,
	.param .u64 fusion_341_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot62[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot62;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_341_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 4072448;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB62_1;
	bra.uni 	LBB62_9;
LBB62_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB62_2;
LBB62_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB62_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB62_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB62_11;
	bra.uni 	LBB62_7;
LBB62_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB62_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB62_12;
	bra.uni 	LBB62_8;
LBB62_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB62_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB62_2;
	bra.uni 	LBB62_3;
LBB62_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB62_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_036;
	@%p6 bra 	LBB62_13;
	bra.uni 	LBB62_4;
LBB62_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB62_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB62_14;
	bra.uni 	LBB62_5;
LBB62_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB62_5;
	ld.param.u64 	%rd7, [fusion_341_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB62_5:
	ret;

}
	// .globl	fusion_339
.visible .entry fusion_339(
	.param .u64 fusion_339_param_0,
	.param .u64 fusion_339_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot63[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<75>;

	mov.u64 	%SPL, __local_depot63;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_339_param_0];
	ld.param.u64 	%rd9, [fusion_339_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 4072448;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd13, %r12, 1402438301;
	shr.u64 	%rd14, %rd13, 43;
	cvt.u32.u64 	%r13, %rd14;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd15, %r12, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f12, [%rd16];
	mul.wide.u32 	%rd17, %r14, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f13, [%rd18];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd19, %r16, 1402438301;
	shr.u64 	%rd20, %rd19, 43;
	cvt.u32.u64 	%r17, %rd20;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd21, %r6;
	cvt.u64.u32 	%rd22, %r5;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f19, [%rd26];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd27, %r20, 1402438301;
	shr.u64 	%rd28, %rd27, 43;
	cvt.u32.u64 	%r21, %rd28;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd29, %r22, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f26, [%rd30];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd31, %r24, 1402438301;
	shr.u64 	%rd32, %rd31, 43;
	cvt.u32.u64 	%r25, %rd32;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd33, %r26, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f31, [%rd34];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB63_1;
	bra.uni 	LBB63_9;
LBB63_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd51, %r48, 1402438301;
	shr.u64 	%rd52, %rd51, 43;
	cvt.u32.u64 	%r49, %rd52;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd53, %r50, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.global.nc.f32 	%f57, [%rd54];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd55, %r52, 1402438301;
	shr.u64 	%rd56, %rd55, 43;
	cvt.u32.u64 	%r53, %rd56;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd57, %r54, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f62, [%rd58];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd59, %r56, 1402438301;
	shr.u64 	%rd60, %rd59, 43;
	cvt.u32.u64 	%r57, %rd60;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd61, %r58, 4;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f69, [%rd62];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd63, %r60, 1402438301;
	shr.u64 	%rd64, %rd63, 43;
	cvt.u32.u64 	%r61, %rd64;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd65, %r62, 4;
	add.s64 	%rd66, %rd1, %rd65;
	ld.global.nc.f32 	%f74, [%rd66];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB63_2;
LBB63_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB63_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd35, %r29, 1402438301;
	shr.u64 	%rd36, %rd35, 43;
	cvt.u32.u64 	%r30, %rd36;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd37, %r31, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f36, [%rd38];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB63_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB63_11;
	bra.uni 	LBB63_6;
LBB63_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd39, %r34, 1402438301;
	shr.u64 	%rd40, %rd39, 43;
	cvt.u32.u64 	%r35, %rd40;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd41, %r36, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f41, [%rd42];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB63_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB63_12;
	bra.uni 	LBB63_7;
LBB63_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd43, %r39, 1402438301;
	shr.u64 	%rd44, %rd43, 43;
	cvt.u32.u64 	%r40, %rd44;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd45, %r41, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f46, [%rd46];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB63_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB63_8;
	bra.uni 	LBB63_2;
LBB63_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd47, %r44, 1402438301;
	shr.u64 	%rd48, %rd47, 43;
	cvt.u32.u64 	%r45, %rd48;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd49, %r46, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f51, [%rd50];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB63_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd69, shared_cache_037;
	@%p6 bra 	LBB63_13;
	bra.uni 	LBB63_3;
LBB63_13:
	mul.wide.u32 	%rd68, %r8, 4;
	add.s64 	%rd6, %rd69, %rd68;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB63_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB63_14;
	bra.uni 	LBB63_4;
LBB63_14:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd70, %r7, 4;
	add.s64 	%rd7, %rd69, %rd70;
	cvta.shared.u64 	%rd72, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd2], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd74, %rd72, %rd11, %p8;
	ld.f32 	%f87, [%rd74];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd74], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB63_4;
	add.s64 	%rd3, %rd10, 3211264;
	mul.wide.u32 	%rd67, %r2, 4;
	add.s64 	%rd5, %rd3, %rd67;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB63_4:
	ret;

}
	// .globl	fusion_338
.visible .entry fusion_338(
	.param .u64 fusion_338_param_0,
	.param .u64 fusion_338_param_1,
	.param .u64 fusion_338_param_2,
	.param .u64 fusion_338_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_338_param_0];
	ld.param.u64 	%rd2, [fusion_338_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_338_param_1];
	ld.param.u64 	%rd5, [fusion_338_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 63;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+4072448];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+3211264];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+6422528], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_337
.visible .entry fusion_337(
	.param .u64 fusion_337_param_0,
	.param .u64 fusion_337_param_1,
	.param .u64 fusion_337_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_337_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_038;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f5;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f6, [%rd18];
	shfl.sync.down.b32	%f7, %f6, 16, 31, -1;
	add.rn.f32 	%f8, %f6, %f7;
	shfl.sync.down.b32	%f9, %f8, 8, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 4, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 2, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 1, 31, -1;
	add.rn.f32 	%f1, %f14, %f15;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB65_2;
	bra.uni 	LBB65_1;
LBB65_2:
	ld.param.u64 	%rd3, [fusion_337_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f16, [%rd1], %f1;
LBB65_1:
	ret;

}
	// .globl	fusion_422
.visible .entry fusion_422(
	.param .u64 fusion_422_param_0,
	.param .u64 fusion_422_param_1,
	.param .u64 fusion_422_param_2
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot66[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<34>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot66;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_422_param_0];
	ld.param.u64 	%rd7, [fusion_422_param_1];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd11, %r2, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd13, %r3, 1024;
	add.s64 	%rd14, %rd9, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd8, %rd11;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3C800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	shfl.sync.down.b32	%f12, %f11, 16, 31, -1;
	add.rn.f32 	%f13, %f12, %f11;
	shfl.sync.down.b32	%f14, %f13, 8, 31, -1;
	add.rn.f32 	%f15, %f14, %f13;
	shfl.sync.down.b32	%f16, %f15, 4, 31, -1;
	add.rn.f32 	%f17, %f16, %f15;
	shfl.sync.down.b32	%f18, %f17, 2, 31, -1;
	add.rn.f32 	%f19, %f18, %f17;
	shfl.sync.down.b32	%f20, %f19, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB66_3;
	bra.uni 	LBB66_1;
LBB66_3:
	add.rn.f32 	%f1, %f20, %f19;
	st.shared.f32 	[shared_cache_039], %f1;
LBB66_1:
	bar.sync 	0;
	mul.wide.u32 	%rd17, %r1, 4;
	mov.u64 	%rd18, shared_cache_039;
	add.s64 	%rd3, %rd18, %rd17;
	cvta.shared.u64 	%rd19, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd21, %rd19, %rd10, %p1;
	ld.f32 	%f21, [%rd21];
	shfl.sync.down.b32	%f22, %f21, 16, 31, -1;
	add.rn.f32 	%f23, %f21, %f22;
	shfl.sync.down.b32	%f24, %f23, 8, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 4, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 2, 31, -1;
	add.rn.f32 	%f29, %f27, %f28;
	shfl.sync.down.b32	%f30, %f29, 1, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	st.f32 	[%rd21], %f31;
	@%p1 bra 	LBB66_4;
	bra.uni 	LBB66_2;
LBB66_4:
	ld.param.u64 	%rd5, [fusion_422_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd2, %rd12, 3211264;
	ld.shared.f32 	%f32, [%rd3];
	atom.global.add.f32 	%f33, [%rd2], %f32;
LBB66_2:
	ret;

}
	// .globl	fusion_334
.visible .entry fusion_334(
	.param .u64 fusion_334_param_0,
	.param .u64 fusion_334_param_1,
	.param .u64 fusion_334_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_334_param_0];
	ld.param.u64 	%rd2, [fusion_334_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_334_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 6;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 63;
	and.b32  	%r11, %r8, 62;
	and.b32  	%r12, %r7, 61;
	and.b32  	%r13, %r4, 60;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+3211264];
	mul.rn.f32 	%f2, %f1, 0f3C800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3C800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 1024;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+7225344], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_333
.visible .entry fusion_333(
	.param .u64 fusion_333_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	ld.param.u64 	%rd1, [fusion_333_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r5, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+3211264];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+6520512], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_332
.visible .entry fusion_332(
	.param .u64 fusion_332_param_0,
	.param .u64 fusion_332_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot69[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<40>;

	mov.u64 	%SPL, __local_depot69;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd13, [fusion_332_param_1];
	cvta.to.global.u64 	%rd14, %rd13;
	add.s64 	%rd3, %rd14, 6520512;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r12, %ctaid.x;
	mul.wide.u32 	%rd16, %r12, 613566757;
	shr.u64 	%rd17, %rd16, 32;
	cvt.u32.u64 	%r14, %rd17;
	sub.s32 	%r15, %r12, %r14;
	shr.u32 	%r16, %r15, 1;
	add.s32 	%r17, %r16, %r14;
	shr.u32 	%r18, %r17, 2;
	mul.lo.s32 	%r19, %r18, 7;
	sub.s32 	%r20, %r12, %r19;
	bfe.u32 	%r2, %r17, 2, 5;
	setp.eq.s32 	%p1, %r20, 6;
	shl.b32 	%r21, %r20, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r21, %r4;
	@%p1 bra 	LBB69_6;
	bra.uni 	LBB69_1;
LBB69_6:
	selp.b32 	%r3, 512, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mul.lo.s32 	%r10, %r2, 25088;
	mov.f32 	%f66, 0f00000000;
	@%p2 bra 	LBB69_15;
	bra.uni 	LBB69_7;
LBB69_15:
	add.s32 	%r25, %r5, %r10;
	mul.wide.u32 	%rd25, %r25, 4;
	add.s64 	%rd8, %rd3, %rd25;
	ld.global.nc.f32 	%f34, [%rd8];
	add.rn.f32 	%f66, %f34, 0f00000000;
LBB69_7:
	or.b32  	%r26, %r4, 1;
	setp.lt.u32 	%p3, %r26, %r3;
	cvt.u64.u32 	%rd26, %r10;
	cvt.u64.u32 	%rd27, %r5;
	add.s64 	%rd28, %rd27, %rd26;
	shl.b64 	%rd29, %rd28, 2;
	add.s64 	%rd9, %rd3, %rd29;
	@%p3 bra 	LBB69_16;
	bra.uni 	LBB69_8;
LBB69_16:
	ld.global.nc.f32 	%f35, [%rd9+4];
	add.rn.f32 	%f66, %f66, %f35;
LBB69_8:
	or.b32  	%r27, %r4, 1024;
	setp.lt.u32 	%p4, %r27, %r3;
	@%p4 bra 	LBB69_17;
	bra.uni 	LBB69_9;
LBB69_17:
	ld.global.nc.f32 	%f36, [%rd9+4096];
	add.rn.f32 	%f66, %f66, %f36;
LBB69_9:
	or.b32  	%r28, %r4, 1025;
	setp.lt.u32 	%p5, %r28, %r3;
	@%p5 bra 	LBB69_18;
	bra.uni 	LBB69_10;
LBB69_18:
	ld.global.nc.f32 	%f37, [%rd9+4100];
	add.rn.f32 	%f66, %f66, %f37;
LBB69_10:
	or.b32  	%r29, %r4, 2048;
	setp.lt.u32 	%p6, %r29, %r3;
	@%p6 bra 	LBB69_19;
	bra.uni 	LBB69_11;
LBB69_19:
	ld.global.nc.f32 	%f38, [%rd9+8192];
	add.rn.f32 	%f66, %f66, %f38;
LBB69_11:
	or.b32  	%r30, %r4, 2049;
	setp.lt.u32 	%p7, %r30, %r3;
	@%p7 bra 	LBB69_20;
	bra.uni 	LBB69_12;
LBB69_20:
	ld.global.nc.f32 	%f39, [%rd9+8196];
	add.rn.f32 	%f66, %f66, %f39;
LBB69_12:
	or.b32  	%r31, %r4, 3072;
	setp.lt.u32 	%p8, %r31, %r3;
	@%p8 bra 	LBB69_21;
	bra.uni 	LBB69_13;
LBB69_21:
	ld.global.nc.f32 	%f40, [%rd9+12288];
	add.rn.f32 	%f66, %f66, %f40;
LBB69_13:
	or.b32  	%r32, %r4, 3073;
	setp.lt.u32 	%p9, %r32, %r3;
	@%p9 bra 	LBB69_14;
	bra.uni 	LBB69_3;
LBB69_14:
	or.b32  	%r33, %r5, 3073;
	add.s32 	%r35, %r33, %r10;
	bra.uni 	LBB69_2;
LBB69_1:
	mul.lo.s32 	%r22, %r2, 25088;
	add.s32 	%r23, %r5, %r22;
	mul.wide.u32 	%rd18, %r23, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f20, [%rd19];
	add.rn.f32 	%f21, %f20, 0f00000000;
	cvt.u64.u32 	%rd20, %r22;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd3, %rd23;
	ld.global.nc.f32 	%f22, [%rd24+4];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd24+4096];
	add.rn.f32 	%f26, %f23, %f24;
	add.rn.f32 	%f27, %f26, %f25;
	ld.global.nc.v2.f32 	{%f28, %f29}, [%rd24+8192];
	add.rn.f32 	%f30, %f27, %f28;
	add.rn.f32 	%f31, %f30, %f29;
	ld.global.nc.f32 	%f32, [%rd24+12288];
	add.rn.f32 	%f66, %f31, %f32;
	or.b32  	%r24, %r5, 3073;
	add.s32 	%r35, %r24, %r22;
LBB69_2:
	mul.wide.u32 	%rd30, %r35, 4;
	add.s64 	%rd31, %rd3, %rd30;
	ld.global.nc.f32 	%f41, [%rd31];
	add.rn.f32 	%f66, %f66, %f41;
LBB69_3:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f42, %f66, 16, 31, -1;
	add.rn.f32 	%f43, %f66, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p10, %r7, 0;
	mov.u64 	%rd34, shared_cache_040;
	@%p10 bra 	LBB69_22;
	bra.uni 	LBB69_4;
LBB69_22:
	mul.wide.u32 	%rd33, %r8, 4;
	add.s64 	%rd6, %rd34, %rd33;
	add.rn.f32 	%f4, %f49, %f50;
	st.shared.f32 	[%rd6], %f4;
LBB69_4:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r8, 0;
	@%p11 bra 	LBB69_23;
	bra.uni 	LBB69_5;
LBB69_23:
	add.u64 	%rd15, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd35, %r7, 4;
	add.s64 	%rd11, %rd34, %rd35;
	cvta.shared.u64 	%rd37, %rd11;
	mov.u32 	%r34, 0;
	st.local.u32 	[%rd2], %r34;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd39, %rd37, %rd15, %p12;
	ld.f32 	%f51, [%rd39];
	shfl.sync.down.b32	%f52, %f51, 16, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 8, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	shfl.sync.down.b32	%f56, %f55, 4, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 2, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 1, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	st.f32 	[%rd39], %f61;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB69_5;
	ld.param.u64 	%rd12, [fusion_332_param_0];
	cvta.to.global.u64 	%rd1, %rd12;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd5, %rd1, %rd32;
	ld.shared.f32 	%f62, [%rd11];
	atom.global.add.f32 	%f63, [%rd5], %f62;
LBB69_5:
	ret;

}
	// .globl	fusion_330
.visible .entry fusion_330(
	.param .u64 fusion_330_param_0,
	.param .u64 fusion_330_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot70[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<137>;
	.reg .b32 	%r<96>;
	.reg .b64 	%rd<129>;

	mov.u64 	%SPL, __local_depot70;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_330_param_0];
	ld.param.u64 	%rd9, [fusion_330_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 6520512;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mul.wide.u32 	%rd11, %r8, 613566757;
	shr.u64 	%rd12, %rd11, 32;
	cvt.u32.u64 	%r10, %rd12;
	sub.s32 	%r11, %r8, %r10;
	shr.u32 	%r12, %r11, 1;
	add.s32 	%r13, %r12, %r10;
	shr.u32 	%r14, %r13, 2;
	mul.lo.s32 	%r15, %r14, 7;
	sub.s32 	%r16, %r8, %r15;
	bfe.u32 	%r2, %r13, 2, 5;
	setp.eq.s32 	%p1, %r16, 6;
	shl.b32 	%r17, %r16, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r17, %r4;
	@%p1 bra 	LBB70_5;
	bra.uni 	LBB70_1;
LBB70_5:
	selp.b32 	%r3, 512, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mov.f32 	%f130, 0f00000000;
	@%p2 bra 	LBB70_14;
	bra.uni 	LBB70_6;
LBB70_14:
	mad.lo.s32 	%r50, %r2, 25088, %r5;
	mul.wide.u32 	%rd52, %r50, 1402438301;
	shr.u64 	%rd53, %rd52, 45;
	cvt.u32.u64 	%r51, %rd53;
	and.b32  	%r52, %r51, 31;
	mul.wide.u32 	%rd54, %r50, 4;
	add.s64 	%rd55, %rd4, %rd54;
	ld.global.nc.f32 	%f67, [%rd55];
	mul.wide.u32 	%rd56, %r52, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f68, [%rd57];
	mul.rn.f32 	%f69, %f68, 0fB8272F05;
	add.rn.f32 	%f70, %f67, %f69;
	mul.rn.f32 	%f71, %f70, %f70;
	add.rn.f32 	%f130, %f71, 0f00000000;
LBB70_6:
	or.b32  	%r53, %r4, 1;
	setp.lt.u32 	%p3, %r53, %r3;
	@%p3 bra 	LBB70_15;
	bra.uni 	LBB70_7;
LBB70_15:
	or.b32  	%r54, %r5, 1;
	mul.lo.s32 	%r55, %r2, 25088;
	add.s32 	%r56, %r54, %r55;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 45;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	cvt.u64.u32 	%rd60, %r55;
	cvt.u64.u32 	%rd61, %r5;
	add.s64 	%rd62, %rd61, %rd60;
	shl.b64 	%rd63, %rd62, 2;
	add.s64 	%rd64, %rd4, %rd63;
	ld.global.nc.f32 	%f72, [%rd64+4];
	mul.wide.u32 	%rd65, %r58, 4;
	add.s64 	%rd66, %rd2, %rd65;
	ld.global.nc.f32 	%f73, [%rd66];
	mul.rn.f32 	%f74, %f73, 0fB8272F05;
	add.rn.f32 	%f75, %f72, %f74;
	mul.rn.f32 	%f76, %f75, %f75;
	add.rn.f32 	%f130, %f130, %f76;
LBB70_7:
	or.b32  	%r59, %r4, 1024;
	setp.lt.u32 	%p4, %r59, %r3;
	@%p4 bra 	LBB70_16;
	bra.uni 	LBB70_8;
LBB70_16:
	or.b32  	%r60, %r5, 1024;
	mul.lo.s32 	%r61, %r2, 25088;
	add.s32 	%r62, %r60, %r61;
	mul.wide.u32 	%rd67, %r62, 1402438301;
	shr.u64 	%rd68, %rd67, 45;
	cvt.u32.u64 	%r63, %rd68;
	and.b32  	%r64, %r63, 31;
	cvt.u64.u32 	%rd69, %r61;
	cvt.u64.u32 	%rd70, %r5;
	add.s64 	%rd71, %rd70, %rd69;
	shl.b64 	%rd72, %rd71, 2;
	add.s64 	%rd73, %rd4, %rd72;
	ld.global.nc.f32 	%f77, [%rd73+4096];
	mul.wide.u32 	%rd74, %r64, 4;
	add.s64 	%rd75, %rd2, %rd74;
	ld.global.nc.f32 	%f78, [%rd75];
	mul.rn.f32 	%f79, %f78, 0fB8272F05;
	add.rn.f32 	%f80, %f77, %f79;
	mul.rn.f32 	%f81, %f80, %f80;
	add.rn.f32 	%f130, %f130, %f81;
LBB70_8:
	or.b32  	%r65, %r4, 1025;
	setp.lt.u32 	%p5, %r65, %r3;
	@%p5 bra 	LBB70_17;
	bra.uni 	LBB70_9;
LBB70_17:
	or.b32  	%r66, %r5, 1025;
	mul.lo.s32 	%r67, %r2, 25088;
	add.s32 	%r68, %r66, %r67;
	mul.wide.u32 	%rd76, %r68, 1402438301;
	shr.u64 	%rd77, %rd76, 45;
	cvt.u32.u64 	%r69, %rd77;
	and.b32  	%r70, %r69, 31;
	cvt.u64.u32 	%rd78, %r67;
	cvt.u64.u32 	%rd79, %r5;
	add.s64 	%rd80, %rd79, %rd78;
	shl.b64 	%rd81, %rd80, 2;
	add.s64 	%rd82, %rd4, %rd81;
	ld.global.nc.f32 	%f82, [%rd82+4100];
	mul.wide.u32 	%rd83, %r70, 4;
	add.s64 	%rd84, %rd2, %rd83;
	ld.global.nc.f32 	%f83, [%rd84];
	mul.rn.f32 	%f84, %f83, 0fB8272F05;
	add.rn.f32 	%f85, %f82, %f84;
	mul.rn.f32 	%f86, %f85, %f85;
	add.rn.f32 	%f130, %f130, %f86;
LBB70_9:
	or.b32  	%r71, %r4, 2048;
	setp.lt.u32 	%p6, %r71, %r3;
	@%p6 bra 	LBB70_18;
	bra.uni 	LBB70_10;
LBB70_18:
	or.b32  	%r72, %r5, 2048;
	mul.lo.s32 	%r73, %r2, 25088;
	add.s32 	%r74, %r72, %r73;
	mul.wide.u32 	%rd85, %r74, 1402438301;
	shr.u64 	%rd86, %rd85, 45;
	cvt.u32.u64 	%r75, %rd86;
	and.b32  	%r76, %r75, 31;
	cvt.u64.u32 	%rd87, %r73;
	cvt.u64.u32 	%rd88, %r5;
	add.s64 	%rd89, %rd88, %rd87;
	shl.b64 	%rd90, %rd89, 2;
	add.s64 	%rd91, %rd4, %rd90;
	ld.global.nc.f32 	%f87, [%rd91+8192];
	mul.wide.u32 	%rd92, %r76, 4;
	add.s64 	%rd93, %rd2, %rd92;
	ld.global.nc.f32 	%f88, [%rd93];
	mul.rn.f32 	%f89, %f88, 0fB8272F05;
	add.rn.f32 	%f90, %f87, %f89;
	mul.rn.f32 	%f91, %f90, %f90;
	add.rn.f32 	%f130, %f130, %f91;
LBB70_10:
	or.b32  	%r77, %r4, 2049;
	setp.lt.u32 	%p7, %r77, %r3;
	@%p7 bra 	LBB70_19;
	bra.uni 	LBB70_11;
LBB70_19:
	or.b32  	%r78, %r5, 2049;
	mul.lo.s32 	%r79, %r2, 25088;
	add.s32 	%r80, %r78, %r79;
	mul.wide.u32 	%rd94, %r80, 1402438301;
	shr.u64 	%rd95, %rd94, 45;
	cvt.u32.u64 	%r81, %rd95;
	and.b32  	%r82, %r81, 31;
	cvt.u64.u32 	%rd96, %r79;
	cvt.u64.u32 	%rd97, %r5;
	add.s64 	%rd98, %rd97, %rd96;
	shl.b64 	%rd99, %rd98, 2;
	add.s64 	%rd100, %rd4, %rd99;
	ld.global.nc.f32 	%f92, [%rd100+8196];
	mul.wide.u32 	%rd101, %r82, 4;
	add.s64 	%rd102, %rd2, %rd101;
	ld.global.nc.f32 	%f93, [%rd102];
	mul.rn.f32 	%f94, %f93, 0fB8272F05;
	add.rn.f32 	%f95, %f92, %f94;
	mul.rn.f32 	%f96, %f95, %f95;
	add.rn.f32 	%f130, %f130, %f96;
LBB70_11:
	or.b32  	%r83, %r4, 3072;
	setp.lt.u32 	%p8, %r83, %r3;
	@%p8 bra 	LBB70_20;
	bra.uni 	LBB70_12;
LBB70_20:
	or.b32  	%r84, %r5, 3072;
	mul.lo.s32 	%r85, %r2, 25088;
	add.s32 	%r86, %r84, %r85;
	mul.wide.u32 	%rd103, %r86, 1402438301;
	shr.u64 	%rd104, %rd103, 45;
	cvt.u32.u64 	%r87, %rd104;
	and.b32  	%r88, %r87, 31;
	cvt.u64.u32 	%rd105, %r85;
	cvt.u64.u32 	%rd106, %r5;
	add.s64 	%rd107, %rd106, %rd105;
	shl.b64 	%rd108, %rd107, 2;
	add.s64 	%rd109, %rd4, %rd108;
	ld.global.nc.f32 	%f97, [%rd109+12288];
	mul.wide.u32 	%rd110, %r88, 4;
	add.s64 	%rd111, %rd2, %rd110;
	ld.global.nc.f32 	%f98, [%rd111];
	mul.rn.f32 	%f99, %f98, 0fB8272F05;
	add.rn.f32 	%f100, %f97, %f99;
	mul.rn.f32 	%f101, %f100, %f100;
	add.rn.f32 	%f130, %f130, %f101;
LBB70_12:
	or.b32  	%r89, %r4, 3073;
	setp.lt.u32 	%p9, %r89, %r3;
	@%p9 bra 	LBB70_13;
	bra.uni 	LBB70_2;
LBB70_13:
	or.b32  	%r90, %r5, 3073;
	mul.lo.s32 	%r91, %r2, 25088;
	add.s32 	%r92, %r90, %r91;
	mul.wide.u32 	%rd112, %r92, 1402438301;
	shr.u64 	%rd113, %rd112, 45;
	cvt.u32.u64 	%r93, %rd113;
	and.b32  	%r94, %r93, 31;
	cvt.u64.u32 	%rd114, %r91;
	cvt.u64.u32 	%rd115, %r5;
	add.s64 	%rd116, %rd115, %rd114;
	shl.b64 	%rd117, %rd116, 2;
	add.s64 	%rd118, %rd4, %rd117;
	ld.global.nc.f32 	%f102, [%rd118+12292];
	mul.wide.u32 	%rd119, %r94, 4;
	add.s64 	%rd120, %rd2, %rd119;
	ld.global.nc.f32 	%f103, [%rd120];
	mul.rn.f32 	%f104, %f103, 0fB8272F05;
	add.rn.f32 	%f105, %f102, %f104;
	mul.rn.f32 	%f106, %f105, %f105;
	add.rn.f32 	%f130, %f130, %f106;
	bra.uni 	LBB70_2;
LBB70_1:
	mul.lo.s32 	%r18, %r2, 25088;
	add.s32 	%r19, %r5, %r18;
	mul.wide.u32 	%rd13, %r19, 1402438301;
	shr.u64 	%rd14, %rd13, 45;
	cvt.u32.u64 	%r20, %rd14;
	and.b32  	%r21, %r20, 31;
	mul.wide.u32 	%rd15, %r19, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f19, [%rd16];
	mul.wide.u32 	%rd17, %r21, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f20, [%rd18];
	mul.rn.f32 	%f21, %f20, 0f38272F05;
	sub.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f24, %f23, 0f00000000;
	or.b32  	%r22, %r5, 1;
	add.s32 	%r23, %r22, %r18;
	mul.wide.u32 	%rd19, %r23, 1402438301;
	shr.u64 	%rd20, %rd19, 45;
	cvt.u32.u64 	%r24, %rd20;
	and.b32  	%r25, %r24, 31;
	cvt.u64.u32 	%rd21, %r18;
	cvt.u64.u32 	%rd22, %r5;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd4, %rd24;
	ld.global.nc.f32 	%f25, [%rd25+4];
	mul.wide.u32 	%rd26, %r25, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f26, [%rd27];
	mul.rn.f32 	%f27, %f26, 0f38272F05;
	sub.rn.f32 	%f28, %f25, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f24, %f29;
	or.b32  	%r26, %r5, 1024;
	add.s32 	%r27, %r26, %r18;
	mul.wide.u32 	%rd28, %r27, 1402438301;
	shr.u64 	%rd29, %rd28, 45;
	cvt.u32.u64 	%r28, %rd29;
	and.b32  	%r29, %r28, 31;
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd25+4096];
	mul.wide.u32 	%rd30, %r29, 4;
	add.s64 	%rd31, %rd2, %rd30;
	ld.global.nc.f32 	%f33, [%rd31];
	mul.rn.f32 	%f34, %f33, 0f38272F05;
	sub.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f37, %f30, %f36;
	or.b32  	%r30, %r5, 1025;
	add.s32 	%r31, %r30, %r18;
	mul.wide.u32 	%rd32, %r31, 1402438301;
	shr.u64 	%rd33, %rd32, 45;
	cvt.u32.u64 	%r32, %rd33;
	and.b32  	%r33, %r32, 31;
	mul.wide.u32 	%rd34, %r33, 4;
	add.s64 	%rd35, %rd2, %rd34;
	ld.global.nc.f32 	%f38, [%rd35];
	mul.rn.f32 	%f39, %f38, 0f38272F05;
	sub.rn.f32 	%f40, %f32, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f42, %f37, %f41;
	or.b32  	%r34, %r5, 2048;
	add.s32 	%r35, %r34, %r18;
	mul.wide.u32 	%rd36, %r35, 1402438301;
	shr.u64 	%rd37, %rd36, 45;
	cvt.u32.u64 	%r36, %rd37;
	and.b32  	%r37, %r36, 31;
	ld.global.nc.v2.f32 	{%f43, %f44}, [%rd25+8192];
	mul.wide.u32 	%rd38, %r37, 4;
	add.s64 	%rd39, %rd2, %rd38;
	ld.global.nc.f32 	%f45, [%rd39];
	mul.rn.f32 	%f46, %f45, 0f38272F05;
	sub.rn.f32 	%f47, %f43, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f49, %f42, %f48;
	or.b32  	%r38, %r5, 2049;
	add.s32 	%r39, %r38, %r18;
	mul.wide.u32 	%rd40, %r39, 1402438301;
	shr.u64 	%rd41, %rd40, 45;
	cvt.u32.u64 	%r40, %rd41;
	and.b32  	%r41, %r40, 31;
	mul.wide.u32 	%rd42, %r41, 4;
	add.s64 	%rd43, %rd2, %rd42;
	ld.global.nc.f32 	%f50, [%rd43];
	mul.rn.f32 	%f51, %f50, 0f38272F05;
	sub.rn.f32 	%f52, %f44, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f54, %f49, %f53;
	or.b32  	%r42, %r5, 3072;
	add.s32 	%r43, %r42, %r18;
	mul.wide.u32 	%rd44, %r43, 1402438301;
	shr.u64 	%rd45, %rd44, 45;
	cvt.u32.u64 	%r44, %rd45;
	and.b32  	%r45, %r44, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd25+12288];
	mul.wide.u32 	%rd46, %r45, 4;
	add.s64 	%rd47, %rd2, %rd46;
	ld.global.nc.f32 	%f57, [%rd47];
	mul.rn.f32 	%f58, %f57, 0f38272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f54, %f60;
	or.b32  	%r46, %r5, 3073;
	add.s32 	%r47, %r46, %r18;
	mul.wide.u32 	%rd48, %r47, 1402438301;
	shr.u64 	%rd49, %rd48, 45;
	cvt.u32.u64 	%r48, %rd49;
	and.b32  	%r49, %r48, 31;
	mul.wide.u32 	%rd50, %r49, 4;
	add.s64 	%rd51, %rd2, %rd50;
	ld.global.nc.f32 	%f62, [%rd51];
	mul.rn.f32 	%f63, %f62, 0f38272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f130, %f61, %f65;
LBB70_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f107, %f130, 16, 31, -1;
	add.rn.f32 	%f108, %f130, %f107;
	shfl.sync.down.b32	%f109, %f108, 8, 31, -1;
	add.rn.f32 	%f110, %f108, %f109;
	shfl.sync.down.b32	%f111, %f110, 4, 31, -1;
	add.rn.f32 	%f112, %f110, %f111;
	shfl.sync.down.b32	%f113, %f112, 2, 31, -1;
	add.rn.f32 	%f114, %f112, %f113;
	shfl.sync.down.b32	%f115, %f114, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd123, shared_cache_041;
	@%p10 bra 	LBB70_21;
	bra.uni 	LBB70_3;
LBB70_21:
	mul.wide.u32 	%rd122, %r7, 4;
	add.s64 	%rd6, %rd123, %rd122;
	add.rn.f32 	%f2, %f114, %f115;
	st.shared.f32 	[%rd6], %f2;
LBB70_3:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB70_22;
	bra.uni 	LBB70_4;
LBB70_22:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd124, %r6, 4;
	add.s64 	%rd7, %rd123, %rd124;
	cvta.shared.u64 	%rd126, %rd7;
	mov.u32 	%r95, 0;
	st.local.u32 	[%rd3], %r95;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd128, %rd126, %rd10, %p12;
	ld.f32 	%f116, [%rd128];
	shfl.sync.down.b32	%f117, %f116, 16, 31, -1;
	add.rn.f32 	%f118, %f116, %f117;
	shfl.sync.down.b32	%f119, %f118, 8, 31, -1;
	add.rn.f32 	%f120, %f118, %f119;
	shfl.sync.down.b32	%f121, %f120, 4, 31, -1;
	add.rn.f32 	%f122, %f120, %f121;
	shfl.sync.down.b32	%f123, %f122, 2, 31, -1;
	add.rn.f32 	%f124, %f122, %f123;
	shfl.sync.down.b32	%f125, %f124, 1, 31, -1;
	add.rn.f32 	%f126, %f124, %f125;
	st.f32 	[%rd128], %f126;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB70_4;
	mul.wide.u32 	%rd121, %r2, 4;
	add.s64 	%rd5, %rd1, %rd121;
	ld.shared.f32 	%f127, [%rd7];
	atom.global.add.f32 	%f128, [%rd5], %f127;
LBB70_4:
	ret;

}
	// .globl	fusion_329
.visible .entry fusion_329(
	.param .u64 fusion_329_param_0,
	.param .u64 fusion_329_param_1,
	.param .u64 fusion_329_param_2,
	.param .u64 fusion_329_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_329_param_0];
	ld.param.u64 	%rd2, [fusion_329_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_329_param_1];
	ld.param.u64 	%rd5, [fusion_329_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 45;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+6520512];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd6, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+3309248], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_324
.visible .entry fusion_324(
	.param .u64 fusion_324_param_0,
	.param .u64 fusion_324_param_1,
	.param .u64 fusion_324_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_324_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 512;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+16384];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+32768];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+49152];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+65536];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+81920];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+98304];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+114688];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_042;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB72_2;
	bra.uni 	LBB72_1;
LBB72_2:
	ld.param.u64 	%rd3, [fusion_324_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB72_1:
	ret;

}
	// .globl	fusion_424
.visible .entry fusion_424(
	.param .u64 fusion_424_param_0,
	.param .u64 fusion_424_param_1,
	.param .u64 fusion_424_param_2
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot73[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot73;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_424_param_0];
	ld.param.u64 	%rd7, [fusion_424_param_1];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd11, %r2, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd13, %r3, 512;
	add.s64 	%rd14, %rd9, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd8, %rd11;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+512];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+32768];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+33280];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+65536];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+66048];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+98304];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+98816];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB73_3;
	bra.uni 	LBB73_1;
LBB73_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_043], %f1;
LBB73_1:
	bar.sync 	0;
	mul.wide.u32 	%rd17, %r1, 4;
	mov.u64 	%rd18, shared_cache_043;
	add.s64 	%rd3, %rd18, %rd17;
	cvta.shared.u64 	%rd19, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd21, %rd19, %rd10, %p1;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	@%p1 bra 	LBB73_4;
	bra.uni 	LBB73_2;
LBB73_4:
	ld.param.u64 	%rd5, [fusion_424_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd2, %rd12, 1736704;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB73_2:
	ret;

}
	// .globl	fusion_321
.visible .entry fusion_321(
	.param .u64 fusion_321_param_0,
	.param .u64 fusion_321_param_1,
	.param .u64 fusion_321_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_321_param_0];
	ld.param.u64 	%rd2, [fusion_321_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_321_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+1736704];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 512;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 512;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 512;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 512;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+1605632], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_320
.visible .entry fusion_320(
	.param .u64 fusion_320_param_0,
	.param .u64 fusion_320_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot75[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<29>;
	.reg .b64 	%rd<37>;

	mov.u64 	%SPL, __local_depot75;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd13, [fusion_320_param_1];
	cvta.to.global.u64 	%rd1, %rd13;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r12, %ctaid.x;
	and.b32  	%r13, %r12, 3;
	shr.u32 	%r2, %r12, 2;
	setp.eq.s32 	%p1, %r13, 3;
	shl.b32 	%r14, %r13, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r14, %r4;
	@%p1 bra 	LBB75_6;
	bra.uni 	LBB75_1;
LBB75_6:
	selp.b32 	%r3, 256, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mul.lo.s32 	%r10, %r2, 12544;
	mov.f32 	%f66, 0f00000000;
	@%p2 bra 	LBB75_15;
	bra.uni 	LBB75_7;
LBB75_15:
	add.s32 	%r18, %r5, %r10;
	mul.wide.u32 	%rd22, %r18, 4;
	add.s64 	%rd8, %rd1, %rd22;
	ld.global.nc.f32 	%f34, [%rd8];
	add.rn.f32 	%f66, %f34, 0f00000000;
LBB75_7:
	or.b32  	%r19, %r4, 1;
	setp.lt.u32 	%p3, %r19, %r3;
	cvt.u64.u32 	%rd23, %r10;
	cvt.u64.u32 	%rd24, %r5;
	add.s64 	%rd25, %rd24, %rd23;
	shl.b64 	%rd26, %rd25, 2;
	add.s64 	%rd9, %rd1, %rd26;
	@%p3 bra 	LBB75_16;
	bra.uni 	LBB75_8;
LBB75_16:
	ld.global.nc.f32 	%f35, [%rd9+4];
	add.rn.f32 	%f66, %f66, %f35;
LBB75_8:
	or.b32  	%r20, %r4, 1024;
	setp.lt.u32 	%p4, %r20, %r3;
	@%p4 bra 	LBB75_17;
	bra.uni 	LBB75_9;
LBB75_17:
	ld.global.nc.f32 	%f36, [%rd9+4096];
	add.rn.f32 	%f66, %f66, %f36;
LBB75_9:
	or.b32  	%r21, %r4, 1025;
	setp.lt.u32 	%p5, %r21, %r3;
	@%p5 bra 	LBB75_18;
	bra.uni 	LBB75_10;
LBB75_18:
	ld.global.nc.f32 	%f37, [%rd9+4100];
	add.rn.f32 	%f66, %f66, %f37;
LBB75_10:
	or.b32  	%r22, %r4, 2048;
	setp.lt.u32 	%p6, %r22, %r3;
	@%p6 bra 	LBB75_19;
	bra.uni 	LBB75_11;
LBB75_19:
	ld.global.nc.f32 	%f38, [%rd9+8192];
	add.rn.f32 	%f66, %f66, %f38;
LBB75_11:
	or.b32  	%r23, %r4, 2049;
	setp.lt.u32 	%p7, %r23, %r3;
	@%p7 bra 	LBB75_20;
	bra.uni 	LBB75_12;
LBB75_20:
	ld.global.nc.f32 	%f39, [%rd9+8196];
	add.rn.f32 	%f66, %f66, %f39;
LBB75_12:
	or.b32  	%r24, %r4, 3072;
	setp.lt.u32 	%p8, %r24, %r3;
	@%p8 bra 	LBB75_21;
	bra.uni 	LBB75_13;
LBB75_21:
	ld.global.nc.f32 	%f40, [%rd9+12288];
	add.rn.f32 	%f66, %f66, %f40;
LBB75_13:
	or.b32  	%r25, %r4, 3073;
	setp.lt.u32 	%p9, %r25, %r3;
	@%p9 bra 	LBB75_14;
	bra.uni 	LBB75_3;
LBB75_14:
	or.b32  	%r26, %r5, 3073;
	add.s32 	%r28, %r26, %r10;
	bra.uni 	LBB75_2;
LBB75_1:
	mul.lo.s32 	%r15, %r2, 12544;
	add.s32 	%r16, %r5, %r15;
	mul.wide.u32 	%rd15, %r16, 4;
	add.s64 	%rd16, %rd1, %rd15;
	ld.global.nc.f32 	%f20, [%rd16];
	add.rn.f32 	%f21, %f20, 0f00000000;
	cvt.u64.u32 	%rd17, %r15;
	cvt.u64.u32 	%rd18, %r5;
	add.s64 	%rd19, %rd18, %rd17;
	shl.b64 	%rd20, %rd19, 2;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f22, [%rd21+4];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd21+4096];
	add.rn.f32 	%f26, %f23, %f24;
	add.rn.f32 	%f27, %f26, %f25;
	ld.global.nc.v2.f32 	{%f28, %f29}, [%rd21+8192];
	add.rn.f32 	%f30, %f27, %f28;
	add.rn.f32 	%f31, %f30, %f29;
	ld.global.nc.f32 	%f32, [%rd21+12288];
	add.rn.f32 	%f66, %f31, %f32;
	or.b32  	%r17, %r5, 3073;
	add.s32 	%r28, %r17, %r15;
LBB75_2:
	mul.wide.u32 	%rd27, %r28, 4;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.nc.f32 	%f41, [%rd28];
	add.rn.f32 	%f66, %f66, %f41;
LBB75_3:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f42, %f66, 16, 31, -1;
	add.rn.f32 	%f43, %f66, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p10, %r7, 0;
	mov.u64 	%rd31, shared_cache_044;
	@%p10 bra 	LBB75_22;
	bra.uni 	LBB75_4;
LBB75_22:
	mul.wide.u32 	%rd30, %r8, 4;
	add.s64 	%rd6, %rd31, %rd30;
	add.rn.f32 	%f4, %f49, %f50;
	st.shared.f32 	[%rd6], %f4;
LBB75_4:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r8, 0;
	@%p11 bra 	LBB75_23;
	bra.uni 	LBB75_5;
LBB75_23:
	add.u64 	%rd14, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd32, %r7, 4;
	add.s64 	%rd11, %rd31, %rd32;
	cvta.shared.u64 	%rd34, %rd11;
	mov.u32 	%r27, 0;
	st.local.u32 	[%rd3], %r27;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd36, %rd34, %rd14, %p12;
	ld.f32 	%f51, [%rd36];
	shfl.sync.down.b32	%f52, %f51, 16, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 8, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	shfl.sync.down.b32	%f56, %f55, 4, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 2, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 1, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	st.f32 	[%rd36], %f61;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB75_5;
	ld.param.u64 	%rd12, [fusion_320_param_0];
	cvta.to.global.u64 	%rd2, %rd12;
	mul.wide.u32 	%rd29, %r2, 4;
	add.s64 	%rd5, %rd2, %rd29;
	ld.shared.f32 	%f62, [%rd11];
	atom.global.add.f32 	%f63, [%rd5], %f62;
LBB75_5:
	ret;

}
	// .globl	fusion_318
.visible .entry fusion_318(
	.param .u64 fusion_318_param_0,
	.param .u64 fusion_318_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot76[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<137>;
	.reg .b32 	%r<89>;
	.reg .b64 	%rd<127>;

	mov.u64 	%SPL, __local_depot76;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_318_param_0];
	ld.param.u64 	%rd9, [fusion_318_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 3;
	shr.u32 	%r2, %r8, 2;
	setp.eq.s32 	%p1, %r9, 3;
	shl.b32 	%r10, %r9, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r10, %r4;
	@%p1 bra 	LBB76_5;
	bra.uni 	LBB76_1;
LBB76_5:
	selp.b32 	%r3, 256, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mov.f32 	%f130, 0f00000000;
	@%p2 bra 	LBB76_14;
	bra.uni 	LBB76_6;
LBB76_14:
	mad.lo.s32 	%r43, %r2, 12544, %r5;
	mul.wide.u32 	%rd50, %r43, 1402438301;
	shr.u64 	%rd51, %rd50, 44;
	cvt.u32.u64 	%r44, %rd51;
	and.b32  	%r45, %r44, 31;
	mul.wide.u32 	%rd52, %r43, 4;
	add.s64 	%rd53, %rd1, %rd52;
	ld.global.nc.f32 	%f67, [%rd53];
	mul.wide.u32 	%rd54, %r45, 4;
	add.s64 	%rd55, %rd2, %rd54;
	ld.global.nc.f32 	%f68, [%rd55];
	mul.rn.f32 	%f69, %f68, 0fB8A72F05;
	add.rn.f32 	%f70, %f67, %f69;
	mul.rn.f32 	%f71, %f70, %f70;
	add.rn.f32 	%f130, %f71, 0f00000000;
LBB76_6:
	or.b32  	%r46, %r4, 1;
	setp.lt.u32 	%p3, %r46, %r3;
	@%p3 bra 	LBB76_15;
	bra.uni 	LBB76_7;
LBB76_15:
	or.b32  	%r47, %r5, 1;
	mul.lo.s32 	%r48, %r2, 12544;
	add.s32 	%r49, %r47, %r48;
	mul.wide.u32 	%rd56, %r49, 1402438301;
	shr.u64 	%rd57, %rd56, 44;
	cvt.u32.u64 	%r50, %rd57;
	and.b32  	%r51, %r50, 31;
	cvt.u64.u32 	%rd58, %r48;
	cvt.u64.u32 	%rd59, %r5;
	add.s64 	%rd60, %rd59, %rd58;
	shl.b64 	%rd61, %rd60, 2;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f72, [%rd62+4];
	mul.wide.u32 	%rd63, %r51, 4;
	add.s64 	%rd64, %rd2, %rd63;
	ld.global.nc.f32 	%f73, [%rd64];
	mul.rn.f32 	%f74, %f73, 0fB8A72F05;
	add.rn.f32 	%f75, %f72, %f74;
	mul.rn.f32 	%f76, %f75, %f75;
	add.rn.f32 	%f130, %f130, %f76;
LBB76_7:
	or.b32  	%r52, %r4, 1024;
	setp.lt.u32 	%p4, %r52, %r3;
	@%p4 bra 	LBB76_16;
	bra.uni 	LBB76_8;
LBB76_16:
	or.b32  	%r53, %r5, 1024;
	mul.lo.s32 	%r54, %r2, 12544;
	add.s32 	%r55, %r53, %r54;
	mul.wide.u32 	%rd65, %r55, 1402438301;
	shr.u64 	%rd66, %rd65, 44;
	cvt.u32.u64 	%r56, %rd66;
	and.b32  	%r57, %r56, 31;
	cvt.u64.u32 	%rd67, %r54;
	cvt.u64.u32 	%rd68, %r5;
	add.s64 	%rd69, %rd68, %rd67;
	shl.b64 	%rd70, %rd69, 2;
	add.s64 	%rd71, %rd1, %rd70;
	ld.global.nc.f32 	%f77, [%rd71+4096];
	mul.wide.u32 	%rd72, %r57, 4;
	add.s64 	%rd73, %rd2, %rd72;
	ld.global.nc.f32 	%f78, [%rd73];
	mul.rn.f32 	%f79, %f78, 0fB8A72F05;
	add.rn.f32 	%f80, %f77, %f79;
	mul.rn.f32 	%f81, %f80, %f80;
	add.rn.f32 	%f130, %f130, %f81;
LBB76_8:
	or.b32  	%r58, %r4, 1025;
	setp.lt.u32 	%p5, %r58, %r3;
	@%p5 bra 	LBB76_17;
	bra.uni 	LBB76_9;
LBB76_17:
	or.b32  	%r59, %r5, 1025;
	mul.lo.s32 	%r60, %r2, 12544;
	add.s32 	%r61, %r59, %r60;
	mul.wide.u32 	%rd74, %r61, 1402438301;
	shr.u64 	%rd75, %rd74, 44;
	cvt.u32.u64 	%r62, %rd75;
	and.b32  	%r63, %r62, 31;
	cvt.u64.u32 	%rd76, %r60;
	cvt.u64.u32 	%rd77, %r5;
	add.s64 	%rd78, %rd77, %rd76;
	shl.b64 	%rd79, %rd78, 2;
	add.s64 	%rd80, %rd1, %rd79;
	ld.global.nc.f32 	%f82, [%rd80+4100];
	mul.wide.u32 	%rd81, %r63, 4;
	add.s64 	%rd82, %rd2, %rd81;
	ld.global.nc.f32 	%f83, [%rd82];
	mul.rn.f32 	%f84, %f83, 0fB8A72F05;
	add.rn.f32 	%f85, %f82, %f84;
	mul.rn.f32 	%f86, %f85, %f85;
	add.rn.f32 	%f130, %f130, %f86;
LBB76_9:
	or.b32  	%r64, %r4, 2048;
	setp.lt.u32 	%p6, %r64, %r3;
	@%p6 bra 	LBB76_18;
	bra.uni 	LBB76_10;
LBB76_18:
	or.b32  	%r65, %r5, 2048;
	mul.lo.s32 	%r66, %r2, 12544;
	add.s32 	%r67, %r65, %r66;
	mul.wide.u32 	%rd83, %r67, 1402438301;
	shr.u64 	%rd84, %rd83, 44;
	cvt.u32.u64 	%r68, %rd84;
	and.b32  	%r69, %r68, 31;
	cvt.u64.u32 	%rd85, %r66;
	cvt.u64.u32 	%rd86, %r5;
	add.s64 	%rd87, %rd86, %rd85;
	shl.b64 	%rd88, %rd87, 2;
	add.s64 	%rd89, %rd1, %rd88;
	ld.global.nc.f32 	%f87, [%rd89+8192];
	mul.wide.u32 	%rd90, %r69, 4;
	add.s64 	%rd91, %rd2, %rd90;
	ld.global.nc.f32 	%f88, [%rd91];
	mul.rn.f32 	%f89, %f88, 0fB8A72F05;
	add.rn.f32 	%f90, %f87, %f89;
	mul.rn.f32 	%f91, %f90, %f90;
	add.rn.f32 	%f130, %f130, %f91;
LBB76_10:
	or.b32  	%r70, %r4, 2049;
	setp.lt.u32 	%p7, %r70, %r3;
	@%p7 bra 	LBB76_19;
	bra.uni 	LBB76_11;
LBB76_19:
	or.b32  	%r71, %r5, 2049;
	mul.lo.s32 	%r72, %r2, 12544;
	add.s32 	%r73, %r71, %r72;
	mul.wide.u32 	%rd92, %r73, 1402438301;
	shr.u64 	%rd93, %rd92, 44;
	cvt.u32.u64 	%r74, %rd93;
	and.b32  	%r75, %r74, 31;
	cvt.u64.u32 	%rd94, %r72;
	cvt.u64.u32 	%rd95, %r5;
	add.s64 	%rd96, %rd95, %rd94;
	shl.b64 	%rd97, %rd96, 2;
	add.s64 	%rd98, %rd1, %rd97;
	ld.global.nc.f32 	%f92, [%rd98+8196];
	mul.wide.u32 	%rd99, %r75, 4;
	add.s64 	%rd100, %rd2, %rd99;
	ld.global.nc.f32 	%f93, [%rd100];
	mul.rn.f32 	%f94, %f93, 0fB8A72F05;
	add.rn.f32 	%f95, %f92, %f94;
	mul.rn.f32 	%f96, %f95, %f95;
	add.rn.f32 	%f130, %f130, %f96;
LBB76_11:
	or.b32  	%r76, %r4, 3072;
	setp.lt.u32 	%p8, %r76, %r3;
	@%p8 bra 	LBB76_20;
	bra.uni 	LBB76_12;
LBB76_20:
	or.b32  	%r77, %r5, 3072;
	mul.lo.s32 	%r78, %r2, 12544;
	add.s32 	%r79, %r77, %r78;
	mul.wide.u32 	%rd101, %r79, 1402438301;
	shr.u64 	%rd102, %rd101, 44;
	cvt.u32.u64 	%r80, %rd102;
	and.b32  	%r81, %r80, 31;
	cvt.u64.u32 	%rd103, %r78;
	cvt.u64.u32 	%rd104, %r5;
	add.s64 	%rd105, %rd104, %rd103;
	shl.b64 	%rd106, %rd105, 2;
	add.s64 	%rd107, %rd1, %rd106;
	ld.global.nc.f32 	%f97, [%rd107+12288];
	mul.wide.u32 	%rd108, %r81, 4;
	add.s64 	%rd109, %rd2, %rd108;
	ld.global.nc.f32 	%f98, [%rd109];
	mul.rn.f32 	%f99, %f98, 0fB8A72F05;
	add.rn.f32 	%f100, %f97, %f99;
	mul.rn.f32 	%f101, %f100, %f100;
	add.rn.f32 	%f130, %f130, %f101;
LBB76_12:
	or.b32  	%r82, %r4, 3073;
	setp.lt.u32 	%p9, %r82, %r3;
	@%p9 bra 	LBB76_13;
	bra.uni 	LBB76_2;
LBB76_13:
	or.b32  	%r83, %r5, 3073;
	mul.lo.s32 	%r84, %r2, 12544;
	add.s32 	%r85, %r83, %r84;
	mul.wide.u32 	%rd110, %r85, 1402438301;
	shr.u64 	%rd111, %rd110, 44;
	cvt.u32.u64 	%r86, %rd111;
	and.b32  	%r87, %r86, 31;
	cvt.u64.u32 	%rd112, %r84;
	cvt.u64.u32 	%rd113, %r5;
	add.s64 	%rd114, %rd113, %rd112;
	shl.b64 	%rd115, %rd114, 2;
	add.s64 	%rd116, %rd1, %rd115;
	ld.global.nc.f32 	%f102, [%rd116+12292];
	mul.wide.u32 	%rd117, %r87, 4;
	add.s64 	%rd118, %rd2, %rd117;
	ld.global.nc.f32 	%f103, [%rd118];
	mul.rn.f32 	%f104, %f103, 0fB8A72F05;
	add.rn.f32 	%f105, %f102, %f104;
	mul.rn.f32 	%f106, %f105, %f105;
	add.rn.f32 	%f130, %f130, %f106;
	bra.uni 	LBB76_2;
LBB76_1:
	mul.lo.s32 	%r11, %r2, 12544;
	add.s32 	%r12, %r5, %r11;
	mul.wide.u32 	%rd11, %r12, 1402438301;
	shr.u64 	%rd12, %rd11, 44;
	cvt.u32.u64 	%r13, %rd12;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd13, %r12, 4;
	add.s64 	%rd14, %rd1, %rd13;
	ld.global.nc.f32 	%f19, [%rd14];
	mul.wide.u32 	%rd15, %r14, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f20, [%rd16];
	mul.rn.f32 	%f21, %f20, 0f38A72F05;
	sub.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f24, %f23, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r11;
	mul.wide.u32 	%rd17, %r16, 1402438301;
	shr.u64 	%rd18, %rd17, 44;
	cvt.u32.u64 	%r17, %rd18;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd19, %r11;
	cvt.u64.u32 	%rd20, %r5;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd1, %rd22;
	ld.global.nc.f32 	%f25, [%rd23+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f26, [%rd25];
	mul.rn.f32 	%f27, %f26, 0f38A72F05;
	sub.rn.f32 	%f28, %f25, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f24, %f29;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r11;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 44;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd23+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f33, [%rd29];
	mul.rn.f32 	%f34, %f33, 0f38A72F05;
	sub.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f37, %f30, %f36;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r11;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 44;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f38, [%rd33];
	mul.rn.f32 	%f39, %f38, 0f38A72F05;
	sub.rn.f32 	%f40, %f32, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f42, %f37, %f41;
	or.b32  	%r27, %r5, 2048;
	add.s32 	%r28, %r27, %r11;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 44;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.v2.f32 	{%f43, %f44}, [%rd23+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f45, [%rd37];
	mul.rn.f32 	%f46, %f45, 0f38A72F05;
	sub.rn.f32 	%f47, %f43, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f49, %f42, %f48;
	or.b32  	%r31, %r5, 2049;
	add.s32 	%r32, %r31, %r11;
	mul.wide.u32 	%rd38, %r32, 1402438301;
	shr.u64 	%rd39, %rd38, 44;
	cvt.u32.u64 	%r33, %rd39;
	and.b32  	%r34, %r33, 31;
	mul.wide.u32 	%rd40, %r34, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f50, [%rd41];
	mul.rn.f32 	%f51, %f50, 0f38A72F05;
	sub.rn.f32 	%f52, %f44, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f54, %f49, %f53;
	or.b32  	%r35, %r5, 3072;
	add.s32 	%r36, %r35, %r11;
	mul.wide.u32 	%rd42, %r36, 1402438301;
	shr.u64 	%rd43, %rd42, 44;
	cvt.u32.u64 	%r37, %rd43;
	and.b32  	%r38, %r37, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd23+12288];
	mul.wide.u32 	%rd44, %r38, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f57, [%rd45];
	mul.rn.f32 	%f58, %f57, 0f38A72F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f54, %f60;
	or.b32  	%r39, %r5, 3073;
	add.s32 	%r40, %r39, %r11;
	mul.wide.u32 	%rd46, %r40, 1402438301;
	shr.u64 	%rd47, %rd46, 44;
	cvt.u32.u64 	%r41, %rd47;
	and.b32  	%r42, %r41, 31;
	mul.wide.u32 	%rd48, %r42, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f62, [%rd49];
	mul.rn.f32 	%f63, %f62, 0f38A72F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f130, %f61, %f65;
LBB76_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f107, %f130, 16, 31, -1;
	add.rn.f32 	%f108, %f130, %f107;
	shfl.sync.down.b32	%f109, %f108, 8, 31, -1;
	add.rn.f32 	%f110, %f108, %f109;
	shfl.sync.down.b32	%f111, %f110, 4, 31, -1;
	add.rn.f32 	%f112, %f110, %f111;
	shfl.sync.down.b32	%f113, %f112, 2, 31, -1;
	add.rn.f32 	%f114, %f112, %f113;
	shfl.sync.down.b32	%f115, %f114, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd121, shared_cache_045;
	@%p10 bra 	LBB76_21;
	bra.uni 	LBB76_3;
LBB76_21:
	mul.wide.u32 	%rd120, %r7, 4;
	add.s64 	%rd6, %rd121, %rd120;
	add.rn.f32 	%f2, %f114, %f115;
	st.shared.f32 	[%rd6], %f2;
LBB76_3:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB76_22;
	bra.uni 	LBB76_4;
LBB76_22:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd122, %r6, 4;
	add.s64 	%rd7, %rd121, %rd122;
	cvta.shared.u64 	%rd124, %rd7;
	mov.u32 	%r88, 0;
	st.local.u32 	[%rd3], %r88;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd126, %rd124, %rd10, %p12;
	ld.f32 	%f116, [%rd126];
	shfl.sync.down.b32	%f117, %f116, 16, 31, -1;
	add.rn.f32 	%f118, %f116, %f117;
	shfl.sync.down.b32	%f119, %f118, 8, 31, -1;
	add.rn.f32 	%f120, %f118, %f119;
	shfl.sync.down.b32	%f121, %f120, 4, 31, -1;
	add.rn.f32 	%f122, %f120, %f121;
	shfl.sync.down.b32	%f123, %f122, 2, 31, -1;
	add.rn.f32 	%f124, %f122, %f123;
	shfl.sync.down.b32	%f125, %f124, 1, 31, -1;
	add.rn.f32 	%f126, %f124, %f125;
	st.f32 	[%rd126], %f126;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB76_4;
	add.s64 	%rd4, %rd1, 1605632;
	mul.wide.u32 	%rd119, %r2, 4;
	add.s64 	%rd5, %rd4, %rd119;
	ld.shared.f32 	%f127, [%rd7];
	atom.global.add.f32 	%f128, [%rd5], %f127;
LBB76_4:
	ret;

}
	// .globl	fusion_317
.visible .entry fusion_317(
	.param .u64 fusion_317_param_0,
	.param .u64 fusion_317_param_1,
	.param .u64 fusion_317_param_2,
	.param .u64 fusion_317_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<14>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<76>;

	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	shl.b32 	%r17, %r15, 10;
	shl.b32 	%r18, %r16, 2;
	or.b32  	%r1, %r18, %r17;
	setp.lt.u32 	%p1, %r1, 430592;
	@%p1 bra 	LBB77_2;
	bra.uni 	LBB77_1;
LBB77_2:
	ld.param.u64 	%rd8, [fusion_317_param_0];
	ld.param.u64 	%rd9, [fusion_317_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_317_param_1];
	ld.param.u64 	%rd11, [fusion_317_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 6520512;
	add.s64 	%rd6, %rd1, 1605632;
	shr.u32 	%r19, %r1, 2;
	mul.wide.u32 	%rd12, %r19, 1307386003;
	shr.u64 	%rd13, %rd12, 40;
	cvt.u32.u64 	%r2, %rd13;
	or.b32  	%r20, %r1, 1;
	mul.wide.u32 	%rd14, %r20, -1925330167;
	shr.u64 	%rd15, %rd14, 37;
	cvt.u32.u64 	%r21, %rd15;
	mul.lo.s32 	%r22, %r21, 58;
	sub.s32 	%r3, %r20, %r22;
	or.b32  	%r23, %r1, 2;
	mul.wide.u32 	%rd16, %r23, -1925330167;
	shr.u64 	%rd17, %rd16, 37;
	cvt.u32.u64 	%r25, %rd17;
	mul.lo.s32 	%r26, %r25, 58;
	mul.wide.u32 	%rd18, %r25, -1925330167;
	shr.u64 	%rd19, %rd18, 37;
	cvt.u32.u64 	%r27, %rd19;
	mul.lo.s32 	%r28, %r27, 58;
	or.b32  	%r29, %r1, 3;
	mul.wide.u32 	%rd20, %r29, -1925330167;
	shr.u64 	%rd21, %rd20, 37;
	cvt.u32.u64 	%r31, %rd21;
	mul.wide.u32 	%rd22, %r31, -1925330167;
	shr.u64 	%rd23, %rd22, 37;
	cvt.u32.u64 	%r33, %rd23;
	mul.wide.u32 	%rd24, %r1, -1925330167;
	shr.u64 	%rd25, %rd24, 37;
	cvt.u32.u64 	%r36, %rd25;
	cvt.u16.u64 	%rs1, %rd25;
	mul.wide.u16 	%r37, %rs1, 18079;
	shr.u32 	%r38, %r37, 20;
	cvt.u16.u32 	%rs2, %r38;
	mul.lo.s16 	%rs3, %rs2, 58;
	sub.s16 	%rs4, %rs1, %rs3;
	cvt.u32.u16 	%r39, %rs4;
	mul.lo.s32 	%r40, %r36, 58;
	add.s32 	%r8, %r39, -1;
	setp.lt.u32 	%p2, %r8, 56;
	not.b32 	%r41, %r40;
	add.s32 	%r9, %r41, %r1;
	setp.lt.u32 	%p3, %r9, 56;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f72, 0f00000000;
	bfe.u32 	%r54, %r2, 2, 5;
	and.b32  	%r55, %r2, 127;
	mul.wide.u32 	%rd75, %r8, 224;
	mov.f32 	%f69, %f72;
	@%p4 bra 	LBB77_7;
	bra.uni 	LBB77_3;
LBB77_7:
	mul.wide.u32 	%rd26, %r55, 12544;
	add.s64 	%rd27, %rd1, %rd26;
	add.s64 	%rd29, %rd27, %rd75;
	mul.wide.u32 	%rd30, %r9, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.nc.f32 	%f10, [%rd31];
	mul.wide.u32 	%rd32, %r55, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f11, [%rd33];
	mul.wide.u32 	%rd34, %r54, 4;
	add.s64 	%rd35, %rd6, %rd34;
	ld.global.nc.f32 	%f12, [%rd35];
	mul.rn.f32 	%f13, %f12, 0f38A72F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd36, %rd3, %rd32;
	ld.global.nc.f32 	%f18, [%rd36];
	add.s64 	%rd37, %rd4, %rd34;
	ld.global.nc.f32 	%f19, [%rd37];
	mul.rn.f32 	%f20, %f19, 0f38A72F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB77_3:
	mul.lo.s32 	%r32, %r31, 58;
	mul.lo.s32 	%r34, %r33, 58;
	sub.s32 	%r4, %r23, %r26;
	sub.s32 	%r5, %r25, %r28;
	mul.wide.u32 	%rd38, %r1, 4;
	add.s64 	%rd7, %rd5, %rd38;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r10, %r3, -1;
	setp.lt.u32 	%p6, %r10, 56;
	and.pred  	%p7, %p6, %p2;
	mov.f32 	%f70, %f72;
	@%p7 bra 	LBB77_8;
	bra.uni 	LBB77_4;
LBB77_8:
	mul.wide.u32 	%rd39, %r55, 12544;
	add.s64 	%rd40, %rd1, %rd39;
	add.s64 	%rd42, %rd40, %rd75;
	mul.wide.u32 	%rd43, %r10, 4;
	add.s64 	%rd44, %rd42, %rd43;
	ld.global.nc.f32 	%f25, [%rd44];
	mul.wide.u32 	%rd45, %r55, 4;
	add.s64 	%rd46, %rd2, %rd45;
	ld.global.nc.f32 	%f26, [%rd46];
	mul.wide.u32 	%rd47, %r54, 4;
	add.s64 	%rd48, %rd6, %rd47;
	ld.global.nc.f32 	%f27, [%rd48];
	mul.rn.f32 	%f28, %f27, 0f38A72F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd49, %rd3, %rd45;
	ld.global.nc.f32 	%f33, [%rd49];
	add.s64 	%rd50, %rd4, %rd47;
	ld.global.nc.f32 	%f34, [%rd50];
	mul.rn.f32 	%f35, %f34, 0f38A72F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB77_4:
	sub.s32 	%r6, %r29, %r32;
	sub.s32 	%r7, %r31, %r34;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r11, %r5, -1;
	setp.lt.u32 	%p8, %r11, 56;
	add.s32 	%r12, %r4, -1;
	setp.lt.u32 	%p9, %r12, 56;
	and.pred  	%p10, %p9, %p8;
	mov.f32 	%f71, %f72;
	@%p10 bra 	LBB77_9;
	bra.uni 	LBB77_5;
LBB77_9:
	mul.wide.u32 	%rd51, %r55, 12544;
	add.s64 	%rd52, %rd1, %rd51;
	mul.wide.u32 	%rd53, %r11, 224;
	add.s64 	%rd54, %rd52, %rd53;
	mul.wide.u32 	%rd55, %r12, 4;
	add.s64 	%rd56, %rd54, %rd55;
	ld.global.nc.f32 	%f40, [%rd56];
	mul.wide.u32 	%rd57, %r55, 4;
	add.s64 	%rd58, %rd2, %rd57;
	ld.global.nc.f32 	%f41, [%rd58];
	mul.wide.u32 	%rd59, %r54, 4;
	add.s64 	%rd60, %rd6, %rd59;
	ld.global.nc.f32 	%f42, [%rd60];
	mul.rn.f32 	%f43, %f42, 0f38A72F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd61, %rd3, %rd57;
	ld.global.nc.f32 	%f48, [%rd61];
	add.s64 	%rd62, %rd4, %rd59;
	ld.global.nc.f32 	%f49, [%rd62];
	mul.rn.f32 	%f50, %f49, 0f38A72F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB77_5:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r13, %r7, -1;
	setp.lt.u32 	%p11, %r13, 56;
	add.s32 	%r14, %r6, -1;
	setp.lt.u32 	%p12, %r14, 56;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	LBB77_10;
	bra.uni 	LBB77_6;
LBB77_10:
	mul.wide.u32 	%rd63, %r55, 12544;
	add.s64 	%rd64, %rd1, %rd63;
	mul.wide.u32 	%rd65, %r13, 224;
	add.s64 	%rd66, %rd64, %rd65;
	mul.wide.u32 	%rd67, %r14, 4;
	add.s64 	%rd68, %rd66, %rd67;
	ld.global.nc.f32 	%f55, [%rd68];
	mul.wide.u32 	%rd69, %r55, 4;
	add.s64 	%rd70, %rd2, %rd69;
	ld.global.nc.f32 	%f56, [%rd70];
	mul.wide.u32 	%rd71, %r54, 4;
	add.s64 	%rd72, %rd6, %rd71;
	ld.global.nc.f32 	%f57, [%rd72];
	mul.rn.f32 	%f58, %f57, 0f38A72F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd73, %rd3, %rd69;
	ld.global.nc.f32 	%f63, [%rd73];
	add.s64 	%rd74, %rd4, %rd71;
	ld.global.nc.f32 	%f64, [%rd74];
	mul.rn.f32 	%f65, %f64, 0f38A72F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB77_6:
	st.global.f32 	[%rd7+12], %f72;
LBB77_1:
	ret;

}
	// .globl	fusion_316
.visible .entry fusion_316(
	.param .u64 fusion_316_param_0,
	.param .u64 fusion_316_param_1,
	.param .u64 fusion_316_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_316_param_0];
	ld.param.u64 	%rd6, [fusion_316_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB78_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 96;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 2;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 196608;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 65536;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 512;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 96;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 2;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 196608;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 65536;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 512;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 96;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 2;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 196608;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 65536;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 512;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 38;
	@%p1 bra 	LBB78_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_046;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB78_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB78_4:
	ret;

}
	// .globl	fusion_315
.visible .entry fusion_315(
	.param .u64 fusion_315_param_0,
	.param .u64 fusion_315_param_1,
	.param .u64 fusion_315_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_315_param_0];
	ld.param.u64 	%rd2, [fusion_315_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_315_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 40;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 127;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 127;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 127;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 127;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 196608;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 65536;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 512;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f3A638E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 196608;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 65536;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 512;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 196608;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 65536;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 512;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 196608;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 65536;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 512;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+8242880], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_314
.visible .entry fusion_314(
	.param .u64 fusion_314_param_0,
	.param .u64 fusion_314_param_1
)
.reqntid 160, 1, 1
{
	.local .align 4 .b8 	__local_depot80[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<50>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot80;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_314_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8242880;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1152;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f8, [%rd17+4];
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f7, %f9;
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd3+1280];
	mul.rn.f32 	%f13, %f11, %f11;
	add.rn.f32 	%f14, %f10, %f13;
	mul.rn.f32 	%f15, %f12, %f12;
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+2560];
	mul.rn.f32 	%f19, %f17, %f17;
	add.rn.f32 	%f20, %f16, %f19;
	mul.rn.f32 	%f21, %f18, %f18;
	add.rn.f32 	%f49, %f20, %f21;
	setp.lt.u32 	%p1, %r1, 96;
	@%p1 bra 	LBB80_4;
	bra.uni 	LBB80_1;
LBB80_4:
	ld.global.nc.v2.f32 	{%f22, %f23}, [%rd3+3840];
	mul.rn.f32 	%f24, %f22, %f22;
	add.rn.f32 	%f25, %f49, %f24;
	mul.rn.f32 	%f26, %f23, %f23;
	add.rn.f32 	%f49, %f25, %f26;
LBB80_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f27, %f49, 16, 31, -1;
	add.rn.f32 	%f28, %f49, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_047;
	@%p2 bra 	LBB80_5;
	bra.uni 	LBB80_2;
LBB80_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f34, %f35;
	st.shared.f32 	[%rd5], %f3;
LBB80_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB80_6;
	bra.uni 	LBB80_3;
LBB80_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 5;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f36, [%rd25];
	shfl.sync.down.b32	%f37, %f36, 16, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 8, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 4, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 2, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 1, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	st.f32 	[%rd25], %f46;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB80_3;
	ld.param.u64 	%rd7, [fusion_314_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f47, [%rd6];
	atom.global.add.f32 	%f48, [%rd4], %f47;
LBB80_3:
	ret;

}
	// .globl	fusion_313
.visible .entry fusion_313(
	.param .u64 fusion_313_param_0,
	.param .u64 fusion_313_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_313_param_0];
	ld.param.u64 	%rd2, [fusion_313_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 40;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A638E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+8242880];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+8242880], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_312
.visible .entry fusion_312(
	.param .u64 fusion_312_param_0,
	.param .u64 fusion_312_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot82[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot82;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_312_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8832704;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 3136;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+3328];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+6656];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB82_4;
	bra.uni 	LBB82_1;
LBB82_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+9984];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB82_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_048;
	@%p2 bra 	LBB82_5;
	bra.uni 	LBB82_2;
LBB82_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB82_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB82_6;
	bra.uni 	LBB82_3;
LBB82_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB82_3;
	ld.param.u64 	%rd7, [fusion_312_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB82_3:
	ret;

}
	// .globl	fusion_310
.visible .entry fusion_310(
	.param .u64 fusion_310_param_0,
	.param .u64 fusion_310_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot83[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot83;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_310_param_0];
	ld.param.u64 	%rd9, [fusion_310_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 8832704;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 3136;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 42;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 42;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 832;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 42;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+3328];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 833;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 42;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f39A72F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 1664;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 42;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+6656];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f39A72F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 1665;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 42;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f39A72F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB83_4;
	bra.uni 	LBB83_1;
LBB83_4:
	add.s32 	%r26, %r3, 2496;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 42;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+9984];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 2497;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 42;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f39A72F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB83_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_049;
	@%p2 bra 	LBB83_5;
	bra.uni 	LBB83_2;
LBB83_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB83_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB83_6;
	bra.uni 	LBB83_3;
LBB83_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB83_3;
	add.s64 	%rd3, %rd10, 2007040;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB83_3:
	ret;

}
	// .globl	fusion_309
.visible .entry fusion_309(
	.param .u64 fusion_309_param_0,
	.param .u64 fusion_309_param_1,
	.param .u64 fusion_309_param_2,
	.param .u64 fusion_309_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_309_param_0];
	ld.param.u64 	%rd2, [fusion_309_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_309_param_1];
	ld.param.u64 	%rd5, [fusion_309_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 127;
	shr.u64 	%rd11, %rd9, 42;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+8832704];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+2007040];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1605632], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_308
.visible .entry fusion_308(
	.param .u64 fusion_308_param_0,
	.param .u64 fusion_308_param_1,
	.param .u64 fusion_308_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<21>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_308_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 2048;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+65536];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+131072];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+196608];
	add.rn.f32 	%f9, %f7, %f8;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_050;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f9;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f10, [%rd18];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f1, %f18, %f19;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB85_2;
	bra.uni 	LBB85_1;
LBB85_2:
	ld.param.u64 	%rd3, [fusion_308_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f20, [%rd1], %f1;
LBB85_1:
	ret;

}
	// .globl	fusion_425
.visible .entry fusion_425(
	.param .u64 fusion_425_param_0,
	.param .u64 fusion_425_param_1,
	.param .u64 fusion_425_param_2
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot86[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot86;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_425_param_0];
	ld.param.u64 	%rd7, [fusion_425_param_1];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd11, %r2, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd13, %r3, 2048;
	add.s64 	%rd14, %rd9, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd8, %rd11;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3C000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+2048];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+131072];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+133120];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	shfl.sync.down.b32	%f20, %f19, 16, 31, -1;
	add.rn.f32 	%f21, %f20, %f19;
	shfl.sync.down.b32	%f22, %f21, 8, 31, -1;
	add.rn.f32 	%f23, %f22, %f21;
	shfl.sync.down.b32	%f24, %f23, 4, 31, -1;
	add.rn.f32 	%f25, %f24, %f23;
	shfl.sync.down.b32	%f26, %f25, 2, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB86_3;
	bra.uni 	LBB86_1;
LBB86_3:
	add.rn.f32 	%f1, %f28, %f27;
	st.shared.f32 	[shared_cache_051], %f1;
LBB86_1:
	bar.sync 	0;
	mul.wide.u32 	%rd17, %r1, 4;
	mov.u64 	%rd18, shared_cache_051;
	add.s64 	%rd3, %rd18, %rd17;
	cvta.shared.u64 	%rd19, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd21, %rd19, %rd10, %p1;
	ld.f32 	%f29, [%rd21];
	shfl.sync.down.b32	%f30, %f29, 16, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 8, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 4, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 2, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 1, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	st.f32 	[%rd21], %f39;
	@%p1 bra 	LBB86_4;
	bra.uni 	LBB86_2;
LBB86_4:
	ld.param.u64 	%rd5, [fusion_425_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd2, %rd12, 2269184;
	ld.shared.f32 	%f40, [%rd3];
	atom.global.add.f32 	%f41, [%rd2], %f40;
LBB86_2:
	ret;

}
	// .globl	fusion_305
.visible .entry fusion_305(
	.param .u64 fusion_305_param_0,
	.param .u64 fusion_305_param_1,
	.param .u64 fusion_305_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_305_param_0];
	ld.param.u64 	%rd2, [fusion_305_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_305_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 7;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 127;
	and.b32  	%r11, %r8, 126;
	and.b32  	%r12, %r7, 125;
	and.b32  	%r13, %r4, 124;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+2269184];
	mul.rn.f32 	%f2, %f1, 0f3C000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 2048;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3C000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 2048;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 2048;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 2048;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+2007040], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_328
.visible .entry fusion_328(
	.param .u64 fusion_328_param_0,
	.param .u64 fusion_328_param_1,
	.param .u64 fusion_328_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_328_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 2048;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+65536];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+131072];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+196608];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+262144];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+327680];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+393216];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+458752];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_052;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB88_2;
	bra.uni 	LBB88_1;
LBB88_2:
	ld.param.u64 	%rd3, [fusion_328_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB88_1:
	ret;

}
	// .globl	fusion_423
.visible .entry fusion_423(
	.param .u64 fusion_423_param_0,
	.param .u64 fusion_423_param_1,
	.param .u64 fusion_423_param_2
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot89[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot89;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_423_param_0];
	ld.param.u64 	%rd7, [fusion_423_param_1];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd11, %r2, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd13, %r3, 2048;
	add.s64 	%rd14, %rd9, %rd13;
	add.s64 	%rd15, %rd14, %rd11;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd8, %rd11;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+2048];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+131072];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+133120];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+262144];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+264192];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+393216];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+395264];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB89_3;
	bra.uni 	LBB89_1;
LBB89_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_053], %f1;
LBB89_1:
	bar.sync 	0;
	mul.wide.u32 	%rd17, %r1, 4;
	mov.u64 	%rd18, shared_cache_053;
	add.s64 	%rd3, %rd18, %rd17;
	cvta.shared.u64 	%rd19, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd21, %rd19, %rd10, %p1;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	@%p1 bra 	LBB89_4;
	bra.uni 	LBB89_2;
LBB89_4:
	ld.param.u64 	%rd5, [fusion_423_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd2, %rd12, 2129920;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB89_2:
	ret;

}
	// .globl	fusion_325
.visible .entry fusion_325(
	.param .u64 fusion_325_param_0,
	.param .u64 fusion_325_param_1,
	.param .u64 fusion_325_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_325_param_0];
	ld.param.u64 	%rd2, [fusion_325_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_325_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+2129920];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 2048;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 2048;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 2048;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 2048;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+1605632], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_3739
.visible .entry add_3739(
	.param .u64 add_3739_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 401408;
	@%p1 bra 	LBB91_2;
	bra.uni 	LBB91_1;
LBB91_2:
	ld.param.u64 	%rd2, [add_3739_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+6520512];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+1639936], {%f9, %f10, %f11, %f12};
LBB91_1:
	ret;

}
	// .globl	fusion_304
.visible .entry fusion_304(
	.param .u64 fusion_304_param_0,
	.param .u64 fusion_304_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot92[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<29>;
	.reg .b64 	%rd<38>;

	mov.u64 	%SPL, __local_depot92;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd13, [fusion_304_param_1];
	cvta.to.global.u64 	%rd14, %rd13;
	add.s64 	%rd3, %rd14, 1639936;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r12, %ctaid.x;
	and.b32  	%r13, %r12, 3;
	shr.u32 	%r2, %r12, 2;
	setp.eq.s32 	%p1, %r13, 3;
	shl.b32 	%r14, %r13, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r14, %r4;
	@%p1 bra 	LBB92_6;
	bra.uni 	LBB92_1;
LBB92_6:
	selp.b32 	%r3, 256, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mul.lo.s32 	%r10, %r2, 12544;
	mov.f32 	%f66, 0f00000000;
	@%p2 bra 	LBB92_15;
	bra.uni 	LBB92_7;
LBB92_15:
	add.s32 	%r18, %r5, %r10;
	mul.wide.u32 	%rd23, %r18, 4;
	add.s64 	%rd8, %rd3, %rd23;
	ld.global.nc.f32 	%f34, [%rd8];
	add.rn.f32 	%f66, %f34, 0f00000000;
LBB92_7:
	or.b32  	%r19, %r4, 1;
	setp.lt.u32 	%p3, %r19, %r3;
	cvt.u64.u32 	%rd24, %r10;
	cvt.u64.u32 	%rd25, %r5;
	add.s64 	%rd26, %rd25, %rd24;
	shl.b64 	%rd27, %rd26, 2;
	add.s64 	%rd9, %rd3, %rd27;
	@%p3 bra 	LBB92_16;
	bra.uni 	LBB92_8;
LBB92_16:
	ld.global.nc.f32 	%f35, [%rd9+4];
	add.rn.f32 	%f66, %f66, %f35;
LBB92_8:
	or.b32  	%r20, %r4, 1024;
	setp.lt.u32 	%p4, %r20, %r3;
	@%p4 bra 	LBB92_17;
	bra.uni 	LBB92_9;
LBB92_17:
	ld.global.nc.f32 	%f36, [%rd9+4096];
	add.rn.f32 	%f66, %f66, %f36;
LBB92_9:
	or.b32  	%r21, %r4, 1025;
	setp.lt.u32 	%p5, %r21, %r3;
	@%p5 bra 	LBB92_18;
	bra.uni 	LBB92_10;
LBB92_18:
	ld.global.nc.f32 	%f37, [%rd9+4100];
	add.rn.f32 	%f66, %f66, %f37;
LBB92_10:
	or.b32  	%r22, %r4, 2048;
	setp.lt.u32 	%p6, %r22, %r3;
	@%p6 bra 	LBB92_19;
	bra.uni 	LBB92_11;
LBB92_19:
	ld.global.nc.f32 	%f38, [%rd9+8192];
	add.rn.f32 	%f66, %f66, %f38;
LBB92_11:
	or.b32  	%r23, %r4, 2049;
	setp.lt.u32 	%p7, %r23, %r3;
	@%p7 bra 	LBB92_20;
	bra.uni 	LBB92_12;
LBB92_20:
	ld.global.nc.f32 	%f39, [%rd9+8196];
	add.rn.f32 	%f66, %f66, %f39;
LBB92_12:
	or.b32  	%r24, %r4, 3072;
	setp.lt.u32 	%p8, %r24, %r3;
	@%p8 bra 	LBB92_21;
	bra.uni 	LBB92_13;
LBB92_21:
	ld.global.nc.f32 	%f40, [%rd9+12288];
	add.rn.f32 	%f66, %f66, %f40;
LBB92_13:
	or.b32  	%r25, %r4, 3073;
	setp.lt.u32 	%p9, %r25, %r3;
	@%p9 bra 	LBB92_14;
	bra.uni 	LBB92_3;
LBB92_14:
	or.b32  	%r26, %r5, 3073;
	add.s32 	%r28, %r26, %r10;
	bra.uni 	LBB92_2;
LBB92_1:
	mul.lo.s32 	%r15, %r2, 12544;
	add.s32 	%r16, %r5, %r15;
	mul.wide.u32 	%rd16, %r16, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f20, [%rd17];
	add.rn.f32 	%f21, %f20, 0f00000000;
	cvt.u64.u32 	%rd18, %r15;
	cvt.u64.u32 	%rd19, %r5;
	add.s64 	%rd20, %rd19, %rd18;
	shl.b64 	%rd21, %rd20, 2;
	add.s64 	%rd22, %rd3, %rd21;
	ld.global.nc.f32 	%f22, [%rd22+4];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd22+4096];
	add.rn.f32 	%f26, %f23, %f24;
	add.rn.f32 	%f27, %f26, %f25;
	ld.global.nc.v2.f32 	{%f28, %f29}, [%rd22+8192];
	add.rn.f32 	%f30, %f27, %f28;
	add.rn.f32 	%f31, %f30, %f29;
	ld.global.nc.f32 	%f32, [%rd22+12288];
	add.rn.f32 	%f66, %f31, %f32;
	or.b32  	%r17, %r5, 3073;
	add.s32 	%r28, %r17, %r15;
LBB92_2:
	mul.wide.u32 	%rd28, %r28, 4;
	add.s64 	%rd29, %rd3, %rd28;
	ld.global.nc.f32 	%f41, [%rd29];
	add.rn.f32 	%f66, %f66, %f41;
LBB92_3:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f42, %f66, 16, 31, -1;
	add.rn.f32 	%f43, %f66, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p10, %r7, 0;
	mov.u64 	%rd32, shared_cache_054;
	@%p10 bra 	LBB92_22;
	bra.uni 	LBB92_4;
LBB92_22:
	mul.wide.u32 	%rd31, %r8, 4;
	add.s64 	%rd6, %rd32, %rd31;
	add.rn.f32 	%f4, %f49, %f50;
	st.shared.f32 	[%rd6], %f4;
LBB92_4:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r8, 0;
	@%p11 bra 	LBB92_23;
	bra.uni 	LBB92_5;
LBB92_23:
	add.u64 	%rd15, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd33, %r7, 4;
	add.s64 	%rd11, %rd32, %rd33;
	cvta.shared.u64 	%rd35, %rd11;
	mov.u32 	%r27, 0;
	st.local.u32 	[%rd2], %r27;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd37, %rd35, %rd15, %p12;
	ld.f32 	%f51, [%rd37];
	shfl.sync.down.b32	%f52, %f51, 16, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 8, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	shfl.sync.down.b32	%f56, %f55, 4, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 2, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 1, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	st.f32 	[%rd37], %f61;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB92_5;
	ld.param.u64 	%rd12, [fusion_304_param_0];
	cvta.to.global.u64 	%rd1, %rd12;
	mul.wide.u32 	%rd30, %r2, 4;
	add.s64 	%rd5, %rd1, %rd30;
	ld.shared.f32 	%f62, [%rd11];
	atom.global.add.f32 	%f63, [%rd5], %f62;
LBB92_5:
	ret;

}
	// .globl	fusion_302
.visible .entry fusion_302(
	.param .u64 fusion_302_param_0,
	.param .u64 fusion_302_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot93[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<137>;
	.reg .b32 	%r<89>;
	.reg .b64 	%rd<128>;

	mov.u64 	%SPL, __local_depot93;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_302_param_0];
	ld.param.u64 	%rd9, [fusion_302_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd4, %rd10, 1639936;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 3;
	shr.u32 	%r2, %r8, 2;
	setp.eq.s32 	%p1, %r9, 3;
	shl.b32 	%r10, %r9, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r10, %r4;
	@%p1 bra 	LBB93_5;
	bra.uni 	LBB93_1;
LBB93_5:
	selp.b32 	%r3, 256, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mov.f32 	%f130, 0f00000000;
	@%p2 bra 	LBB93_14;
	bra.uni 	LBB93_6;
LBB93_14:
	mad.lo.s32 	%r43, %r2, 12544, %r5;
	mul.wide.u32 	%rd51, %r43, 1402438301;
	shr.u64 	%rd52, %rd51, 44;
	cvt.u32.u64 	%r44, %rd52;
	and.b32  	%r45, %r44, 31;
	mul.wide.u32 	%rd53, %r43, 4;
	add.s64 	%rd54, %rd4, %rd53;
	ld.global.nc.f32 	%f67, [%rd54];
	mul.wide.u32 	%rd55, %r45, 4;
	add.s64 	%rd56, %rd1, %rd55;
	ld.global.nc.f32 	%f68, [%rd56];
	mul.rn.f32 	%f69, %f68, 0fB8A72F05;
	add.rn.f32 	%f70, %f67, %f69;
	mul.rn.f32 	%f71, %f70, %f70;
	add.rn.f32 	%f130, %f71, 0f00000000;
LBB93_6:
	or.b32  	%r46, %r4, 1;
	setp.lt.u32 	%p3, %r46, %r3;
	@%p3 bra 	LBB93_15;
	bra.uni 	LBB93_7;
LBB93_15:
	or.b32  	%r47, %r5, 1;
	mul.lo.s32 	%r48, %r2, 12544;
	add.s32 	%r49, %r47, %r48;
	mul.wide.u32 	%rd57, %r49, 1402438301;
	shr.u64 	%rd58, %rd57, 44;
	cvt.u32.u64 	%r50, %rd58;
	and.b32  	%r51, %r50, 31;
	cvt.u64.u32 	%rd59, %r48;
	cvt.u64.u32 	%rd60, %r5;
	add.s64 	%rd61, %rd60, %rd59;
	shl.b64 	%rd62, %rd61, 2;
	add.s64 	%rd63, %rd4, %rd62;
	ld.global.nc.f32 	%f72, [%rd63+4];
	mul.wide.u32 	%rd64, %r51, 4;
	add.s64 	%rd65, %rd1, %rd64;
	ld.global.nc.f32 	%f73, [%rd65];
	mul.rn.f32 	%f74, %f73, 0fB8A72F05;
	add.rn.f32 	%f75, %f72, %f74;
	mul.rn.f32 	%f76, %f75, %f75;
	add.rn.f32 	%f130, %f130, %f76;
LBB93_7:
	or.b32  	%r52, %r4, 1024;
	setp.lt.u32 	%p4, %r52, %r3;
	@%p4 bra 	LBB93_16;
	bra.uni 	LBB93_8;
LBB93_16:
	or.b32  	%r53, %r5, 1024;
	mul.lo.s32 	%r54, %r2, 12544;
	add.s32 	%r55, %r53, %r54;
	mul.wide.u32 	%rd66, %r55, 1402438301;
	shr.u64 	%rd67, %rd66, 44;
	cvt.u32.u64 	%r56, %rd67;
	and.b32  	%r57, %r56, 31;
	cvt.u64.u32 	%rd68, %r54;
	cvt.u64.u32 	%rd69, %r5;
	add.s64 	%rd70, %rd69, %rd68;
	shl.b64 	%rd71, %rd70, 2;
	add.s64 	%rd72, %rd4, %rd71;
	ld.global.nc.f32 	%f77, [%rd72+4096];
	mul.wide.u32 	%rd73, %r57, 4;
	add.s64 	%rd74, %rd1, %rd73;
	ld.global.nc.f32 	%f78, [%rd74];
	mul.rn.f32 	%f79, %f78, 0fB8A72F05;
	add.rn.f32 	%f80, %f77, %f79;
	mul.rn.f32 	%f81, %f80, %f80;
	add.rn.f32 	%f130, %f130, %f81;
LBB93_8:
	or.b32  	%r58, %r4, 1025;
	setp.lt.u32 	%p5, %r58, %r3;
	@%p5 bra 	LBB93_17;
	bra.uni 	LBB93_9;
LBB93_17:
	or.b32  	%r59, %r5, 1025;
	mul.lo.s32 	%r60, %r2, 12544;
	add.s32 	%r61, %r59, %r60;
	mul.wide.u32 	%rd75, %r61, 1402438301;
	shr.u64 	%rd76, %rd75, 44;
	cvt.u32.u64 	%r62, %rd76;
	and.b32  	%r63, %r62, 31;
	cvt.u64.u32 	%rd77, %r60;
	cvt.u64.u32 	%rd78, %r5;
	add.s64 	%rd79, %rd78, %rd77;
	shl.b64 	%rd80, %rd79, 2;
	add.s64 	%rd81, %rd4, %rd80;
	ld.global.nc.f32 	%f82, [%rd81+4100];
	mul.wide.u32 	%rd82, %r63, 4;
	add.s64 	%rd83, %rd1, %rd82;
	ld.global.nc.f32 	%f83, [%rd83];
	mul.rn.f32 	%f84, %f83, 0fB8A72F05;
	add.rn.f32 	%f85, %f82, %f84;
	mul.rn.f32 	%f86, %f85, %f85;
	add.rn.f32 	%f130, %f130, %f86;
LBB93_9:
	or.b32  	%r64, %r4, 2048;
	setp.lt.u32 	%p6, %r64, %r3;
	@%p6 bra 	LBB93_18;
	bra.uni 	LBB93_10;
LBB93_18:
	or.b32  	%r65, %r5, 2048;
	mul.lo.s32 	%r66, %r2, 12544;
	add.s32 	%r67, %r65, %r66;
	mul.wide.u32 	%rd84, %r67, 1402438301;
	shr.u64 	%rd85, %rd84, 44;
	cvt.u32.u64 	%r68, %rd85;
	and.b32  	%r69, %r68, 31;
	cvt.u64.u32 	%rd86, %r66;
	cvt.u64.u32 	%rd87, %r5;
	add.s64 	%rd88, %rd87, %rd86;
	shl.b64 	%rd89, %rd88, 2;
	add.s64 	%rd90, %rd4, %rd89;
	ld.global.nc.f32 	%f87, [%rd90+8192];
	mul.wide.u32 	%rd91, %r69, 4;
	add.s64 	%rd92, %rd1, %rd91;
	ld.global.nc.f32 	%f88, [%rd92];
	mul.rn.f32 	%f89, %f88, 0fB8A72F05;
	add.rn.f32 	%f90, %f87, %f89;
	mul.rn.f32 	%f91, %f90, %f90;
	add.rn.f32 	%f130, %f130, %f91;
LBB93_10:
	or.b32  	%r70, %r4, 2049;
	setp.lt.u32 	%p7, %r70, %r3;
	@%p7 bra 	LBB93_19;
	bra.uni 	LBB93_11;
LBB93_19:
	or.b32  	%r71, %r5, 2049;
	mul.lo.s32 	%r72, %r2, 12544;
	add.s32 	%r73, %r71, %r72;
	mul.wide.u32 	%rd93, %r73, 1402438301;
	shr.u64 	%rd94, %rd93, 44;
	cvt.u32.u64 	%r74, %rd94;
	and.b32  	%r75, %r74, 31;
	cvt.u64.u32 	%rd95, %r72;
	cvt.u64.u32 	%rd96, %r5;
	add.s64 	%rd97, %rd96, %rd95;
	shl.b64 	%rd98, %rd97, 2;
	add.s64 	%rd99, %rd4, %rd98;
	ld.global.nc.f32 	%f92, [%rd99+8196];
	mul.wide.u32 	%rd100, %r75, 4;
	add.s64 	%rd101, %rd1, %rd100;
	ld.global.nc.f32 	%f93, [%rd101];
	mul.rn.f32 	%f94, %f93, 0fB8A72F05;
	add.rn.f32 	%f95, %f92, %f94;
	mul.rn.f32 	%f96, %f95, %f95;
	add.rn.f32 	%f130, %f130, %f96;
LBB93_11:
	or.b32  	%r76, %r4, 3072;
	setp.lt.u32 	%p8, %r76, %r3;
	@%p8 bra 	LBB93_20;
	bra.uni 	LBB93_12;
LBB93_20:
	or.b32  	%r77, %r5, 3072;
	mul.lo.s32 	%r78, %r2, 12544;
	add.s32 	%r79, %r77, %r78;
	mul.wide.u32 	%rd102, %r79, 1402438301;
	shr.u64 	%rd103, %rd102, 44;
	cvt.u32.u64 	%r80, %rd103;
	and.b32  	%r81, %r80, 31;
	cvt.u64.u32 	%rd104, %r78;
	cvt.u64.u32 	%rd105, %r5;
	add.s64 	%rd106, %rd105, %rd104;
	shl.b64 	%rd107, %rd106, 2;
	add.s64 	%rd108, %rd4, %rd107;
	ld.global.nc.f32 	%f97, [%rd108+12288];
	mul.wide.u32 	%rd109, %r81, 4;
	add.s64 	%rd110, %rd1, %rd109;
	ld.global.nc.f32 	%f98, [%rd110];
	mul.rn.f32 	%f99, %f98, 0fB8A72F05;
	add.rn.f32 	%f100, %f97, %f99;
	mul.rn.f32 	%f101, %f100, %f100;
	add.rn.f32 	%f130, %f130, %f101;
LBB93_12:
	or.b32  	%r82, %r4, 3073;
	setp.lt.u32 	%p9, %r82, %r3;
	@%p9 bra 	LBB93_13;
	bra.uni 	LBB93_2;
LBB93_13:
	or.b32  	%r83, %r5, 3073;
	mul.lo.s32 	%r84, %r2, 12544;
	add.s32 	%r85, %r83, %r84;
	mul.wide.u32 	%rd111, %r85, 1402438301;
	shr.u64 	%rd112, %rd111, 44;
	cvt.u32.u64 	%r86, %rd112;
	and.b32  	%r87, %r86, 31;
	cvt.u64.u32 	%rd113, %r84;
	cvt.u64.u32 	%rd114, %r5;
	add.s64 	%rd115, %rd114, %rd113;
	shl.b64 	%rd116, %rd115, 2;
	add.s64 	%rd117, %rd4, %rd116;
	ld.global.nc.f32 	%f102, [%rd117+12292];
	mul.wide.u32 	%rd118, %r87, 4;
	add.s64 	%rd119, %rd1, %rd118;
	ld.global.nc.f32 	%f103, [%rd119];
	mul.rn.f32 	%f104, %f103, 0fB8A72F05;
	add.rn.f32 	%f105, %f102, %f104;
	mul.rn.f32 	%f106, %f105, %f105;
	add.rn.f32 	%f130, %f130, %f106;
	bra.uni 	LBB93_2;
LBB93_1:
	mul.lo.s32 	%r11, %r2, 12544;
	add.s32 	%r12, %r5, %r11;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 44;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd4, %rd14;
	ld.global.nc.f32 	%f19, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f20, [%rd17];
	mul.rn.f32 	%f21, %f20, 0f38A72F05;
	sub.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f24, %f23, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r11;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 44;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r11;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd4, %rd23;
	ld.global.nc.f32 	%f25, [%rd24+4];
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f26, [%rd26];
	mul.rn.f32 	%f27, %f26, 0f38A72F05;
	sub.rn.f32 	%f28, %f25, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f24, %f29;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r11;
	mul.wide.u32 	%rd27, %r20, 1402438301;
	shr.u64 	%rd28, %rd27, 44;
	cvt.u32.u64 	%r21, %rd28;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd24+4096];
	mul.wide.u32 	%rd29, %r22, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f33, [%rd30];
	mul.rn.f32 	%f34, %f33, 0f38A72F05;
	sub.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f37, %f30, %f36;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r11;
	mul.wide.u32 	%rd31, %r24, 1402438301;
	shr.u64 	%rd32, %rd31, 44;
	cvt.u32.u64 	%r25, %rd32;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd33, %r26, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f38, [%rd34];
	mul.rn.f32 	%f39, %f38, 0f38A72F05;
	sub.rn.f32 	%f40, %f32, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f42, %f37, %f41;
	or.b32  	%r27, %r5, 2048;
	add.s32 	%r28, %r27, %r11;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 44;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.v2.f32 	{%f43, %f44}, [%rd24+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f45, [%rd38];
	mul.rn.f32 	%f46, %f45, 0f38A72F05;
	sub.rn.f32 	%f47, %f43, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f49, %f42, %f48;
	or.b32  	%r31, %r5, 2049;
	add.s32 	%r32, %r31, %r11;
	mul.wide.u32 	%rd39, %r32, 1402438301;
	shr.u64 	%rd40, %rd39, 44;
	cvt.u32.u64 	%r33, %rd40;
	and.b32  	%r34, %r33, 31;
	mul.wide.u32 	%rd41, %r34, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f50, [%rd42];
	mul.rn.f32 	%f51, %f50, 0f38A72F05;
	sub.rn.f32 	%f52, %f44, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f54, %f49, %f53;
	or.b32  	%r35, %r5, 3072;
	add.s32 	%r36, %r35, %r11;
	mul.wide.u32 	%rd43, %r36, 1402438301;
	shr.u64 	%rd44, %rd43, 44;
	cvt.u32.u64 	%r37, %rd44;
	and.b32  	%r38, %r37, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd24+12288];
	mul.wide.u32 	%rd45, %r38, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f57, [%rd46];
	mul.rn.f32 	%f58, %f57, 0f38A72F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f54, %f60;
	or.b32  	%r39, %r5, 3073;
	add.s32 	%r40, %r39, %r11;
	mul.wide.u32 	%rd47, %r40, 1402438301;
	shr.u64 	%rd48, %rd47, 44;
	cvt.u32.u64 	%r41, %rd48;
	and.b32  	%r42, %r41, 31;
	mul.wide.u32 	%rd49, %r42, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f62, [%rd50];
	mul.rn.f32 	%f63, %f62, 0f38A72F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f130, %f61, %f65;
LBB93_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f107, %f130, 16, 31, -1;
	add.rn.f32 	%f108, %f130, %f107;
	shfl.sync.down.b32	%f109, %f108, 8, 31, -1;
	add.rn.f32 	%f110, %f108, %f109;
	shfl.sync.down.b32	%f111, %f110, 4, 31, -1;
	add.rn.f32 	%f112, %f110, %f111;
	shfl.sync.down.b32	%f113, %f112, 2, 31, -1;
	add.rn.f32 	%f114, %f112, %f113;
	shfl.sync.down.b32	%f115, %f114, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd122, shared_cache_055;
	@%p10 bra 	LBB93_21;
	bra.uni 	LBB93_3;
LBB93_21:
	mul.wide.u32 	%rd121, %r7, 4;
	add.s64 	%rd6, %rd122, %rd121;
	add.rn.f32 	%f2, %f114, %f115;
	st.shared.f32 	[%rd6], %f2;
LBB93_3:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB93_22;
	bra.uni 	LBB93_4;
LBB93_22:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd123, %r6, 4;
	add.s64 	%rd7, %rd122, %rd123;
	cvta.shared.u64 	%rd125, %rd7;
	mov.u32 	%r88, 0;
	st.local.u32 	[%rd2], %r88;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd127, %rd125, %rd11, %p12;
	ld.f32 	%f116, [%rd127];
	shfl.sync.down.b32	%f117, %f116, 16, 31, -1;
	add.rn.f32 	%f118, %f116, %f117;
	shfl.sync.down.b32	%f119, %f118, 8, 31, -1;
	add.rn.f32 	%f120, %f118, %f119;
	shfl.sync.down.b32	%f121, %f120, 4, 31, -1;
	add.rn.f32 	%f122, %f120, %f121;
	shfl.sync.down.b32	%f123, %f122, 2, 31, -1;
	add.rn.f32 	%f124, %f122, %f123;
	shfl.sync.down.b32	%f125, %f124, 1, 31, -1;
	add.rn.f32 	%f126, %f124, %f125;
	st.f32 	[%rd127], %f126;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB93_4;
	add.s64 	%rd3, %rd10, 1605632;
	mul.wide.u32 	%rd120, %r2, 4;
	add.s64 	%rd5, %rd3, %rd120;
	ld.shared.f32 	%f127, [%rd7];
	atom.global.add.f32 	%f128, [%rd5], %f127;
LBB93_4:
	ret;

}
	// .globl	fusion_301
.visible .entry fusion_301(
	.param .u64 fusion_301_param_0,
	.param .u64 fusion_301_param_1,
	.param .u64 fusion_301_param_2,
	.param .u64 fusion_301_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_301_param_0];
	ld.param.u64 	%rd2, [fusion_301_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_301_param_1];
	ld.param.u64 	%rd5, [fusion_301_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 511;
	shr.u64 	%rd11, %rd9, 44;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+1639936];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+1605632];
	mul.rn.f32 	%f7, %f6, 0f38A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_300
.visible .entry fusion_300(
	.param .u64 fusion_300_param_0,
	.param .u64 fusion_300_param_1,
	.param .u64 fusion_300_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<45>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_300_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 512;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+16384];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+32768];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+49152];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+65536];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+81920];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+98304];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+114688];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+131072];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+147456];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+163840];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+180224];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+196608];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+212992];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+229376];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+245760];
	add.rn.f32 	%f33, %f31, %f32;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_056;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f33;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f34, [%rd18];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f1, %f42, %f43;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB95_2;
	bra.uni 	LBB95_1;
LBB95_2:
	ld.param.u64 	%rd3, [fusion_300_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f44, [%rd1], %f1;
LBB95_1:
	ret;

}
	// .globl	fusion_426
.visible .entry fusion_426(
	.param .u64 fusion_426_param_0,
	.param .u64 fusion_426_param_1,
	.param .u64 fusion_426_param_2
)
.reqntid 64, 1, 1
{
	.local .align 4 .b8 	__local_depot96[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<25>;

	mov.u64 	%SPL, __local_depot96;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_426_param_0];
	ld.param.u64 	%rd8, [fusion_426_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd12, %r4, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd14, %r5, 512;
	add.s64 	%rd15, %rd10, %rd14;
	add.s64 	%rd16, %rd15, %rd12;
	ld.global.nc.f32 	%f2, [%rd16];
	add.s64 	%rd17, %rd9, %rd12;
	ld.global.nc.f32 	%f3, [%rd17];
	mul.rn.f32 	%f4, %f3, 0f3B000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd16+512];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd16+65536];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd16+66048];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd16+131072];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd16+131584];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd16+196608];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd16+197120];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd19, shared_cache_057;
	@%p1 bra 	LBB96_3;
	bra.uni 	LBB96_1;
LBB96_3:
	mul.wide.u32 	%rd18, %r3, 4;
	add.s64 	%rd3, %rd19, %rd18;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB96_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB96_4;
	bra.uni 	LBB96_2;
LBB96_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd19, %rd20;
	cvta.shared.u64 	%rd22, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 2;
	selp.b64 	%rd24, %rd22, %rd11, %p3;
	ld.f32 	%f45, [%rd24];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd24], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB96_2;
	ld.param.u64 	%rd6, [fusion_426_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd13, %rd7, %rd12;
	add.s64 	%rd2, %rd13, 1605632;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB96_2:
	ret;

}
	// .globl	fusion_297
.visible .entry fusion_297(
	.param .u64 fusion_297_param_0,
	.param .u64 fusion_297_param_1,
	.param .u64 fusion_297_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_297_param_0];
	ld.param.u64 	%rd2, [fusion_297_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_297_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 9;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 511;
	and.b32  	%r11, %r8, 510;
	and.b32  	%r12, %r7, 509;
	and.b32  	%r13, %r4, 508;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+1605632];
	mul.rn.f32 	%f2, %f1, 0f3B000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 512;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3B000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 512;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 512;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 512;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+3646976], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_296
.visible .entry fusion_296(
	.param .u64 fusion_296_param_0,
	.param .u64 fusion_296_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot98[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot98;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_296_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3245568;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 3136;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+3328];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+6656];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB98_4;
	bra.uni 	LBB98_1;
LBB98_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+9984];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB98_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_058;
	@%p2 bra 	LBB98_5;
	bra.uni 	LBB98_2;
LBB98_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB98_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB98_6;
	bra.uni 	LBB98_3;
LBB98_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB98_3;
	ld.param.u64 	%rd7, [fusion_296_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB98_3:
	ret;

}
	// .globl	fusion_294
.visible .entry fusion_294(
	.param .u64 fusion_294_param_0,
	.param .u64 fusion_294_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot99[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot99;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_294_param_0];
	ld.param.u64 	%rd9, [fusion_294_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 3245568;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 3136;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 42;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 42;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 832;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 42;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+3328];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 833;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 42;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f39A72F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 1664;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 42;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+6656];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f39A72F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 1665;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 42;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f39A72F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB99_4;
	bra.uni 	LBB99_1;
LBB99_4:
	add.s32 	%r26, %r3, 2496;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 42;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+9984];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 2497;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 42;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f39A72F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB99_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_059;
	@%p2 bra 	LBB99_5;
	bra.uni 	LBB99_2;
LBB99_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB99_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB99_6;
	bra.uni 	LBB99_3;
LBB99_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB99_3;
	add.s64 	%rd3, %rd10, 3646976;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB99_3:
	ret;

}
	// .globl	fusion_293
.visible .entry fusion_293(
	.param .u64 fusion_293_param_0,
	.param .u64 fusion_293_param_1,
	.param .u64 fusion_293_param_2,
	.param .u64 fusion_293_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<14>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<55>;
	.reg .b64 	%rd<77>;

	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	shl.b32 	%r17, %r15, 10;
	shl.b32 	%r18, %r16, 2;
	or.b32  	%r1, %r18, %r17;
	setp.lt.u32 	%p1, %r1, 115200;
	@%p1 bra 	LBB100_2;
	bra.uni 	LBB100_1;
LBB100_2:
	ld.param.u64 	%rd8, [fusion_293_param_0];
	ld.param.u64 	%rd9, [fusion_293_param_3];
	cvta.to.global.u64 	%rd10, %rd9;
	ld.param.u64 	%rd11, [fusion_293_param_1];
	ld.param.u64 	%rd12, [fusion_293_param_2];
	cvta.to.global.u64 	%rd1, %rd12;
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd8;
	add.s64 	%rd4, %rd10, 3835392;
	add.s64 	%rd5, %rd10, 3646976;
	add.s64 	%rd6, %rd10, 3245568;
	mul.wide.u32 	%rd13, %r1, -1851608123;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r2, %rd14;
	or.b32  	%r19, %r1, 1;
	mul.wide.u32 	%rd15, %r19, -2004318071;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r20, %rd16;
	mul.lo.s32 	%r21, %r20, 30;
	sub.s32 	%r3, %r19, %r21;
	or.b32  	%r22, %r1, 2;
	mul.wide.u32 	%rd17, %r22, -2004318071;
	shr.u64 	%rd18, %rd17, 36;
	cvt.u32.u64 	%r24, %rd18;
	mul.lo.s32 	%r25, %r24, 30;
	mul.wide.u32 	%rd19, %r24, -2004318071;
	shr.u64 	%rd20, %rd19, 36;
	cvt.u32.u64 	%r26, %rd20;
	mul.lo.s32 	%r27, %r26, 30;
	or.b32  	%r28, %r1, 3;
	mul.wide.u32 	%rd21, %r28, -2004318071;
	shr.u64 	%rd22, %rd21, 36;
	cvt.u32.u64 	%r30, %rd22;
	mul.wide.u32 	%rd23, %r30, -2004318071;
	shr.u64 	%rd24, %rd23, 36;
	cvt.u32.u64 	%r32, %rd24;
	mul.wide.u32 	%rd25, %r1, -2004318071;
	shr.u64 	%rd26, %rd25, 36;
	cvt.u32.u64 	%r35, %rd26;
	cvt.u16.u64 	%rs1, %rd26;
	mul.wide.u16 	%r36, %rs1, -30583;
	shr.u32 	%r37, %r36, 20;
	cvt.u16.u32 	%rs2, %r37;
	mul.lo.s16 	%rs3, %rs2, 30;
	sub.s16 	%rs4, %rs1, %rs3;
	cvt.u32.u16 	%r38, %rs4;
	mul.lo.s32 	%r39, %r35, 30;
	add.s32 	%r8, %r38, -1;
	setp.lt.u32 	%p2, %r8, 28;
	not.b32 	%r40, %r39;
	add.s32 	%r9, %r40, %r1;
	setp.lt.u32 	%p3, %r9, 28;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f72, 0f00000000;
	bfe.u32 	%r53, %r2, 2, 5;
	and.b32  	%r54, %r2, 127;
	mul.wide.u32 	%rd76, %r8, 112;
	mov.f32 	%f69, %f72;
	@%p4 bra 	LBB100_7;
	bra.uni 	LBB100_3;
LBB100_7:
	mul.wide.u32 	%rd27, %r54, 3136;
	add.s64 	%rd28, %rd6, %rd27;
	add.s64 	%rd30, %rd28, %rd76;
	mul.wide.u32 	%rd31, %r9, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.nc.f32 	%f10, [%rd32];
	mul.wide.u32 	%rd33, %r54, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f11, [%rd34];
	mul.wide.u32 	%rd35, %r53, 4;
	add.s64 	%rd36, %rd5, %rd35;
	ld.global.nc.f32 	%f12, [%rd36];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd37, %rd2, %rd33;
	ld.global.nc.f32 	%f18, [%rd37];
	add.s64 	%rd38, %rd3, %rd35;
	ld.global.nc.f32 	%f19, [%rd38];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB100_3:
	mul.lo.s32 	%r31, %r30, 30;
	mul.lo.s32 	%r33, %r32, 30;
	sub.s32 	%r4, %r22, %r25;
	sub.s32 	%r5, %r24, %r27;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd7, %rd4, %rd39;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r10, %r3, -1;
	setp.lt.u32 	%p6, %r10, 28;
	and.pred  	%p7, %p6, %p2;
	mov.f32 	%f70, %f72;
	@%p7 bra 	LBB100_8;
	bra.uni 	LBB100_4;
LBB100_8:
	mul.wide.u32 	%rd40, %r54, 3136;
	add.s64 	%rd41, %rd6, %rd40;
	add.s64 	%rd43, %rd41, %rd76;
	mul.wide.u32 	%rd44, %r10, 4;
	add.s64 	%rd45, %rd43, %rd44;
	ld.global.nc.f32 	%f25, [%rd45];
	mul.wide.u32 	%rd46, %r54, 4;
	add.s64 	%rd47, %rd1, %rd46;
	ld.global.nc.f32 	%f26, [%rd47];
	mul.wide.u32 	%rd48, %r53, 4;
	add.s64 	%rd49, %rd5, %rd48;
	ld.global.nc.f32 	%f27, [%rd49];
	mul.rn.f32 	%f28, %f27, 0f39A72F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd50, %rd2, %rd46;
	ld.global.nc.f32 	%f33, [%rd50];
	add.s64 	%rd51, %rd3, %rd48;
	ld.global.nc.f32 	%f34, [%rd51];
	mul.rn.f32 	%f35, %f34, 0f39A72F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB100_4:
	sub.s32 	%r6, %r28, %r31;
	sub.s32 	%r7, %r30, %r33;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r11, %r5, -1;
	setp.lt.u32 	%p8, %r11, 28;
	add.s32 	%r12, %r4, -1;
	setp.lt.u32 	%p9, %r12, 28;
	and.pred  	%p10, %p9, %p8;
	mov.f32 	%f71, %f72;
	@%p10 bra 	LBB100_9;
	bra.uni 	LBB100_5;
LBB100_9:
	mul.wide.u32 	%rd52, %r54, 3136;
	add.s64 	%rd53, %rd6, %rd52;
	mul.wide.u32 	%rd54, %r11, 112;
	add.s64 	%rd55, %rd53, %rd54;
	mul.wide.u32 	%rd56, %r12, 4;
	add.s64 	%rd57, %rd55, %rd56;
	ld.global.nc.f32 	%f40, [%rd57];
	mul.wide.u32 	%rd58, %r54, 4;
	add.s64 	%rd59, %rd1, %rd58;
	ld.global.nc.f32 	%f41, [%rd59];
	mul.wide.u32 	%rd60, %r53, 4;
	add.s64 	%rd61, %rd5, %rd60;
	ld.global.nc.f32 	%f42, [%rd61];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd62, %rd2, %rd58;
	ld.global.nc.f32 	%f48, [%rd62];
	add.s64 	%rd63, %rd3, %rd60;
	ld.global.nc.f32 	%f49, [%rd63];
	mul.rn.f32 	%f50, %f49, 0f39A72F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB100_5:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r13, %r7, -1;
	setp.lt.u32 	%p11, %r13, 28;
	add.s32 	%r14, %r6, -1;
	setp.lt.u32 	%p12, %r14, 28;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	LBB100_10;
	bra.uni 	LBB100_6;
LBB100_10:
	mul.wide.u32 	%rd64, %r54, 3136;
	add.s64 	%rd65, %rd6, %rd64;
	mul.wide.u32 	%rd66, %r13, 112;
	add.s64 	%rd67, %rd65, %rd66;
	mul.wide.u32 	%rd68, %r14, 4;
	add.s64 	%rd69, %rd67, %rd68;
	ld.global.nc.f32 	%f55, [%rd69];
	mul.wide.u32 	%rd70, %r54, 4;
	add.s64 	%rd71, %rd1, %rd70;
	ld.global.nc.f32 	%f56, [%rd71];
	mul.wide.u32 	%rd72, %r53, 4;
	add.s64 	%rd73, %rd5, %rd72;
	ld.global.nc.f32 	%f57, [%rd73];
	mul.rn.f32 	%f58, %f57, 0f39A72F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd74, %rd2, %rd70;
	ld.global.nc.f32 	%f63, [%rd74];
	add.s64 	%rd75, %rd3, %rd72;
	ld.global.nc.f32 	%f64, [%rd75];
	mul.rn.f32 	%f65, %f64, 0f39A72F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB100_6:
	st.global.f32 	[%rd7+12], %f72;
LBB100_1:
	ret;

}
	// .globl	fusion_292
.visible .entry fusion_292(
	.param .u64 fusion_292_param_0,
	.param .u64 fusion_292_param_1,
	.param .u64 fusion_292_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_292_param_0];
	ld.param.u64 	%rd6, [fusion_292_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB101_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 96;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 2;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 196608;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 65536;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 512;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 96;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 2;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 196608;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 65536;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 512;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 96;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 2;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 196608;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 65536;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 512;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 38;
	@%p1 bra 	LBB101_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_060;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB101_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB101_4:
	ret;

}
	// .globl	fusion_291
.visible .entry fusion_291(
	.param .u64 fusion_291_param_0,
	.param .u64 fusion_291_param_1,
	.param .u64 fusion_291_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_291_param_0];
	ld.param.u64 	%rd2, [fusion_291_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_291_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 40;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 127;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 127;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 127;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 127;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 196608;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 65536;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 512;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f3A638E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 196608;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 65536;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 512;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 196608;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 65536;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 512;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 196608;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 65536;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 512;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+3245568], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_290
.visible .entry fusion_290(
	.param .u64 fusion_290_param_0,
	.param .u64 fusion_290_param_1
)
.reqntid 160, 1, 1
{
	.local .align 4 .b8 	__local_depot103[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<50>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot103;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_290_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3245568;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1152;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f8, [%rd17+4];
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f7, %f9;
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd3+1280];
	mul.rn.f32 	%f13, %f11, %f11;
	add.rn.f32 	%f14, %f10, %f13;
	mul.rn.f32 	%f15, %f12, %f12;
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+2560];
	mul.rn.f32 	%f19, %f17, %f17;
	add.rn.f32 	%f20, %f16, %f19;
	mul.rn.f32 	%f21, %f18, %f18;
	add.rn.f32 	%f49, %f20, %f21;
	setp.lt.u32 	%p1, %r1, 96;
	@%p1 bra 	LBB103_4;
	bra.uni 	LBB103_1;
LBB103_4:
	ld.global.nc.v2.f32 	{%f22, %f23}, [%rd3+3840];
	mul.rn.f32 	%f24, %f22, %f22;
	add.rn.f32 	%f25, %f49, %f24;
	mul.rn.f32 	%f26, %f23, %f23;
	add.rn.f32 	%f49, %f25, %f26;
LBB103_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f27, %f49, 16, 31, -1;
	add.rn.f32 	%f28, %f49, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_061;
	@%p2 bra 	LBB103_5;
	bra.uni 	LBB103_2;
LBB103_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f34, %f35;
	st.shared.f32 	[%rd5], %f3;
LBB103_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB103_6;
	bra.uni 	LBB103_3;
LBB103_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 5;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f36, [%rd25];
	shfl.sync.down.b32	%f37, %f36, 16, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 8, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 4, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 2, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 1, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	st.f32 	[%rd25], %f46;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB103_3;
	ld.param.u64 	%rd7, [fusion_290_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f47, [%rd6];
	atom.global.add.f32 	%f48, [%rd4], %f47;
LBB103_3:
	ret;

}
	// .globl	fusion_289
.visible .entry fusion_289(
	.param .u64 fusion_289_param_0,
	.param .u64 fusion_289_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_289_param_0];
	ld.param.u64 	%rd2, [fusion_289_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 40;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A638E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+3245568];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+3245568], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_288
.visible .entry fusion_288(
	.param .u64 fusion_288_param_0,
	.param .u64 fusion_288_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot105[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot105;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_288_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 4296192;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 3136;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+3328];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+6656];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB105_4;
	bra.uni 	LBB105_1;
LBB105_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+9984];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB105_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_062;
	@%p2 bra 	LBB105_5;
	bra.uni 	LBB105_2;
LBB105_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB105_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB105_6;
	bra.uni 	LBB105_3;
LBB105_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB105_3;
	ld.param.u64 	%rd7, [fusion_288_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB105_3:
	ret;

}
	// .globl	fusion_286
.visible .entry fusion_286(
	.param .u64 fusion_286_param_0,
	.param .u64 fusion_286_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot106[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot106;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_286_param_0];
	ld.param.u64 	%rd9, [fusion_286_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 4296192;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 3136;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 42;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 42;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 832;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 42;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+3328];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 833;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 42;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f39A72F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 1664;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 42;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+6656];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f39A72F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 1665;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 42;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f39A72F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB106_4;
	bra.uni 	LBB106_1;
LBB106_4:
	add.s32 	%r26, %r3, 2496;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 42;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+9984];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 2497;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 42;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f39A72F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB106_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_063;
	@%p2 bra 	LBB106_5;
	bra.uni 	LBB106_2;
LBB106_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB106_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB106_6;
	bra.uni 	LBB106_3;
LBB106_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB106_3;
	add.s64 	%rd3, %rd10, 3646976;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB106_3:
	ret;

}
	// .globl	fusion_285
.visible .entry fusion_285(
	.param .u64 fusion_285_param_0,
	.param .u64 fusion_285_param_1,
	.param .u64 fusion_285_param_2,
	.param .u64 fusion_285_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_285_param_0];
	ld.param.u64 	%rd2, [fusion_285_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_285_param_1];
	ld.param.u64 	%rd5, [fusion_285_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 127;
	shr.u64 	%rd11, %rd9, 42;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+4296192];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+3646976];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+3245568], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_284
.visible .entry fusion_284(
	.param .u64 fusion_284_param_0,
	.param .u64 fusion_284_param_1,
	.param .u64 fusion_284_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<21>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_284_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 2048;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+65536];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+131072];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+196608];
	add.rn.f32 	%f9, %f7, %f8;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_064;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f9;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f10, [%rd18];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f1, %f18, %f19;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB108_2;
	bra.uni 	LBB108_1;
LBB108_2:
	ld.param.u64 	%rd3, [fusion_284_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f20, [%rd1], %f1;
LBB108_1:
	ret;

}
	// .globl	fusion_427
.visible .entry fusion_427(
	.param .u64 fusion_427_param_0,
	.param .u64 fusion_427_param_1,
	.param .u64 fusion_427_param_2
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot109[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<21>;

	mov.u64 	%SPL, __local_depot109;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_427_param_0];
	ld.param.u64 	%rd7, [fusion_427_param_1];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 2048;
	add.s64 	%rd12, %rd9, %rd11;
	mul.wide.u32 	%rd13, %r2, 4;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f2, [%rd14];
	add.s64 	%rd15, %rd8, %rd13;
	ld.global.nc.f32 	%f3, [%rd15];
	mul.rn.f32 	%f4, %f3, 0f3C000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+2048];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+131072];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+133120];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	shfl.sync.down.b32	%f20, %f19, 16, 31, -1;
	add.rn.f32 	%f21, %f20, %f19;
	shfl.sync.down.b32	%f22, %f21, 8, 31, -1;
	add.rn.f32 	%f23, %f22, %f21;
	shfl.sync.down.b32	%f24, %f23, 4, 31, -1;
	add.rn.f32 	%f25, %f24, %f23;
	shfl.sync.down.b32	%f26, %f25, 2, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB109_3;
	bra.uni 	LBB109_1;
LBB109_3:
	add.rn.f32 	%f1, %f28, %f27;
	st.shared.f32 	[shared_cache_065], %f1;
LBB109_1:
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r1, 4;
	mov.u64 	%rd17, shared_cache_065;
	add.s64 	%rd3, %rd17, %rd16;
	cvta.shared.u64 	%rd18, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd20, %rd18, %rd10, %p1;
	ld.f32 	%f29, [%rd20];
	shfl.sync.down.b32	%f30, %f29, 16, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 8, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 4, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 2, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 1, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	st.f32 	[%rd20], %f39;
	@%p1 bra 	LBB109_4;
	bra.uni 	LBB109_2;
LBB109_4:
	ld.param.u64 	%rd5, [fusion_427_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	add.s64 	%rd2, %rd6, %rd13;
	ld.shared.f32 	%f40, [%rd3];
	atom.global.add.f32 	%f41, [%rd2], %f40;
LBB109_2:
	ret;

}
	// .globl	fusion_281
.visible .entry fusion_281(
	.param .u64 fusion_281_param_0,
	.param .u64 fusion_281_param_1,
	.param .u64 fusion_281_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_281_param_0];
	ld.param.u64 	%rd2, [fusion_281_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_281_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 7;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 127;
	and.b32  	%r11, %r8, 126;
	and.b32  	%r12, %r7, 125;
	and.b32  	%r13, %r4, 124;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3C000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 2048;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3C000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 2048;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 2048;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 2048;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd9;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+3646976], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_3943
.visible .entry add_3943(
	.param .u64 add_3943_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 401408;
	@%p1 bra 	LBB111_2;
	bra.uni 	LBB111_1;
LBB111_2:
	ld.param.u64 	%rd2, [add_3943_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+1639936];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+1639936], {%f9, %f10, %f11, %f12};
LBB111_1:
	ret;

}
	// .globl	fusion_280
.visible .entry fusion_280(
	.param .u64 fusion_280_param_0,
	.param .u64 fusion_280_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot112[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<29>;
	.reg .b64 	%rd<38>;

	mov.u64 	%SPL, __local_depot112;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd13, [fusion_280_param_1];
	cvta.to.global.u64 	%rd14, %rd13;
	add.s64 	%rd3, %rd14, 1639936;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r12, %ctaid.x;
	and.b32  	%r13, %r12, 3;
	shr.u32 	%r2, %r12, 2;
	setp.eq.s32 	%p1, %r13, 3;
	shl.b32 	%r14, %r13, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r14, %r4;
	@%p1 bra 	LBB112_6;
	bra.uni 	LBB112_1;
LBB112_6:
	selp.b32 	%r3, 256, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mul.lo.s32 	%r10, %r2, 12544;
	mov.f32 	%f66, 0f00000000;
	@%p2 bra 	LBB112_15;
	bra.uni 	LBB112_7;
LBB112_15:
	add.s32 	%r18, %r5, %r10;
	mul.wide.u32 	%rd23, %r18, 4;
	add.s64 	%rd8, %rd3, %rd23;
	ld.global.nc.f32 	%f34, [%rd8];
	add.rn.f32 	%f66, %f34, 0f00000000;
LBB112_7:
	or.b32  	%r19, %r4, 1;
	setp.lt.u32 	%p3, %r19, %r3;
	cvt.u64.u32 	%rd24, %r10;
	cvt.u64.u32 	%rd25, %r5;
	add.s64 	%rd26, %rd25, %rd24;
	shl.b64 	%rd27, %rd26, 2;
	add.s64 	%rd9, %rd3, %rd27;
	@%p3 bra 	LBB112_16;
	bra.uni 	LBB112_8;
LBB112_16:
	ld.global.nc.f32 	%f35, [%rd9+4];
	add.rn.f32 	%f66, %f66, %f35;
LBB112_8:
	or.b32  	%r20, %r4, 1024;
	setp.lt.u32 	%p4, %r20, %r3;
	@%p4 bra 	LBB112_17;
	bra.uni 	LBB112_9;
LBB112_17:
	ld.global.nc.f32 	%f36, [%rd9+4096];
	add.rn.f32 	%f66, %f66, %f36;
LBB112_9:
	or.b32  	%r21, %r4, 1025;
	setp.lt.u32 	%p5, %r21, %r3;
	@%p5 bra 	LBB112_18;
	bra.uni 	LBB112_10;
LBB112_18:
	ld.global.nc.f32 	%f37, [%rd9+4100];
	add.rn.f32 	%f66, %f66, %f37;
LBB112_10:
	or.b32  	%r22, %r4, 2048;
	setp.lt.u32 	%p6, %r22, %r3;
	@%p6 bra 	LBB112_19;
	bra.uni 	LBB112_11;
LBB112_19:
	ld.global.nc.f32 	%f38, [%rd9+8192];
	add.rn.f32 	%f66, %f66, %f38;
LBB112_11:
	or.b32  	%r23, %r4, 2049;
	setp.lt.u32 	%p7, %r23, %r3;
	@%p7 bra 	LBB112_20;
	bra.uni 	LBB112_12;
LBB112_20:
	ld.global.nc.f32 	%f39, [%rd9+8196];
	add.rn.f32 	%f66, %f66, %f39;
LBB112_12:
	or.b32  	%r24, %r4, 3072;
	setp.lt.u32 	%p8, %r24, %r3;
	@%p8 bra 	LBB112_21;
	bra.uni 	LBB112_13;
LBB112_21:
	ld.global.nc.f32 	%f40, [%rd9+12288];
	add.rn.f32 	%f66, %f66, %f40;
LBB112_13:
	or.b32  	%r25, %r4, 3073;
	setp.lt.u32 	%p9, %r25, %r3;
	@%p9 bra 	LBB112_14;
	bra.uni 	LBB112_3;
LBB112_14:
	or.b32  	%r26, %r5, 3073;
	add.s32 	%r28, %r26, %r10;
	bra.uni 	LBB112_2;
LBB112_1:
	mul.lo.s32 	%r15, %r2, 12544;
	add.s32 	%r16, %r5, %r15;
	mul.wide.u32 	%rd16, %r16, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f20, [%rd17];
	add.rn.f32 	%f21, %f20, 0f00000000;
	cvt.u64.u32 	%rd18, %r15;
	cvt.u64.u32 	%rd19, %r5;
	add.s64 	%rd20, %rd19, %rd18;
	shl.b64 	%rd21, %rd20, 2;
	add.s64 	%rd22, %rd3, %rd21;
	ld.global.nc.f32 	%f22, [%rd22+4];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd22+4096];
	add.rn.f32 	%f26, %f23, %f24;
	add.rn.f32 	%f27, %f26, %f25;
	ld.global.nc.v2.f32 	{%f28, %f29}, [%rd22+8192];
	add.rn.f32 	%f30, %f27, %f28;
	add.rn.f32 	%f31, %f30, %f29;
	ld.global.nc.f32 	%f32, [%rd22+12288];
	add.rn.f32 	%f66, %f31, %f32;
	or.b32  	%r17, %r5, 3073;
	add.s32 	%r28, %r17, %r15;
LBB112_2:
	mul.wide.u32 	%rd28, %r28, 4;
	add.s64 	%rd29, %rd3, %rd28;
	ld.global.nc.f32 	%f41, [%rd29];
	add.rn.f32 	%f66, %f66, %f41;
LBB112_3:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f42, %f66, 16, 31, -1;
	add.rn.f32 	%f43, %f66, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p10, %r7, 0;
	mov.u64 	%rd32, shared_cache_066;
	@%p10 bra 	LBB112_22;
	bra.uni 	LBB112_4;
LBB112_22:
	mul.wide.u32 	%rd31, %r8, 4;
	add.s64 	%rd6, %rd32, %rd31;
	add.rn.f32 	%f4, %f49, %f50;
	st.shared.f32 	[%rd6], %f4;
LBB112_4:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r8, 0;
	@%p11 bra 	LBB112_23;
	bra.uni 	LBB112_5;
LBB112_23:
	add.u64 	%rd15, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd33, %r7, 4;
	add.s64 	%rd11, %rd32, %rd33;
	cvta.shared.u64 	%rd35, %rd11;
	mov.u32 	%r27, 0;
	st.local.u32 	[%rd2], %r27;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd37, %rd35, %rd15, %p12;
	ld.f32 	%f51, [%rd37];
	shfl.sync.down.b32	%f52, %f51, 16, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 8, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	shfl.sync.down.b32	%f56, %f55, 4, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 2, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 1, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	st.f32 	[%rd37], %f61;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB112_5;
	ld.param.u64 	%rd12, [fusion_280_param_0];
	cvta.to.global.u64 	%rd1, %rd12;
	mul.wide.u32 	%rd30, %r2, 4;
	add.s64 	%rd5, %rd1, %rd30;
	ld.shared.f32 	%f62, [%rd11];
	atom.global.add.f32 	%f63, [%rd5], %f62;
LBB112_5:
	ret;

}
	// .globl	fusion_278
.visible .entry fusion_278(
	.param .u64 fusion_278_param_0,
	.param .u64 fusion_278_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot113[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<137>;
	.reg .b32 	%r<89>;
	.reg .b64 	%rd<128>;

	mov.u64 	%SPL, __local_depot113;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_278_param_0];
	ld.param.u64 	%rd9, [fusion_278_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd4, %rd10, 1639936;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 3;
	shr.u32 	%r2, %r8, 2;
	setp.eq.s32 	%p1, %r9, 3;
	shl.b32 	%r10, %r9, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r10, %r4;
	@%p1 bra 	LBB113_5;
	bra.uni 	LBB113_1;
LBB113_5:
	selp.b32 	%r3, 256, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mov.f32 	%f130, 0f00000000;
	@%p2 bra 	LBB113_14;
	bra.uni 	LBB113_6;
LBB113_14:
	mad.lo.s32 	%r43, %r2, 12544, %r5;
	mul.wide.u32 	%rd51, %r43, 1402438301;
	shr.u64 	%rd52, %rd51, 44;
	cvt.u32.u64 	%r44, %rd52;
	and.b32  	%r45, %r44, 31;
	mul.wide.u32 	%rd53, %r43, 4;
	add.s64 	%rd54, %rd4, %rd53;
	ld.global.nc.f32 	%f67, [%rd54];
	mul.wide.u32 	%rd55, %r45, 4;
	add.s64 	%rd56, %rd1, %rd55;
	ld.global.nc.f32 	%f68, [%rd56];
	mul.rn.f32 	%f69, %f68, 0fB8A72F05;
	add.rn.f32 	%f70, %f67, %f69;
	mul.rn.f32 	%f71, %f70, %f70;
	add.rn.f32 	%f130, %f71, 0f00000000;
LBB113_6:
	or.b32  	%r46, %r4, 1;
	setp.lt.u32 	%p3, %r46, %r3;
	@%p3 bra 	LBB113_15;
	bra.uni 	LBB113_7;
LBB113_15:
	or.b32  	%r47, %r5, 1;
	mul.lo.s32 	%r48, %r2, 12544;
	add.s32 	%r49, %r47, %r48;
	mul.wide.u32 	%rd57, %r49, 1402438301;
	shr.u64 	%rd58, %rd57, 44;
	cvt.u32.u64 	%r50, %rd58;
	and.b32  	%r51, %r50, 31;
	cvt.u64.u32 	%rd59, %r48;
	cvt.u64.u32 	%rd60, %r5;
	add.s64 	%rd61, %rd60, %rd59;
	shl.b64 	%rd62, %rd61, 2;
	add.s64 	%rd63, %rd4, %rd62;
	ld.global.nc.f32 	%f72, [%rd63+4];
	mul.wide.u32 	%rd64, %r51, 4;
	add.s64 	%rd65, %rd1, %rd64;
	ld.global.nc.f32 	%f73, [%rd65];
	mul.rn.f32 	%f74, %f73, 0fB8A72F05;
	add.rn.f32 	%f75, %f72, %f74;
	mul.rn.f32 	%f76, %f75, %f75;
	add.rn.f32 	%f130, %f130, %f76;
LBB113_7:
	or.b32  	%r52, %r4, 1024;
	setp.lt.u32 	%p4, %r52, %r3;
	@%p4 bra 	LBB113_16;
	bra.uni 	LBB113_8;
LBB113_16:
	or.b32  	%r53, %r5, 1024;
	mul.lo.s32 	%r54, %r2, 12544;
	add.s32 	%r55, %r53, %r54;
	mul.wide.u32 	%rd66, %r55, 1402438301;
	shr.u64 	%rd67, %rd66, 44;
	cvt.u32.u64 	%r56, %rd67;
	and.b32  	%r57, %r56, 31;
	cvt.u64.u32 	%rd68, %r54;
	cvt.u64.u32 	%rd69, %r5;
	add.s64 	%rd70, %rd69, %rd68;
	shl.b64 	%rd71, %rd70, 2;
	add.s64 	%rd72, %rd4, %rd71;
	ld.global.nc.f32 	%f77, [%rd72+4096];
	mul.wide.u32 	%rd73, %r57, 4;
	add.s64 	%rd74, %rd1, %rd73;
	ld.global.nc.f32 	%f78, [%rd74];
	mul.rn.f32 	%f79, %f78, 0fB8A72F05;
	add.rn.f32 	%f80, %f77, %f79;
	mul.rn.f32 	%f81, %f80, %f80;
	add.rn.f32 	%f130, %f130, %f81;
LBB113_8:
	or.b32  	%r58, %r4, 1025;
	setp.lt.u32 	%p5, %r58, %r3;
	@%p5 bra 	LBB113_17;
	bra.uni 	LBB113_9;
LBB113_17:
	or.b32  	%r59, %r5, 1025;
	mul.lo.s32 	%r60, %r2, 12544;
	add.s32 	%r61, %r59, %r60;
	mul.wide.u32 	%rd75, %r61, 1402438301;
	shr.u64 	%rd76, %rd75, 44;
	cvt.u32.u64 	%r62, %rd76;
	and.b32  	%r63, %r62, 31;
	cvt.u64.u32 	%rd77, %r60;
	cvt.u64.u32 	%rd78, %r5;
	add.s64 	%rd79, %rd78, %rd77;
	shl.b64 	%rd80, %rd79, 2;
	add.s64 	%rd81, %rd4, %rd80;
	ld.global.nc.f32 	%f82, [%rd81+4100];
	mul.wide.u32 	%rd82, %r63, 4;
	add.s64 	%rd83, %rd1, %rd82;
	ld.global.nc.f32 	%f83, [%rd83];
	mul.rn.f32 	%f84, %f83, 0fB8A72F05;
	add.rn.f32 	%f85, %f82, %f84;
	mul.rn.f32 	%f86, %f85, %f85;
	add.rn.f32 	%f130, %f130, %f86;
LBB113_9:
	or.b32  	%r64, %r4, 2048;
	setp.lt.u32 	%p6, %r64, %r3;
	@%p6 bra 	LBB113_18;
	bra.uni 	LBB113_10;
LBB113_18:
	or.b32  	%r65, %r5, 2048;
	mul.lo.s32 	%r66, %r2, 12544;
	add.s32 	%r67, %r65, %r66;
	mul.wide.u32 	%rd84, %r67, 1402438301;
	shr.u64 	%rd85, %rd84, 44;
	cvt.u32.u64 	%r68, %rd85;
	and.b32  	%r69, %r68, 31;
	cvt.u64.u32 	%rd86, %r66;
	cvt.u64.u32 	%rd87, %r5;
	add.s64 	%rd88, %rd87, %rd86;
	shl.b64 	%rd89, %rd88, 2;
	add.s64 	%rd90, %rd4, %rd89;
	ld.global.nc.f32 	%f87, [%rd90+8192];
	mul.wide.u32 	%rd91, %r69, 4;
	add.s64 	%rd92, %rd1, %rd91;
	ld.global.nc.f32 	%f88, [%rd92];
	mul.rn.f32 	%f89, %f88, 0fB8A72F05;
	add.rn.f32 	%f90, %f87, %f89;
	mul.rn.f32 	%f91, %f90, %f90;
	add.rn.f32 	%f130, %f130, %f91;
LBB113_10:
	or.b32  	%r70, %r4, 2049;
	setp.lt.u32 	%p7, %r70, %r3;
	@%p7 bra 	LBB113_19;
	bra.uni 	LBB113_11;
LBB113_19:
	or.b32  	%r71, %r5, 2049;
	mul.lo.s32 	%r72, %r2, 12544;
	add.s32 	%r73, %r71, %r72;
	mul.wide.u32 	%rd93, %r73, 1402438301;
	shr.u64 	%rd94, %rd93, 44;
	cvt.u32.u64 	%r74, %rd94;
	and.b32  	%r75, %r74, 31;
	cvt.u64.u32 	%rd95, %r72;
	cvt.u64.u32 	%rd96, %r5;
	add.s64 	%rd97, %rd96, %rd95;
	shl.b64 	%rd98, %rd97, 2;
	add.s64 	%rd99, %rd4, %rd98;
	ld.global.nc.f32 	%f92, [%rd99+8196];
	mul.wide.u32 	%rd100, %r75, 4;
	add.s64 	%rd101, %rd1, %rd100;
	ld.global.nc.f32 	%f93, [%rd101];
	mul.rn.f32 	%f94, %f93, 0fB8A72F05;
	add.rn.f32 	%f95, %f92, %f94;
	mul.rn.f32 	%f96, %f95, %f95;
	add.rn.f32 	%f130, %f130, %f96;
LBB113_11:
	or.b32  	%r76, %r4, 3072;
	setp.lt.u32 	%p8, %r76, %r3;
	@%p8 bra 	LBB113_20;
	bra.uni 	LBB113_12;
LBB113_20:
	or.b32  	%r77, %r5, 3072;
	mul.lo.s32 	%r78, %r2, 12544;
	add.s32 	%r79, %r77, %r78;
	mul.wide.u32 	%rd102, %r79, 1402438301;
	shr.u64 	%rd103, %rd102, 44;
	cvt.u32.u64 	%r80, %rd103;
	and.b32  	%r81, %r80, 31;
	cvt.u64.u32 	%rd104, %r78;
	cvt.u64.u32 	%rd105, %r5;
	add.s64 	%rd106, %rd105, %rd104;
	shl.b64 	%rd107, %rd106, 2;
	add.s64 	%rd108, %rd4, %rd107;
	ld.global.nc.f32 	%f97, [%rd108+12288];
	mul.wide.u32 	%rd109, %r81, 4;
	add.s64 	%rd110, %rd1, %rd109;
	ld.global.nc.f32 	%f98, [%rd110];
	mul.rn.f32 	%f99, %f98, 0fB8A72F05;
	add.rn.f32 	%f100, %f97, %f99;
	mul.rn.f32 	%f101, %f100, %f100;
	add.rn.f32 	%f130, %f130, %f101;
LBB113_12:
	or.b32  	%r82, %r4, 3073;
	setp.lt.u32 	%p9, %r82, %r3;
	@%p9 bra 	LBB113_13;
	bra.uni 	LBB113_2;
LBB113_13:
	or.b32  	%r83, %r5, 3073;
	mul.lo.s32 	%r84, %r2, 12544;
	add.s32 	%r85, %r83, %r84;
	mul.wide.u32 	%rd111, %r85, 1402438301;
	shr.u64 	%rd112, %rd111, 44;
	cvt.u32.u64 	%r86, %rd112;
	and.b32  	%r87, %r86, 31;
	cvt.u64.u32 	%rd113, %r84;
	cvt.u64.u32 	%rd114, %r5;
	add.s64 	%rd115, %rd114, %rd113;
	shl.b64 	%rd116, %rd115, 2;
	add.s64 	%rd117, %rd4, %rd116;
	ld.global.nc.f32 	%f102, [%rd117+12292];
	mul.wide.u32 	%rd118, %r87, 4;
	add.s64 	%rd119, %rd1, %rd118;
	ld.global.nc.f32 	%f103, [%rd119];
	mul.rn.f32 	%f104, %f103, 0fB8A72F05;
	add.rn.f32 	%f105, %f102, %f104;
	mul.rn.f32 	%f106, %f105, %f105;
	add.rn.f32 	%f130, %f130, %f106;
	bra.uni 	LBB113_2;
LBB113_1:
	mul.lo.s32 	%r11, %r2, 12544;
	add.s32 	%r12, %r5, %r11;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 44;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd4, %rd14;
	ld.global.nc.f32 	%f19, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f20, [%rd17];
	mul.rn.f32 	%f21, %f20, 0f38A72F05;
	sub.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f24, %f23, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r11;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 44;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r11;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd4, %rd23;
	ld.global.nc.f32 	%f25, [%rd24+4];
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f26, [%rd26];
	mul.rn.f32 	%f27, %f26, 0f38A72F05;
	sub.rn.f32 	%f28, %f25, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f24, %f29;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r11;
	mul.wide.u32 	%rd27, %r20, 1402438301;
	shr.u64 	%rd28, %rd27, 44;
	cvt.u32.u64 	%r21, %rd28;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd24+4096];
	mul.wide.u32 	%rd29, %r22, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f33, [%rd30];
	mul.rn.f32 	%f34, %f33, 0f38A72F05;
	sub.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f37, %f30, %f36;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r11;
	mul.wide.u32 	%rd31, %r24, 1402438301;
	shr.u64 	%rd32, %rd31, 44;
	cvt.u32.u64 	%r25, %rd32;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd33, %r26, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f38, [%rd34];
	mul.rn.f32 	%f39, %f38, 0f38A72F05;
	sub.rn.f32 	%f40, %f32, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f42, %f37, %f41;
	or.b32  	%r27, %r5, 2048;
	add.s32 	%r28, %r27, %r11;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 44;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.v2.f32 	{%f43, %f44}, [%rd24+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f45, [%rd38];
	mul.rn.f32 	%f46, %f45, 0f38A72F05;
	sub.rn.f32 	%f47, %f43, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f49, %f42, %f48;
	or.b32  	%r31, %r5, 2049;
	add.s32 	%r32, %r31, %r11;
	mul.wide.u32 	%rd39, %r32, 1402438301;
	shr.u64 	%rd40, %rd39, 44;
	cvt.u32.u64 	%r33, %rd40;
	and.b32  	%r34, %r33, 31;
	mul.wide.u32 	%rd41, %r34, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f50, [%rd42];
	mul.rn.f32 	%f51, %f50, 0f38A72F05;
	sub.rn.f32 	%f52, %f44, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f54, %f49, %f53;
	or.b32  	%r35, %r5, 3072;
	add.s32 	%r36, %r35, %r11;
	mul.wide.u32 	%rd43, %r36, 1402438301;
	shr.u64 	%rd44, %rd43, 44;
	cvt.u32.u64 	%r37, %rd44;
	and.b32  	%r38, %r37, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd24+12288];
	mul.wide.u32 	%rd45, %r38, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f57, [%rd46];
	mul.rn.f32 	%f58, %f57, 0f38A72F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f54, %f60;
	or.b32  	%r39, %r5, 3073;
	add.s32 	%r40, %r39, %r11;
	mul.wide.u32 	%rd47, %r40, 1402438301;
	shr.u64 	%rd48, %rd47, 44;
	cvt.u32.u64 	%r41, %rd48;
	and.b32  	%r42, %r41, 31;
	mul.wide.u32 	%rd49, %r42, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f62, [%rd50];
	mul.rn.f32 	%f63, %f62, 0f38A72F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f130, %f61, %f65;
LBB113_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f107, %f130, 16, 31, -1;
	add.rn.f32 	%f108, %f130, %f107;
	shfl.sync.down.b32	%f109, %f108, 8, 31, -1;
	add.rn.f32 	%f110, %f108, %f109;
	shfl.sync.down.b32	%f111, %f110, 4, 31, -1;
	add.rn.f32 	%f112, %f110, %f111;
	shfl.sync.down.b32	%f113, %f112, 2, 31, -1;
	add.rn.f32 	%f114, %f112, %f113;
	shfl.sync.down.b32	%f115, %f114, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd122, shared_cache_067;
	@%p10 bra 	LBB113_21;
	bra.uni 	LBB113_3;
LBB113_21:
	mul.wide.u32 	%rd121, %r7, 4;
	add.s64 	%rd6, %rd122, %rd121;
	add.rn.f32 	%f2, %f114, %f115;
	st.shared.f32 	[%rd6], %f2;
LBB113_3:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB113_22;
	bra.uni 	LBB113_4;
LBB113_22:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd123, %r6, 4;
	add.s64 	%rd7, %rd122, %rd123;
	cvta.shared.u64 	%rd125, %rd7;
	mov.u32 	%r88, 0;
	st.local.u32 	[%rd2], %r88;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd127, %rd125, %rd11, %p12;
	ld.f32 	%f116, [%rd127];
	shfl.sync.down.b32	%f117, %f116, 16, 31, -1;
	add.rn.f32 	%f118, %f116, %f117;
	shfl.sync.down.b32	%f119, %f118, 8, 31, -1;
	add.rn.f32 	%f120, %f118, %f119;
	shfl.sync.down.b32	%f121, %f120, 4, 31, -1;
	add.rn.f32 	%f122, %f120, %f121;
	shfl.sync.down.b32	%f123, %f122, 2, 31, -1;
	add.rn.f32 	%f124, %f122, %f123;
	shfl.sync.down.b32	%f125, %f124, 1, 31, -1;
	add.rn.f32 	%f126, %f124, %f125;
	st.f32 	[%rd127], %f126;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB113_4;
	add.s64 	%rd3, %rd10, 1605632;
	mul.wide.u32 	%rd120, %r2, 4;
	add.s64 	%rd5, %rd3, %rd120;
	ld.shared.f32 	%f127, [%rd7];
	atom.global.add.f32 	%f128, [%rd5], %f127;
LBB113_4:
	ret;

}
	// .globl	fusion_277
.visible .entry fusion_277(
	.param .u64 fusion_277_param_0,
	.param .u64 fusion_277_param_1,
	.param .u64 fusion_277_param_2,
	.param .u64 fusion_277_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_277_param_0];
	ld.param.u64 	%rd2, [fusion_277_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_277_param_1];
	ld.param.u64 	%rd5, [fusion_277_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 511;
	shr.u64 	%rd11, %rd9, 44;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+1639936];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+1605632];
	mul.rn.f32 	%f7, %f6, 0f38A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_276
.visible .entry fusion_276(
	.param .u64 fusion_276_param_0,
	.param .u64 fusion_276_param_1,
	.param .u64 fusion_276_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<45>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_276_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 512;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+16384];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+32768];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+49152];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+65536];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+81920];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+98304];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+114688];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+131072];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+147456];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+163840];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+180224];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+196608];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+212992];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+229376];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+245760];
	add.rn.f32 	%f33, %f31, %f32;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_068;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f33;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f34, [%rd18];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f1, %f42, %f43;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB115_2;
	bra.uni 	LBB115_1;
LBB115_2:
	ld.param.u64 	%rd3, [fusion_276_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f44, [%rd1], %f1;
LBB115_1:
	ret;

}
	// .globl	fusion_428
.visible .entry fusion_428(
	.param .u64 fusion_428_param_0,
	.param .u64 fusion_428_param_1,
	.param .u64 fusion_428_param_2
)
.reqntid 64, 1, 1
{
	.local .align 4 .b8 	__local_depot116[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<25>;

	mov.u64 	%SPL, __local_depot116;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_428_param_0];
	ld.param.u64 	%rd8, [fusion_428_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd12, %r4, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd14, %r5, 512;
	add.s64 	%rd15, %rd10, %rd14;
	add.s64 	%rd16, %rd15, %rd12;
	ld.global.nc.f32 	%f2, [%rd16];
	add.s64 	%rd17, %rd9, %rd12;
	ld.global.nc.f32 	%f3, [%rd17];
	mul.rn.f32 	%f4, %f3, 0f3B000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd16+512];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd16+65536];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd16+66048];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd16+131072];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd16+131584];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd16+196608];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd16+197120];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd19, shared_cache_069;
	@%p1 bra 	LBB116_3;
	bra.uni 	LBB116_1;
LBB116_3:
	mul.wide.u32 	%rd18, %r3, 4;
	add.s64 	%rd3, %rd19, %rd18;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB116_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB116_4;
	bra.uni 	LBB116_2;
LBB116_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd19, %rd20;
	cvta.shared.u64 	%rd22, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 2;
	selp.b64 	%rd24, %rd22, %rd11, %p3;
	ld.f32 	%f45, [%rd24];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd24], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB116_2;
	ld.param.u64 	%rd6, [fusion_428_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd13, %rd7, %rd12;
	add.s64 	%rd2, %rd13, 1605632;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB116_2:
	ret;

}
	// .globl	fusion_273
.visible .entry fusion_273(
	.param .u64 fusion_273_param_0,
	.param .u64 fusion_273_param_1,
	.param .u64 fusion_273_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_273_param_0];
	ld.param.u64 	%rd2, [fusion_273_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_273_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 9;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 511;
	and.b32  	%r11, %r8, 510;
	and.b32  	%r12, %r7, 509;
	and.b32  	%r13, %r4, 508;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+1605632];
	mul.rn.f32 	%f2, %f1, 0f3B000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 512;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3B000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 512;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 512;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 512;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+3646976], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_272
.visible .entry fusion_272(
	.param .u64 fusion_272_param_0,
	.param .u64 fusion_272_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot118[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot118;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_272_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3245568;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 3136;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+3328];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+6656];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB118_4;
	bra.uni 	LBB118_1;
LBB118_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+9984];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB118_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_070;
	@%p2 bra 	LBB118_5;
	bra.uni 	LBB118_2;
LBB118_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB118_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB118_6;
	bra.uni 	LBB118_3;
LBB118_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB118_3;
	ld.param.u64 	%rd7, [fusion_272_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB118_3:
	ret;

}
	// .globl	fusion_270
.visible .entry fusion_270(
	.param .u64 fusion_270_param_0,
	.param .u64 fusion_270_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot119[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot119;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_270_param_0];
	ld.param.u64 	%rd9, [fusion_270_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 3245568;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 3136;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 42;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 42;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 832;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 42;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+3328];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 833;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 42;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f39A72F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 1664;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 42;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+6656];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f39A72F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 1665;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 42;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f39A72F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB119_4;
	bra.uni 	LBB119_1;
LBB119_4:
	add.s32 	%r26, %r3, 2496;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 42;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+9984];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 2497;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 42;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f39A72F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB119_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_071;
	@%p2 bra 	LBB119_5;
	bra.uni 	LBB119_2;
LBB119_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB119_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB119_6;
	bra.uni 	LBB119_3;
LBB119_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB119_3;
	add.s64 	%rd3, %rd10, 3646976;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB119_3:
	ret;

}
	// .globl	fusion_269
.visible .entry fusion_269(
	.param .u64 fusion_269_param_0,
	.param .u64 fusion_269_param_1,
	.param .u64 fusion_269_param_2,
	.param .u64 fusion_269_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<14>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<55>;
	.reg .b64 	%rd<77>;

	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	shl.b32 	%r17, %r15, 10;
	shl.b32 	%r18, %r16, 2;
	or.b32  	%r1, %r18, %r17;
	setp.lt.u32 	%p1, %r1, 115200;
	@%p1 bra 	LBB120_2;
	bra.uni 	LBB120_1;
LBB120_2:
	ld.param.u64 	%rd8, [fusion_269_param_0];
	ld.param.u64 	%rd9, [fusion_269_param_3];
	cvta.to.global.u64 	%rd10, %rd9;
	ld.param.u64 	%rd11, [fusion_269_param_1];
	ld.param.u64 	%rd12, [fusion_269_param_2];
	cvta.to.global.u64 	%rd1, %rd12;
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd8;
	add.s64 	%rd4, %rd10, 3835392;
	add.s64 	%rd5, %rd10, 3646976;
	add.s64 	%rd6, %rd10, 3245568;
	mul.wide.u32 	%rd13, %r1, -1851608123;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r2, %rd14;
	or.b32  	%r19, %r1, 1;
	mul.wide.u32 	%rd15, %r19, -2004318071;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r20, %rd16;
	mul.lo.s32 	%r21, %r20, 30;
	sub.s32 	%r3, %r19, %r21;
	or.b32  	%r22, %r1, 2;
	mul.wide.u32 	%rd17, %r22, -2004318071;
	shr.u64 	%rd18, %rd17, 36;
	cvt.u32.u64 	%r24, %rd18;
	mul.lo.s32 	%r25, %r24, 30;
	mul.wide.u32 	%rd19, %r24, -2004318071;
	shr.u64 	%rd20, %rd19, 36;
	cvt.u32.u64 	%r26, %rd20;
	mul.lo.s32 	%r27, %r26, 30;
	or.b32  	%r28, %r1, 3;
	mul.wide.u32 	%rd21, %r28, -2004318071;
	shr.u64 	%rd22, %rd21, 36;
	cvt.u32.u64 	%r30, %rd22;
	mul.wide.u32 	%rd23, %r30, -2004318071;
	shr.u64 	%rd24, %rd23, 36;
	cvt.u32.u64 	%r32, %rd24;
	mul.wide.u32 	%rd25, %r1, -2004318071;
	shr.u64 	%rd26, %rd25, 36;
	cvt.u32.u64 	%r35, %rd26;
	cvt.u16.u64 	%rs1, %rd26;
	mul.wide.u16 	%r36, %rs1, -30583;
	shr.u32 	%r37, %r36, 20;
	cvt.u16.u32 	%rs2, %r37;
	mul.lo.s16 	%rs3, %rs2, 30;
	sub.s16 	%rs4, %rs1, %rs3;
	cvt.u32.u16 	%r38, %rs4;
	mul.lo.s32 	%r39, %r35, 30;
	add.s32 	%r8, %r38, -1;
	setp.lt.u32 	%p2, %r8, 28;
	not.b32 	%r40, %r39;
	add.s32 	%r9, %r40, %r1;
	setp.lt.u32 	%p3, %r9, 28;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f72, 0f00000000;
	bfe.u32 	%r53, %r2, 2, 5;
	and.b32  	%r54, %r2, 127;
	mul.wide.u32 	%rd76, %r8, 112;
	mov.f32 	%f69, %f72;
	@%p4 bra 	LBB120_7;
	bra.uni 	LBB120_3;
LBB120_7:
	mul.wide.u32 	%rd27, %r54, 3136;
	add.s64 	%rd28, %rd6, %rd27;
	add.s64 	%rd30, %rd28, %rd76;
	mul.wide.u32 	%rd31, %r9, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.nc.f32 	%f10, [%rd32];
	mul.wide.u32 	%rd33, %r54, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f11, [%rd34];
	mul.wide.u32 	%rd35, %r53, 4;
	add.s64 	%rd36, %rd5, %rd35;
	ld.global.nc.f32 	%f12, [%rd36];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd37, %rd2, %rd33;
	ld.global.nc.f32 	%f18, [%rd37];
	add.s64 	%rd38, %rd3, %rd35;
	ld.global.nc.f32 	%f19, [%rd38];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB120_3:
	mul.lo.s32 	%r31, %r30, 30;
	mul.lo.s32 	%r33, %r32, 30;
	sub.s32 	%r4, %r22, %r25;
	sub.s32 	%r5, %r24, %r27;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd7, %rd4, %rd39;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r10, %r3, -1;
	setp.lt.u32 	%p6, %r10, 28;
	and.pred  	%p7, %p6, %p2;
	mov.f32 	%f70, %f72;
	@%p7 bra 	LBB120_8;
	bra.uni 	LBB120_4;
LBB120_8:
	mul.wide.u32 	%rd40, %r54, 3136;
	add.s64 	%rd41, %rd6, %rd40;
	add.s64 	%rd43, %rd41, %rd76;
	mul.wide.u32 	%rd44, %r10, 4;
	add.s64 	%rd45, %rd43, %rd44;
	ld.global.nc.f32 	%f25, [%rd45];
	mul.wide.u32 	%rd46, %r54, 4;
	add.s64 	%rd47, %rd1, %rd46;
	ld.global.nc.f32 	%f26, [%rd47];
	mul.wide.u32 	%rd48, %r53, 4;
	add.s64 	%rd49, %rd5, %rd48;
	ld.global.nc.f32 	%f27, [%rd49];
	mul.rn.f32 	%f28, %f27, 0f39A72F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd50, %rd2, %rd46;
	ld.global.nc.f32 	%f33, [%rd50];
	add.s64 	%rd51, %rd3, %rd48;
	ld.global.nc.f32 	%f34, [%rd51];
	mul.rn.f32 	%f35, %f34, 0f39A72F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB120_4:
	sub.s32 	%r6, %r28, %r31;
	sub.s32 	%r7, %r30, %r33;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r11, %r5, -1;
	setp.lt.u32 	%p8, %r11, 28;
	add.s32 	%r12, %r4, -1;
	setp.lt.u32 	%p9, %r12, 28;
	and.pred  	%p10, %p9, %p8;
	mov.f32 	%f71, %f72;
	@%p10 bra 	LBB120_9;
	bra.uni 	LBB120_5;
LBB120_9:
	mul.wide.u32 	%rd52, %r54, 3136;
	add.s64 	%rd53, %rd6, %rd52;
	mul.wide.u32 	%rd54, %r11, 112;
	add.s64 	%rd55, %rd53, %rd54;
	mul.wide.u32 	%rd56, %r12, 4;
	add.s64 	%rd57, %rd55, %rd56;
	ld.global.nc.f32 	%f40, [%rd57];
	mul.wide.u32 	%rd58, %r54, 4;
	add.s64 	%rd59, %rd1, %rd58;
	ld.global.nc.f32 	%f41, [%rd59];
	mul.wide.u32 	%rd60, %r53, 4;
	add.s64 	%rd61, %rd5, %rd60;
	ld.global.nc.f32 	%f42, [%rd61];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd62, %rd2, %rd58;
	ld.global.nc.f32 	%f48, [%rd62];
	add.s64 	%rd63, %rd3, %rd60;
	ld.global.nc.f32 	%f49, [%rd63];
	mul.rn.f32 	%f50, %f49, 0f39A72F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB120_5:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r13, %r7, -1;
	setp.lt.u32 	%p11, %r13, 28;
	add.s32 	%r14, %r6, -1;
	setp.lt.u32 	%p12, %r14, 28;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	LBB120_10;
	bra.uni 	LBB120_6;
LBB120_10:
	mul.wide.u32 	%rd64, %r54, 3136;
	add.s64 	%rd65, %rd6, %rd64;
	mul.wide.u32 	%rd66, %r13, 112;
	add.s64 	%rd67, %rd65, %rd66;
	mul.wide.u32 	%rd68, %r14, 4;
	add.s64 	%rd69, %rd67, %rd68;
	ld.global.nc.f32 	%f55, [%rd69];
	mul.wide.u32 	%rd70, %r54, 4;
	add.s64 	%rd71, %rd1, %rd70;
	ld.global.nc.f32 	%f56, [%rd71];
	mul.wide.u32 	%rd72, %r53, 4;
	add.s64 	%rd73, %rd5, %rd72;
	ld.global.nc.f32 	%f57, [%rd73];
	mul.rn.f32 	%f58, %f57, 0f39A72F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd74, %rd2, %rd70;
	ld.global.nc.f32 	%f63, [%rd74];
	add.s64 	%rd75, %rd3, %rd72;
	ld.global.nc.f32 	%f64, [%rd75];
	mul.rn.f32 	%f65, %f64, 0f39A72F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB120_6:
	st.global.f32 	[%rd7+12], %f72;
LBB120_1:
	ret;

}
	// .globl	fusion_268
.visible .entry fusion_268(
	.param .u64 fusion_268_param_0,
	.param .u64 fusion_268_param_1,
	.param .u64 fusion_268_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_268_param_0];
	ld.param.u64 	%rd6, [fusion_268_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB121_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 96;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 2;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 196608;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 65536;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 512;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 96;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 2;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 196608;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 65536;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 512;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 96;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 2;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 196608;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 65536;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 512;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 38;
	@%p1 bra 	LBB121_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_072;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB121_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB121_4:
	ret;

}
	// .globl	fusion_267
.visible .entry fusion_267(
	.param .u64 fusion_267_param_0,
	.param .u64 fusion_267_param_1,
	.param .u64 fusion_267_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_267_param_0];
	ld.param.u64 	%rd2, [fusion_267_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_267_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 40;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 127;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 127;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 127;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 127;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 196608;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 65536;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 512;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f3A638E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 196608;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 65536;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 512;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 196608;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 65536;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 512;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 196608;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 65536;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 512;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+3245568], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_266
.visible .entry fusion_266(
	.param .u64 fusion_266_param_0,
	.param .u64 fusion_266_param_1
)
.reqntid 160, 1, 1
{
	.local .align 4 .b8 	__local_depot123[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<50>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot123;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_266_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3245568;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1152;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f8, [%rd17+4];
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f7, %f9;
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd3+1280];
	mul.rn.f32 	%f13, %f11, %f11;
	add.rn.f32 	%f14, %f10, %f13;
	mul.rn.f32 	%f15, %f12, %f12;
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+2560];
	mul.rn.f32 	%f19, %f17, %f17;
	add.rn.f32 	%f20, %f16, %f19;
	mul.rn.f32 	%f21, %f18, %f18;
	add.rn.f32 	%f49, %f20, %f21;
	setp.lt.u32 	%p1, %r1, 96;
	@%p1 bra 	LBB123_4;
	bra.uni 	LBB123_1;
LBB123_4:
	ld.global.nc.v2.f32 	{%f22, %f23}, [%rd3+3840];
	mul.rn.f32 	%f24, %f22, %f22;
	add.rn.f32 	%f25, %f49, %f24;
	mul.rn.f32 	%f26, %f23, %f23;
	add.rn.f32 	%f49, %f25, %f26;
LBB123_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f27, %f49, 16, 31, -1;
	add.rn.f32 	%f28, %f49, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_073;
	@%p2 bra 	LBB123_5;
	bra.uni 	LBB123_2;
LBB123_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f34, %f35;
	st.shared.f32 	[%rd5], %f3;
LBB123_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB123_6;
	bra.uni 	LBB123_3;
LBB123_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 5;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f36, [%rd25];
	shfl.sync.down.b32	%f37, %f36, 16, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 8, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 4, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 2, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 1, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	st.f32 	[%rd25], %f46;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB123_3;
	ld.param.u64 	%rd7, [fusion_266_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f47, [%rd6];
	atom.global.add.f32 	%f48, [%rd4], %f47;
LBB123_3:
	ret;

}
	// .globl	fusion_265
.visible .entry fusion_265(
	.param .u64 fusion_265_param_0,
	.param .u64 fusion_265_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_265_param_0];
	ld.param.u64 	%rd2, [fusion_265_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 40;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A638E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+3245568];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+3245568], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_264
.visible .entry fusion_264(
	.param .u64 fusion_264_param_0,
	.param .u64 fusion_264_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot125[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot125;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_264_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 4296192;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 3136;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+3328];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+6656];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB125_4;
	bra.uni 	LBB125_1;
LBB125_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+9984];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB125_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_074;
	@%p2 bra 	LBB125_5;
	bra.uni 	LBB125_2;
LBB125_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB125_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB125_6;
	bra.uni 	LBB125_3;
LBB125_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB125_3;
	ld.param.u64 	%rd7, [fusion_264_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB125_3:
	ret;

}
	// .globl	fusion_262
.visible .entry fusion_262(
	.param .u64 fusion_262_param_0,
	.param .u64 fusion_262_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot126[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot126;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_262_param_0];
	ld.param.u64 	%rd9, [fusion_262_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 4296192;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 3136;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 42;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 42;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 832;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 42;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+3328];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 833;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 42;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f39A72F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 1664;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 42;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+6656];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f39A72F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 1665;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 42;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f39A72F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB126_4;
	bra.uni 	LBB126_1;
LBB126_4:
	add.s32 	%r26, %r3, 2496;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 42;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+9984];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 2497;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 42;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f39A72F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB126_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_075;
	@%p2 bra 	LBB126_5;
	bra.uni 	LBB126_2;
LBB126_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB126_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB126_6;
	bra.uni 	LBB126_3;
LBB126_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB126_3;
	add.s64 	%rd3, %rd10, 3646976;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB126_3:
	ret;

}
	// .globl	fusion_261
.visible .entry fusion_261(
	.param .u64 fusion_261_param_0,
	.param .u64 fusion_261_param_1,
	.param .u64 fusion_261_param_2,
	.param .u64 fusion_261_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_261_param_0];
	ld.param.u64 	%rd2, [fusion_261_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_261_param_1];
	ld.param.u64 	%rd5, [fusion_261_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 127;
	shr.u64 	%rd11, %rd9, 42;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+4296192];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+3646976];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+3245568], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_260
.visible .entry fusion_260(
	.param .u64 fusion_260_param_0,
	.param .u64 fusion_260_param_1,
	.param .u64 fusion_260_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<21>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_260_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 2048;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+65536];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+131072];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+196608];
	add.rn.f32 	%f9, %f7, %f8;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_076;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f9;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f10, [%rd18];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f1, %f18, %f19;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB128_2;
	bra.uni 	LBB128_1;
LBB128_2:
	ld.param.u64 	%rd3, [fusion_260_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f20, [%rd1], %f1;
LBB128_1:
	ret;

}
	// .globl	fusion_429
.visible .entry fusion_429(
	.param .u64 fusion_429_param_0,
	.param .u64 fusion_429_param_1,
	.param .u64 fusion_429_param_2
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot129[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<21>;

	mov.u64 	%SPL, __local_depot129;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_429_param_0];
	ld.param.u64 	%rd7, [fusion_429_param_1];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 2048;
	add.s64 	%rd12, %rd9, %rd11;
	mul.wide.u32 	%rd13, %r2, 4;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f2, [%rd14];
	add.s64 	%rd15, %rd8, %rd13;
	ld.global.nc.f32 	%f3, [%rd15];
	mul.rn.f32 	%f4, %f3, 0f3C000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+2048];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+131072];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+133120];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	shfl.sync.down.b32	%f20, %f19, 16, 31, -1;
	add.rn.f32 	%f21, %f20, %f19;
	shfl.sync.down.b32	%f22, %f21, 8, 31, -1;
	add.rn.f32 	%f23, %f22, %f21;
	shfl.sync.down.b32	%f24, %f23, 4, 31, -1;
	add.rn.f32 	%f25, %f24, %f23;
	shfl.sync.down.b32	%f26, %f25, 2, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB129_3;
	bra.uni 	LBB129_1;
LBB129_3:
	add.rn.f32 	%f1, %f28, %f27;
	st.shared.f32 	[shared_cache_077], %f1;
LBB129_1:
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r1, 4;
	mov.u64 	%rd17, shared_cache_077;
	add.s64 	%rd3, %rd17, %rd16;
	cvta.shared.u64 	%rd18, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd20, %rd18, %rd10, %p1;
	ld.f32 	%f29, [%rd20];
	shfl.sync.down.b32	%f30, %f29, 16, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 8, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 4, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 2, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 1, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	st.f32 	[%rd20], %f39;
	@%p1 bra 	LBB129_4;
	bra.uni 	LBB129_2;
LBB129_4:
	ld.param.u64 	%rd5, [fusion_429_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	add.s64 	%rd2, %rd6, %rd13;
	ld.shared.f32 	%f40, [%rd3];
	atom.global.add.f32 	%f41, [%rd2], %f40;
LBB129_2:
	ret;

}
	// .globl	fusion_257
.visible .entry fusion_257(
	.param .u64 fusion_257_param_0,
	.param .u64 fusion_257_param_1,
	.param .u64 fusion_257_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_257_param_0];
	ld.param.u64 	%rd2, [fusion_257_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_257_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 7;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 127;
	and.b32  	%r11, %r8, 126;
	and.b32  	%r12, %r7, 125;
	and.b32  	%r13, %r4, 124;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3C000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 2048;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3C000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 2048;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 2048;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 2048;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd9;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+3646976], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_4147
.visible .entry add_4147(
	.param .u64 add_4147_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 401408;
	@%p1 bra 	LBB131_2;
	bra.uni 	LBB131_1;
LBB131_2:
	ld.param.u64 	%rd2, [add_4147_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+1639936];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+1639936], {%f9, %f10, %f11, %f12};
LBB131_1:
	ret;

}
	// .globl	fusion_256
.visible .entry fusion_256(
	.param .u64 fusion_256_param_0,
	.param .u64 fusion_256_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot132[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<29>;
	.reg .b64 	%rd<38>;

	mov.u64 	%SPL, __local_depot132;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd13, [fusion_256_param_1];
	cvta.to.global.u64 	%rd14, %rd13;
	add.s64 	%rd3, %rd14, 1639936;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r12, %ctaid.x;
	and.b32  	%r13, %r12, 3;
	shr.u32 	%r2, %r12, 2;
	setp.eq.s32 	%p1, %r13, 3;
	shl.b32 	%r14, %r13, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r14, %r4;
	@%p1 bra 	LBB132_6;
	bra.uni 	LBB132_1;
LBB132_6:
	selp.b32 	%r3, 256, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mul.lo.s32 	%r10, %r2, 12544;
	mov.f32 	%f66, 0f00000000;
	@%p2 bra 	LBB132_15;
	bra.uni 	LBB132_7;
LBB132_15:
	add.s32 	%r18, %r5, %r10;
	mul.wide.u32 	%rd23, %r18, 4;
	add.s64 	%rd8, %rd3, %rd23;
	ld.global.nc.f32 	%f34, [%rd8];
	add.rn.f32 	%f66, %f34, 0f00000000;
LBB132_7:
	or.b32  	%r19, %r4, 1;
	setp.lt.u32 	%p3, %r19, %r3;
	cvt.u64.u32 	%rd24, %r10;
	cvt.u64.u32 	%rd25, %r5;
	add.s64 	%rd26, %rd25, %rd24;
	shl.b64 	%rd27, %rd26, 2;
	add.s64 	%rd9, %rd3, %rd27;
	@%p3 bra 	LBB132_16;
	bra.uni 	LBB132_8;
LBB132_16:
	ld.global.nc.f32 	%f35, [%rd9+4];
	add.rn.f32 	%f66, %f66, %f35;
LBB132_8:
	or.b32  	%r20, %r4, 1024;
	setp.lt.u32 	%p4, %r20, %r3;
	@%p4 bra 	LBB132_17;
	bra.uni 	LBB132_9;
LBB132_17:
	ld.global.nc.f32 	%f36, [%rd9+4096];
	add.rn.f32 	%f66, %f66, %f36;
LBB132_9:
	or.b32  	%r21, %r4, 1025;
	setp.lt.u32 	%p5, %r21, %r3;
	@%p5 bra 	LBB132_18;
	bra.uni 	LBB132_10;
LBB132_18:
	ld.global.nc.f32 	%f37, [%rd9+4100];
	add.rn.f32 	%f66, %f66, %f37;
LBB132_10:
	or.b32  	%r22, %r4, 2048;
	setp.lt.u32 	%p6, %r22, %r3;
	@%p6 bra 	LBB132_19;
	bra.uni 	LBB132_11;
LBB132_19:
	ld.global.nc.f32 	%f38, [%rd9+8192];
	add.rn.f32 	%f66, %f66, %f38;
LBB132_11:
	or.b32  	%r23, %r4, 2049;
	setp.lt.u32 	%p7, %r23, %r3;
	@%p7 bra 	LBB132_20;
	bra.uni 	LBB132_12;
LBB132_20:
	ld.global.nc.f32 	%f39, [%rd9+8196];
	add.rn.f32 	%f66, %f66, %f39;
LBB132_12:
	or.b32  	%r24, %r4, 3072;
	setp.lt.u32 	%p8, %r24, %r3;
	@%p8 bra 	LBB132_21;
	bra.uni 	LBB132_13;
LBB132_21:
	ld.global.nc.f32 	%f40, [%rd9+12288];
	add.rn.f32 	%f66, %f66, %f40;
LBB132_13:
	or.b32  	%r25, %r4, 3073;
	setp.lt.u32 	%p9, %r25, %r3;
	@%p9 bra 	LBB132_14;
	bra.uni 	LBB132_3;
LBB132_14:
	or.b32  	%r26, %r5, 3073;
	add.s32 	%r28, %r26, %r10;
	bra.uni 	LBB132_2;
LBB132_1:
	mul.lo.s32 	%r15, %r2, 12544;
	add.s32 	%r16, %r5, %r15;
	mul.wide.u32 	%rd16, %r16, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f20, [%rd17];
	add.rn.f32 	%f21, %f20, 0f00000000;
	cvt.u64.u32 	%rd18, %r15;
	cvt.u64.u32 	%rd19, %r5;
	add.s64 	%rd20, %rd19, %rd18;
	shl.b64 	%rd21, %rd20, 2;
	add.s64 	%rd22, %rd3, %rd21;
	ld.global.nc.f32 	%f22, [%rd22+4];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd22+4096];
	add.rn.f32 	%f26, %f23, %f24;
	add.rn.f32 	%f27, %f26, %f25;
	ld.global.nc.v2.f32 	{%f28, %f29}, [%rd22+8192];
	add.rn.f32 	%f30, %f27, %f28;
	add.rn.f32 	%f31, %f30, %f29;
	ld.global.nc.f32 	%f32, [%rd22+12288];
	add.rn.f32 	%f66, %f31, %f32;
	or.b32  	%r17, %r5, 3073;
	add.s32 	%r28, %r17, %r15;
LBB132_2:
	mul.wide.u32 	%rd28, %r28, 4;
	add.s64 	%rd29, %rd3, %rd28;
	ld.global.nc.f32 	%f41, [%rd29];
	add.rn.f32 	%f66, %f66, %f41;
LBB132_3:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f42, %f66, 16, 31, -1;
	add.rn.f32 	%f43, %f66, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p10, %r7, 0;
	mov.u64 	%rd32, shared_cache_078;
	@%p10 bra 	LBB132_22;
	bra.uni 	LBB132_4;
LBB132_22:
	mul.wide.u32 	%rd31, %r8, 4;
	add.s64 	%rd6, %rd32, %rd31;
	add.rn.f32 	%f4, %f49, %f50;
	st.shared.f32 	[%rd6], %f4;
LBB132_4:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r8, 0;
	@%p11 bra 	LBB132_23;
	bra.uni 	LBB132_5;
LBB132_23:
	add.u64 	%rd15, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd33, %r7, 4;
	add.s64 	%rd11, %rd32, %rd33;
	cvta.shared.u64 	%rd35, %rd11;
	mov.u32 	%r27, 0;
	st.local.u32 	[%rd2], %r27;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd37, %rd35, %rd15, %p12;
	ld.f32 	%f51, [%rd37];
	shfl.sync.down.b32	%f52, %f51, 16, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 8, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	shfl.sync.down.b32	%f56, %f55, 4, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 2, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 1, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	st.f32 	[%rd37], %f61;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB132_5;
	ld.param.u64 	%rd12, [fusion_256_param_0];
	cvta.to.global.u64 	%rd1, %rd12;
	mul.wide.u32 	%rd30, %r2, 4;
	add.s64 	%rd5, %rd1, %rd30;
	ld.shared.f32 	%f62, [%rd11];
	atom.global.add.f32 	%f63, [%rd5], %f62;
LBB132_5:
	ret;

}
	// .globl	fusion_254
.visible .entry fusion_254(
	.param .u64 fusion_254_param_0,
	.param .u64 fusion_254_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot133[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<137>;
	.reg .b32 	%r<89>;
	.reg .b64 	%rd<128>;

	mov.u64 	%SPL, __local_depot133;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_254_param_0];
	ld.param.u64 	%rd9, [fusion_254_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd4, %rd10, 1639936;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 3;
	shr.u32 	%r2, %r8, 2;
	setp.eq.s32 	%p1, %r9, 3;
	shl.b32 	%r10, %r9, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r10, %r4;
	@%p1 bra 	LBB133_5;
	bra.uni 	LBB133_1;
LBB133_5:
	selp.b32 	%r3, 256, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mov.f32 	%f130, 0f00000000;
	@%p2 bra 	LBB133_14;
	bra.uni 	LBB133_6;
LBB133_14:
	mad.lo.s32 	%r43, %r2, 12544, %r5;
	mul.wide.u32 	%rd51, %r43, 1402438301;
	shr.u64 	%rd52, %rd51, 44;
	cvt.u32.u64 	%r44, %rd52;
	and.b32  	%r45, %r44, 31;
	mul.wide.u32 	%rd53, %r43, 4;
	add.s64 	%rd54, %rd4, %rd53;
	ld.global.nc.f32 	%f67, [%rd54];
	mul.wide.u32 	%rd55, %r45, 4;
	add.s64 	%rd56, %rd1, %rd55;
	ld.global.nc.f32 	%f68, [%rd56];
	mul.rn.f32 	%f69, %f68, 0fB8A72F05;
	add.rn.f32 	%f70, %f67, %f69;
	mul.rn.f32 	%f71, %f70, %f70;
	add.rn.f32 	%f130, %f71, 0f00000000;
LBB133_6:
	or.b32  	%r46, %r4, 1;
	setp.lt.u32 	%p3, %r46, %r3;
	@%p3 bra 	LBB133_15;
	bra.uni 	LBB133_7;
LBB133_15:
	or.b32  	%r47, %r5, 1;
	mul.lo.s32 	%r48, %r2, 12544;
	add.s32 	%r49, %r47, %r48;
	mul.wide.u32 	%rd57, %r49, 1402438301;
	shr.u64 	%rd58, %rd57, 44;
	cvt.u32.u64 	%r50, %rd58;
	and.b32  	%r51, %r50, 31;
	cvt.u64.u32 	%rd59, %r48;
	cvt.u64.u32 	%rd60, %r5;
	add.s64 	%rd61, %rd60, %rd59;
	shl.b64 	%rd62, %rd61, 2;
	add.s64 	%rd63, %rd4, %rd62;
	ld.global.nc.f32 	%f72, [%rd63+4];
	mul.wide.u32 	%rd64, %r51, 4;
	add.s64 	%rd65, %rd1, %rd64;
	ld.global.nc.f32 	%f73, [%rd65];
	mul.rn.f32 	%f74, %f73, 0fB8A72F05;
	add.rn.f32 	%f75, %f72, %f74;
	mul.rn.f32 	%f76, %f75, %f75;
	add.rn.f32 	%f130, %f130, %f76;
LBB133_7:
	or.b32  	%r52, %r4, 1024;
	setp.lt.u32 	%p4, %r52, %r3;
	@%p4 bra 	LBB133_16;
	bra.uni 	LBB133_8;
LBB133_16:
	or.b32  	%r53, %r5, 1024;
	mul.lo.s32 	%r54, %r2, 12544;
	add.s32 	%r55, %r53, %r54;
	mul.wide.u32 	%rd66, %r55, 1402438301;
	shr.u64 	%rd67, %rd66, 44;
	cvt.u32.u64 	%r56, %rd67;
	and.b32  	%r57, %r56, 31;
	cvt.u64.u32 	%rd68, %r54;
	cvt.u64.u32 	%rd69, %r5;
	add.s64 	%rd70, %rd69, %rd68;
	shl.b64 	%rd71, %rd70, 2;
	add.s64 	%rd72, %rd4, %rd71;
	ld.global.nc.f32 	%f77, [%rd72+4096];
	mul.wide.u32 	%rd73, %r57, 4;
	add.s64 	%rd74, %rd1, %rd73;
	ld.global.nc.f32 	%f78, [%rd74];
	mul.rn.f32 	%f79, %f78, 0fB8A72F05;
	add.rn.f32 	%f80, %f77, %f79;
	mul.rn.f32 	%f81, %f80, %f80;
	add.rn.f32 	%f130, %f130, %f81;
LBB133_8:
	or.b32  	%r58, %r4, 1025;
	setp.lt.u32 	%p5, %r58, %r3;
	@%p5 bra 	LBB133_17;
	bra.uni 	LBB133_9;
LBB133_17:
	or.b32  	%r59, %r5, 1025;
	mul.lo.s32 	%r60, %r2, 12544;
	add.s32 	%r61, %r59, %r60;
	mul.wide.u32 	%rd75, %r61, 1402438301;
	shr.u64 	%rd76, %rd75, 44;
	cvt.u32.u64 	%r62, %rd76;
	and.b32  	%r63, %r62, 31;
	cvt.u64.u32 	%rd77, %r60;
	cvt.u64.u32 	%rd78, %r5;
	add.s64 	%rd79, %rd78, %rd77;
	shl.b64 	%rd80, %rd79, 2;
	add.s64 	%rd81, %rd4, %rd80;
	ld.global.nc.f32 	%f82, [%rd81+4100];
	mul.wide.u32 	%rd82, %r63, 4;
	add.s64 	%rd83, %rd1, %rd82;
	ld.global.nc.f32 	%f83, [%rd83];
	mul.rn.f32 	%f84, %f83, 0fB8A72F05;
	add.rn.f32 	%f85, %f82, %f84;
	mul.rn.f32 	%f86, %f85, %f85;
	add.rn.f32 	%f130, %f130, %f86;
LBB133_9:
	or.b32  	%r64, %r4, 2048;
	setp.lt.u32 	%p6, %r64, %r3;
	@%p6 bra 	LBB133_18;
	bra.uni 	LBB133_10;
LBB133_18:
	or.b32  	%r65, %r5, 2048;
	mul.lo.s32 	%r66, %r2, 12544;
	add.s32 	%r67, %r65, %r66;
	mul.wide.u32 	%rd84, %r67, 1402438301;
	shr.u64 	%rd85, %rd84, 44;
	cvt.u32.u64 	%r68, %rd85;
	and.b32  	%r69, %r68, 31;
	cvt.u64.u32 	%rd86, %r66;
	cvt.u64.u32 	%rd87, %r5;
	add.s64 	%rd88, %rd87, %rd86;
	shl.b64 	%rd89, %rd88, 2;
	add.s64 	%rd90, %rd4, %rd89;
	ld.global.nc.f32 	%f87, [%rd90+8192];
	mul.wide.u32 	%rd91, %r69, 4;
	add.s64 	%rd92, %rd1, %rd91;
	ld.global.nc.f32 	%f88, [%rd92];
	mul.rn.f32 	%f89, %f88, 0fB8A72F05;
	add.rn.f32 	%f90, %f87, %f89;
	mul.rn.f32 	%f91, %f90, %f90;
	add.rn.f32 	%f130, %f130, %f91;
LBB133_10:
	or.b32  	%r70, %r4, 2049;
	setp.lt.u32 	%p7, %r70, %r3;
	@%p7 bra 	LBB133_19;
	bra.uni 	LBB133_11;
LBB133_19:
	or.b32  	%r71, %r5, 2049;
	mul.lo.s32 	%r72, %r2, 12544;
	add.s32 	%r73, %r71, %r72;
	mul.wide.u32 	%rd93, %r73, 1402438301;
	shr.u64 	%rd94, %rd93, 44;
	cvt.u32.u64 	%r74, %rd94;
	and.b32  	%r75, %r74, 31;
	cvt.u64.u32 	%rd95, %r72;
	cvt.u64.u32 	%rd96, %r5;
	add.s64 	%rd97, %rd96, %rd95;
	shl.b64 	%rd98, %rd97, 2;
	add.s64 	%rd99, %rd4, %rd98;
	ld.global.nc.f32 	%f92, [%rd99+8196];
	mul.wide.u32 	%rd100, %r75, 4;
	add.s64 	%rd101, %rd1, %rd100;
	ld.global.nc.f32 	%f93, [%rd101];
	mul.rn.f32 	%f94, %f93, 0fB8A72F05;
	add.rn.f32 	%f95, %f92, %f94;
	mul.rn.f32 	%f96, %f95, %f95;
	add.rn.f32 	%f130, %f130, %f96;
LBB133_11:
	or.b32  	%r76, %r4, 3072;
	setp.lt.u32 	%p8, %r76, %r3;
	@%p8 bra 	LBB133_20;
	bra.uni 	LBB133_12;
LBB133_20:
	or.b32  	%r77, %r5, 3072;
	mul.lo.s32 	%r78, %r2, 12544;
	add.s32 	%r79, %r77, %r78;
	mul.wide.u32 	%rd102, %r79, 1402438301;
	shr.u64 	%rd103, %rd102, 44;
	cvt.u32.u64 	%r80, %rd103;
	and.b32  	%r81, %r80, 31;
	cvt.u64.u32 	%rd104, %r78;
	cvt.u64.u32 	%rd105, %r5;
	add.s64 	%rd106, %rd105, %rd104;
	shl.b64 	%rd107, %rd106, 2;
	add.s64 	%rd108, %rd4, %rd107;
	ld.global.nc.f32 	%f97, [%rd108+12288];
	mul.wide.u32 	%rd109, %r81, 4;
	add.s64 	%rd110, %rd1, %rd109;
	ld.global.nc.f32 	%f98, [%rd110];
	mul.rn.f32 	%f99, %f98, 0fB8A72F05;
	add.rn.f32 	%f100, %f97, %f99;
	mul.rn.f32 	%f101, %f100, %f100;
	add.rn.f32 	%f130, %f130, %f101;
LBB133_12:
	or.b32  	%r82, %r4, 3073;
	setp.lt.u32 	%p9, %r82, %r3;
	@%p9 bra 	LBB133_13;
	bra.uni 	LBB133_2;
LBB133_13:
	or.b32  	%r83, %r5, 3073;
	mul.lo.s32 	%r84, %r2, 12544;
	add.s32 	%r85, %r83, %r84;
	mul.wide.u32 	%rd111, %r85, 1402438301;
	shr.u64 	%rd112, %rd111, 44;
	cvt.u32.u64 	%r86, %rd112;
	and.b32  	%r87, %r86, 31;
	cvt.u64.u32 	%rd113, %r84;
	cvt.u64.u32 	%rd114, %r5;
	add.s64 	%rd115, %rd114, %rd113;
	shl.b64 	%rd116, %rd115, 2;
	add.s64 	%rd117, %rd4, %rd116;
	ld.global.nc.f32 	%f102, [%rd117+12292];
	mul.wide.u32 	%rd118, %r87, 4;
	add.s64 	%rd119, %rd1, %rd118;
	ld.global.nc.f32 	%f103, [%rd119];
	mul.rn.f32 	%f104, %f103, 0fB8A72F05;
	add.rn.f32 	%f105, %f102, %f104;
	mul.rn.f32 	%f106, %f105, %f105;
	add.rn.f32 	%f130, %f130, %f106;
	bra.uni 	LBB133_2;
LBB133_1:
	mul.lo.s32 	%r11, %r2, 12544;
	add.s32 	%r12, %r5, %r11;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 44;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd4, %rd14;
	ld.global.nc.f32 	%f19, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f20, [%rd17];
	mul.rn.f32 	%f21, %f20, 0f38A72F05;
	sub.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f24, %f23, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r11;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 44;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r11;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd4, %rd23;
	ld.global.nc.f32 	%f25, [%rd24+4];
	mul.wide.u32 	%rd25, %r18, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f26, [%rd26];
	mul.rn.f32 	%f27, %f26, 0f38A72F05;
	sub.rn.f32 	%f28, %f25, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f24, %f29;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r11;
	mul.wide.u32 	%rd27, %r20, 1402438301;
	shr.u64 	%rd28, %rd27, 44;
	cvt.u32.u64 	%r21, %rd28;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd24+4096];
	mul.wide.u32 	%rd29, %r22, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f33, [%rd30];
	mul.rn.f32 	%f34, %f33, 0f38A72F05;
	sub.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f37, %f30, %f36;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r11;
	mul.wide.u32 	%rd31, %r24, 1402438301;
	shr.u64 	%rd32, %rd31, 44;
	cvt.u32.u64 	%r25, %rd32;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd33, %r26, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f38, [%rd34];
	mul.rn.f32 	%f39, %f38, 0f38A72F05;
	sub.rn.f32 	%f40, %f32, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f42, %f37, %f41;
	or.b32  	%r27, %r5, 2048;
	add.s32 	%r28, %r27, %r11;
	mul.wide.u32 	%rd35, %r28, 1402438301;
	shr.u64 	%rd36, %rd35, 44;
	cvt.u32.u64 	%r29, %rd36;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.v2.f32 	{%f43, %f44}, [%rd24+8192];
	mul.wide.u32 	%rd37, %r30, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f45, [%rd38];
	mul.rn.f32 	%f46, %f45, 0f38A72F05;
	sub.rn.f32 	%f47, %f43, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f49, %f42, %f48;
	or.b32  	%r31, %r5, 2049;
	add.s32 	%r32, %r31, %r11;
	mul.wide.u32 	%rd39, %r32, 1402438301;
	shr.u64 	%rd40, %rd39, 44;
	cvt.u32.u64 	%r33, %rd40;
	and.b32  	%r34, %r33, 31;
	mul.wide.u32 	%rd41, %r34, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f50, [%rd42];
	mul.rn.f32 	%f51, %f50, 0f38A72F05;
	sub.rn.f32 	%f52, %f44, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f54, %f49, %f53;
	or.b32  	%r35, %r5, 3072;
	add.s32 	%r36, %r35, %r11;
	mul.wide.u32 	%rd43, %r36, 1402438301;
	shr.u64 	%rd44, %rd43, 44;
	cvt.u32.u64 	%r37, %rd44;
	and.b32  	%r38, %r37, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd24+12288];
	mul.wide.u32 	%rd45, %r38, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f57, [%rd46];
	mul.rn.f32 	%f58, %f57, 0f38A72F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f54, %f60;
	or.b32  	%r39, %r5, 3073;
	add.s32 	%r40, %r39, %r11;
	mul.wide.u32 	%rd47, %r40, 1402438301;
	shr.u64 	%rd48, %rd47, 44;
	cvt.u32.u64 	%r41, %rd48;
	and.b32  	%r42, %r41, 31;
	mul.wide.u32 	%rd49, %r42, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f62, [%rd50];
	mul.rn.f32 	%f63, %f62, 0f38A72F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f130, %f61, %f65;
LBB133_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f107, %f130, 16, 31, -1;
	add.rn.f32 	%f108, %f130, %f107;
	shfl.sync.down.b32	%f109, %f108, 8, 31, -1;
	add.rn.f32 	%f110, %f108, %f109;
	shfl.sync.down.b32	%f111, %f110, 4, 31, -1;
	add.rn.f32 	%f112, %f110, %f111;
	shfl.sync.down.b32	%f113, %f112, 2, 31, -1;
	add.rn.f32 	%f114, %f112, %f113;
	shfl.sync.down.b32	%f115, %f114, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd122, shared_cache_079;
	@%p10 bra 	LBB133_21;
	bra.uni 	LBB133_3;
LBB133_21:
	mul.wide.u32 	%rd121, %r7, 4;
	add.s64 	%rd6, %rd122, %rd121;
	add.rn.f32 	%f2, %f114, %f115;
	st.shared.f32 	[%rd6], %f2;
LBB133_3:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB133_22;
	bra.uni 	LBB133_4;
LBB133_22:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd123, %r6, 4;
	add.s64 	%rd7, %rd122, %rd123;
	cvta.shared.u64 	%rd125, %rd7;
	mov.u32 	%r88, 0;
	st.local.u32 	[%rd2], %r88;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd127, %rd125, %rd11, %p12;
	ld.f32 	%f116, [%rd127];
	shfl.sync.down.b32	%f117, %f116, 16, 31, -1;
	add.rn.f32 	%f118, %f116, %f117;
	shfl.sync.down.b32	%f119, %f118, 8, 31, -1;
	add.rn.f32 	%f120, %f118, %f119;
	shfl.sync.down.b32	%f121, %f120, 4, 31, -1;
	add.rn.f32 	%f122, %f120, %f121;
	shfl.sync.down.b32	%f123, %f122, 2, 31, -1;
	add.rn.f32 	%f124, %f122, %f123;
	shfl.sync.down.b32	%f125, %f124, 1, 31, -1;
	add.rn.f32 	%f126, %f124, %f125;
	st.f32 	[%rd127], %f126;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB133_4;
	add.s64 	%rd3, %rd10, 1605632;
	mul.wide.u32 	%rd120, %r2, 4;
	add.s64 	%rd5, %rd3, %rd120;
	ld.shared.f32 	%f127, [%rd7];
	atom.global.add.f32 	%f128, [%rd5], %f127;
LBB133_4:
	ret;

}
	// .globl	fusion_253
.visible .entry fusion_253(
	.param .u64 fusion_253_param_0,
	.param .u64 fusion_253_param_1,
	.param .u64 fusion_253_param_2,
	.param .u64 fusion_253_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_253_param_0];
	ld.param.u64 	%rd2, [fusion_253_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_253_param_1];
	ld.param.u64 	%rd5, [fusion_253_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 511;
	shr.u64 	%rd11, %rd9, 44;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+1639936];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+1605632];
	mul.rn.f32 	%f7, %f6, 0f38A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_252
.visible .entry fusion_252(
	.param .u64 fusion_252_param_0,
	.param .u64 fusion_252_param_1,
	.param .u64 fusion_252_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<45>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_252_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 512;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+16384];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+32768];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+49152];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+65536];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+81920];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+98304];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+114688];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+131072];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+147456];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+163840];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+180224];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+196608];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+212992];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+229376];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+245760];
	add.rn.f32 	%f33, %f31, %f32;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_080;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f33;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f34, [%rd18];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f1, %f42, %f43;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB135_2;
	bra.uni 	LBB135_1;
LBB135_2:
	ld.param.u64 	%rd3, [fusion_252_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f44, [%rd1], %f1;
LBB135_1:
	ret;

}
	// .globl	fusion_430
.visible .entry fusion_430(
	.param .u64 fusion_430_param_0,
	.param .u64 fusion_430_param_1,
	.param .u64 fusion_430_param_2
)
.reqntid 64, 1, 1
{
	.local .align 4 .b8 	__local_depot136[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<25>;

	mov.u64 	%SPL, __local_depot136;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_430_param_0];
	ld.param.u64 	%rd8, [fusion_430_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd12, %r4, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd14, %r5, 512;
	add.s64 	%rd15, %rd10, %rd14;
	add.s64 	%rd16, %rd15, %rd12;
	ld.global.nc.f32 	%f2, [%rd16];
	add.s64 	%rd17, %rd9, %rd12;
	ld.global.nc.f32 	%f3, [%rd17];
	mul.rn.f32 	%f4, %f3, 0f3B000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd16+512];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd16+65536];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd16+66048];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd16+131072];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd16+131584];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd16+196608];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd16+197120];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd19, shared_cache_081;
	@%p1 bra 	LBB136_3;
	bra.uni 	LBB136_1;
LBB136_3:
	mul.wide.u32 	%rd18, %r3, 4;
	add.s64 	%rd3, %rd19, %rd18;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB136_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB136_4;
	bra.uni 	LBB136_2;
LBB136_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd19, %rd20;
	cvta.shared.u64 	%rd22, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 2;
	selp.b64 	%rd24, %rd22, %rd11, %p3;
	ld.f32 	%f45, [%rd24];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd24], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB136_2;
	ld.param.u64 	%rd6, [fusion_430_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd13, %rd7, %rd12;
	add.s64 	%rd2, %rd13, 1605632;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB136_2:
	ret;

}
	// .globl	fusion_249
.visible .entry fusion_249(
	.param .u64 fusion_249_param_0,
	.param .u64 fusion_249_param_1,
	.param .u64 fusion_249_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_249_param_0];
	ld.param.u64 	%rd2, [fusion_249_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_249_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 9;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 511;
	and.b32  	%r11, %r8, 510;
	and.b32  	%r12, %r7, 509;
	and.b32  	%r13, %r4, 508;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+1605632];
	mul.rn.f32 	%f2, %f1, 0f3B000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 512;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3B000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 512;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 512;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 512;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+3646976], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_248
.visible .entry fusion_248(
	.param .u64 fusion_248_param_0,
	.param .u64 fusion_248_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot138[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot138;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_248_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3245568;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 3136;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+3328];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+6656];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB138_4;
	bra.uni 	LBB138_1;
LBB138_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+9984];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB138_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_082;
	@%p2 bra 	LBB138_5;
	bra.uni 	LBB138_2;
LBB138_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB138_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB138_6;
	bra.uni 	LBB138_3;
LBB138_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB138_3;
	ld.param.u64 	%rd7, [fusion_248_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB138_3:
	ret;

}
	// .globl	fusion_246
.visible .entry fusion_246(
	.param .u64 fusion_246_param_0,
	.param .u64 fusion_246_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot139[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot139;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_246_param_0];
	ld.param.u64 	%rd9, [fusion_246_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 3245568;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 3136;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 42;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 42;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 832;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 42;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+3328];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 833;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 42;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f39A72F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 1664;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 42;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+6656];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f39A72F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 1665;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 42;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f39A72F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB139_4;
	bra.uni 	LBB139_1;
LBB139_4:
	add.s32 	%r26, %r3, 2496;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 42;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+9984];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 2497;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 42;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f39A72F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB139_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_083;
	@%p2 bra 	LBB139_5;
	bra.uni 	LBB139_2;
LBB139_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB139_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB139_6;
	bra.uni 	LBB139_3;
LBB139_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB139_3;
	add.s64 	%rd3, %rd10, 3646976;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB139_3:
	ret;

}
	// .globl	fusion_245
.visible .entry fusion_245(
	.param .u64 fusion_245_param_0,
	.param .u64 fusion_245_param_1,
	.param .u64 fusion_245_param_2,
	.param .u64 fusion_245_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<14>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<55>;
	.reg .b64 	%rd<77>;

	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	shl.b32 	%r17, %r15, 10;
	shl.b32 	%r18, %r16, 2;
	or.b32  	%r1, %r18, %r17;
	setp.lt.u32 	%p1, %r1, 115200;
	@%p1 bra 	LBB140_2;
	bra.uni 	LBB140_1;
LBB140_2:
	ld.param.u64 	%rd8, [fusion_245_param_0];
	ld.param.u64 	%rd9, [fusion_245_param_3];
	cvta.to.global.u64 	%rd10, %rd9;
	ld.param.u64 	%rd11, [fusion_245_param_1];
	ld.param.u64 	%rd12, [fusion_245_param_2];
	cvta.to.global.u64 	%rd1, %rd12;
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd8;
	add.s64 	%rd4, %rd10, 3835392;
	add.s64 	%rd5, %rd10, 3646976;
	add.s64 	%rd6, %rd10, 3245568;
	mul.wide.u32 	%rd13, %r1, -1851608123;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r2, %rd14;
	or.b32  	%r19, %r1, 1;
	mul.wide.u32 	%rd15, %r19, -2004318071;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r20, %rd16;
	mul.lo.s32 	%r21, %r20, 30;
	sub.s32 	%r3, %r19, %r21;
	or.b32  	%r22, %r1, 2;
	mul.wide.u32 	%rd17, %r22, -2004318071;
	shr.u64 	%rd18, %rd17, 36;
	cvt.u32.u64 	%r24, %rd18;
	mul.lo.s32 	%r25, %r24, 30;
	mul.wide.u32 	%rd19, %r24, -2004318071;
	shr.u64 	%rd20, %rd19, 36;
	cvt.u32.u64 	%r26, %rd20;
	mul.lo.s32 	%r27, %r26, 30;
	or.b32  	%r28, %r1, 3;
	mul.wide.u32 	%rd21, %r28, -2004318071;
	shr.u64 	%rd22, %rd21, 36;
	cvt.u32.u64 	%r30, %rd22;
	mul.wide.u32 	%rd23, %r30, -2004318071;
	shr.u64 	%rd24, %rd23, 36;
	cvt.u32.u64 	%r32, %rd24;
	mul.wide.u32 	%rd25, %r1, -2004318071;
	shr.u64 	%rd26, %rd25, 36;
	cvt.u32.u64 	%r35, %rd26;
	cvt.u16.u64 	%rs1, %rd26;
	mul.wide.u16 	%r36, %rs1, -30583;
	shr.u32 	%r37, %r36, 20;
	cvt.u16.u32 	%rs2, %r37;
	mul.lo.s16 	%rs3, %rs2, 30;
	sub.s16 	%rs4, %rs1, %rs3;
	cvt.u32.u16 	%r38, %rs4;
	mul.lo.s32 	%r39, %r35, 30;
	add.s32 	%r8, %r38, -1;
	setp.lt.u32 	%p2, %r8, 28;
	not.b32 	%r40, %r39;
	add.s32 	%r9, %r40, %r1;
	setp.lt.u32 	%p3, %r9, 28;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f72, 0f00000000;
	bfe.u32 	%r53, %r2, 2, 5;
	and.b32  	%r54, %r2, 127;
	mul.wide.u32 	%rd76, %r8, 112;
	mov.f32 	%f69, %f72;
	@%p4 bra 	LBB140_7;
	bra.uni 	LBB140_3;
LBB140_7:
	mul.wide.u32 	%rd27, %r54, 3136;
	add.s64 	%rd28, %rd6, %rd27;
	add.s64 	%rd30, %rd28, %rd76;
	mul.wide.u32 	%rd31, %r9, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.nc.f32 	%f10, [%rd32];
	mul.wide.u32 	%rd33, %r54, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f11, [%rd34];
	mul.wide.u32 	%rd35, %r53, 4;
	add.s64 	%rd36, %rd5, %rd35;
	ld.global.nc.f32 	%f12, [%rd36];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd37, %rd2, %rd33;
	ld.global.nc.f32 	%f18, [%rd37];
	add.s64 	%rd38, %rd3, %rd35;
	ld.global.nc.f32 	%f19, [%rd38];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB140_3:
	mul.lo.s32 	%r31, %r30, 30;
	mul.lo.s32 	%r33, %r32, 30;
	sub.s32 	%r4, %r22, %r25;
	sub.s32 	%r5, %r24, %r27;
	mul.wide.u32 	%rd39, %r1, 4;
	add.s64 	%rd7, %rd4, %rd39;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r10, %r3, -1;
	setp.lt.u32 	%p6, %r10, 28;
	and.pred  	%p7, %p6, %p2;
	mov.f32 	%f70, %f72;
	@%p7 bra 	LBB140_8;
	bra.uni 	LBB140_4;
LBB140_8:
	mul.wide.u32 	%rd40, %r54, 3136;
	add.s64 	%rd41, %rd6, %rd40;
	add.s64 	%rd43, %rd41, %rd76;
	mul.wide.u32 	%rd44, %r10, 4;
	add.s64 	%rd45, %rd43, %rd44;
	ld.global.nc.f32 	%f25, [%rd45];
	mul.wide.u32 	%rd46, %r54, 4;
	add.s64 	%rd47, %rd1, %rd46;
	ld.global.nc.f32 	%f26, [%rd47];
	mul.wide.u32 	%rd48, %r53, 4;
	add.s64 	%rd49, %rd5, %rd48;
	ld.global.nc.f32 	%f27, [%rd49];
	mul.rn.f32 	%f28, %f27, 0f39A72F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd50, %rd2, %rd46;
	ld.global.nc.f32 	%f33, [%rd50];
	add.s64 	%rd51, %rd3, %rd48;
	ld.global.nc.f32 	%f34, [%rd51];
	mul.rn.f32 	%f35, %f34, 0f39A72F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB140_4:
	sub.s32 	%r6, %r28, %r31;
	sub.s32 	%r7, %r30, %r33;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r11, %r5, -1;
	setp.lt.u32 	%p8, %r11, 28;
	add.s32 	%r12, %r4, -1;
	setp.lt.u32 	%p9, %r12, 28;
	and.pred  	%p10, %p9, %p8;
	mov.f32 	%f71, %f72;
	@%p10 bra 	LBB140_9;
	bra.uni 	LBB140_5;
LBB140_9:
	mul.wide.u32 	%rd52, %r54, 3136;
	add.s64 	%rd53, %rd6, %rd52;
	mul.wide.u32 	%rd54, %r11, 112;
	add.s64 	%rd55, %rd53, %rd54;
	mul.wide.u32 	%rd56, %r12, 4;
	add.s64 	%rd57, %rd55, %rd56;
	ld.global.nc.f32 	%f40, [%rd57];
	mul.wide.u32 	%rd58, %r54, 4;
	add.s64 	%rd59, %rd1, %rd58;
	ld.global.nc.f32 	%f41, [%rd59];
	mul.wide.u32 	%rd60, %r53, 4;
	add.s64 	%rd61, %rd5, %rd60;
	ld.global.nc.f32 	%f42, [%rd61];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd62, %rd2, %rd58;
	ld.global.nc.f32 	%f48, [%rd62];
	add.s64 	%rd63, %rd3, %rd60;
	ld.global.nc.f32 	%f49, [%rd63];
	mul.rn.f32 	%f50, %f49, 0f39A72F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB140_5:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r13, %r7, -1;
	setp.lt.u32 	%p11, %r13, 28;
	add.s32 	%r14, %r6, -1;
	setp.lt.u32 	%p12, %r14, 28;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	LBB140_10;
	bra.uni 	LBB140_6;
LBB140_10:
	mul.wide.u32 	%rd64, %r54, 3136;
	add.s64 	%rd65, %rd6, %rd64;
	mul.wide.u32 	%rd66, %r13, 112;
	add.s64 	%rd67, %rd65, %rd66;
	mul.wide.u32 	%rd68, %r14, 4;
	add.s64 	%rd69, %rd67, %rd68;
	ld.global.nc.f32 	%f55, [%rd69];
	mul.wide.u32 	%rd70, %r54, 4;
	add.s64 	%rd71, %rd1, %rd70;
	ld.global.nc.f32 	%f56, [%rd71];
	mul.wide.u32 	%rd72, %r53, 4;
	add.s64 	%rd73, %rd5, %rd72;
	ld.global.nc.f32 	%f57, [%rd73];
	mul.rn.f32 	%f58, %f57, 0f39A72F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd74, %rd2, %rd70;
	ld.global.nc.f32 	%f63, [%rd74];
	add.s64 	%rd75, %rd3, %rd72;
	ld.global.nc.f32 	%f64, [%rd75];
	mul.rn.f32 	%f65, %f64, 0f39A72F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB140_6:
	st.global.f32 	[%rd7+12], %f72;
LBB140_1:
	ret;

}
	// .globl	fusion_244
.visible .entry fusion_244(
	.param .u64 fusion_244_param_0,
	.param .u64 fusion_244_param_1,
	.param .u64 fusion_244_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_244_param_0];
	ld.param.u64 	%rd6, [fusion_244_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB141_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 96;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 2;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 196608;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 65536;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 512;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 96;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 2;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 196608;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 65536;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 512;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 96;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 2;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 196608;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 65536;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 512;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 38;
	@%p1 bra 	LBB141_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_084;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB141_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB141_4:
	ret;

}
	// .globl	fusion_243
.visible .entry fusion_243(
	.param .u64 fusion_243_param_0,
	.param .u64 fusion_243_param_1,
	.param .u64 fusion_243_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_243_param_0];
	ld.param.u64 	%rd2, [fusion_243_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_243_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 40;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 127;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 127;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 127;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 127;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 196608;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 65536;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 512;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f3A638E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 196608;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 65536;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 512;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 196608;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 65536;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 512;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 196608;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 65536;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 512;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+3245568], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_242
.visible .entry fusion_242(
	.param .u64 fusion_242_param_0,
	.param .u64 fusion_242_param_1
)
.reqntid 160, 1, 1
{
	.local .align 4 .b8 	__local_depot143[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<50>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot143;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_242_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3245568;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1152;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f8, [%rd17+4];
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f7, %f9;
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd3+1280];
	mul.rn.f32 	%f13, %f11, %f11;
	add.rn.f32 	%f14, %f10, %f13;
	mul.rn.f32 	%f15, %f12, %f12;
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+2560];
	mul.rn.f32 	%f19, %f17, %f17;
	add.rn.f32 	%f20, %f16, %f19;
	mul.rn.f32 	%f21, %f18, %f18;
	add.rn.f32 	%f49, %f20, %f21;
	setp.lt.u32 	%p1, %r1, 96;
	@%p1 bra 	LBB143_4;
	bra.uni 	LBB143_1;
LBB143_4:
	ld.global.nc.v2.f32 	{%f22, %f23}, [%rd3+3840];
	mul.rn.f32 	%f24, %f22, %f22;
	add.rn.f32 	%f25, %f49, %f24;
	mul.rn.f32 	%f26, %f23, %f23;
	add.rn.f32 	%f49, %f25, %f26;
LBB143_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f27, %f49, 16, 31, -1;
	add.rn.f32 	%f28, %f49, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_085;
	@%p2 bra 	LBB143_5;
	bra.uni 	LBB143_2;
LBB143_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f34, %f35;
	st.shared.f32 	[%rd5], %f3;
LBB143_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB143_6;
	bra.uni 	LBB143_3;
LBB143_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 5;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f36, [%rd25];
	shfl.sync.down.b32	%f37, %f36, 16, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 8, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 4, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 2, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 1, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	st.f32 	[%rd25], %f46;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB143_3;
	ld.param.u64 	%rd7, [fusion_242_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f47, [%rd6];
	atom.global.add.f32 	%f48, [%rd4], %f47;
LBB143_3:
	ret;

}
	// .globl	fusion_241
.visible .entry fusion_241(
	.param .u64 fusion_241_param_0,
	.param .u64 fusion_241_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_241_param_0];
	ld.param.u64 	%rd2, [fusion_241_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 40;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A638E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+3245568];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+3245568], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_240
.visible .entry fusion_240(
	.param .u64 fusion_240_param_0,
	.param .u64 fusion_240_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot145[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot145;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_240_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 4296192;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 3136;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+3328];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+6656];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB145_4;
	bra.uni 	LBB145_1;
LBB145_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+9984];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB145_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_086;
	@%p2 bra 	LBB145_5;
	bra.uni 	LBB145_2;
LBB145_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB145_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB145_6;
	bra.uni 	LBB145_3;
LBB145_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB145_3;
	ld.param.u64 	%rd7, [fusion_240_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB145_3:
	ret;

}
	// .globl	fusion_238
.visible .entry fusion_238(
	.param .u64 fusion_238_param_0,
	.param .u64 fusion_238_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot146[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot146;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_238_param_0];
	ld.param.u64 	%rd9, [fusion_238_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 4296192;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 3136;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 42;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 42;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 832;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 42;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+3328];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 833;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 42;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f39A72F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 1664;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 42;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+6656];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f39A72F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 1665;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 42;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f39A72F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB146_4;
	bra.uni 	LBB146_1;
LBB146_4:
	add.s32 	%r26, %r3, 2496;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 42;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+9984];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 2497;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 42;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f39A72F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB146_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_087;
	@%p2 bra 	LBB146_5;
	bra.uni 	LBB146_2;
LBB146_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB146_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB146_6;
	bra.uni 	LBB146_3;
LBB146_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB146_3;
	add.s64 	%rd3, %rd10, 3646976;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB146_3:
	ret;

}
	// .globl	fusion_237
.visible .entry fusion_237(
	.param .u64 fusion_237_param_0,
	.param .u64 fusion_237_param_1,
	.param .u64 fusion_237_param_2,
	.param .u64 fusion_237_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_237_param_0];
	ld.param.u64 	%rd2, [fusion_237_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_237_param_1];
	ld.param.u64 	%rd5, [fusion_237_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 127;
	shr.u64 	%rd11, %rd9, 42;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+4296192];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+3646976];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+3245568], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_236
.visible .entry fusion_236(
	.param .u64 fusion_236_param_0,
	.param .u64 fusion_236_param_1,
	.param .u64 fusion_236_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<21>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_236_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 2048;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+65536];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+131072];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+196608];
	add.rn.f32 	%f9, %f7, %f8;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_088;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f9;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f10, [%rd18];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f1, %f18, %f19;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB148_2;
	bra.uni 	LBB148_1;
LBB148_2:
	ld.param.u64 	%rd3, [fusion_236_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f20, [%rd1], %f1;
LBB148_1:
	ret;

}
	// .globl	fusion_431
.visible .entry fusion_431(
	.param .u64 fusion_431_param_0,
	.param .u64 fusion_431_param_1,
	.param .u64 fusion_431_param_2
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot149[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<21>;

	mov.u64 	%SPL, __local_depot149;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_431_param_0];
	ld.param.u64 	%rd7, [fusion_431_param_1];
	cvta.to.global.u64 	%rd8, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 2048;
	add.s64 	%rd12, %rd9, %rd11;
	mul.wide.u32 	%rd13, %r2, 4;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f2, [%rd14];
	add.s64 	%rd15, %rd8, %rd13;
	ld.global.nc.f32 	%f3, [%rd15];
	mul.rn.f32 	%f4, %f3, 0f3C000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+2048];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+131072];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+133120];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	shfl.sync.down.b32	%f20, %f19, 16, 31, -1;
	add.rn.f32 	%f21, %f20, %f19;
	shfl.sync.down.b32	%f22, %f21, 8, 31, -1;
	add.rn.f32 	%f23, %f22, %f21;
	shfl.sync.down.b32	%f24, %f23, 4, 31, -1;
	add.rn.f32 	%f25, %f24, %f23;
	shfl.sync.down.b32	%f26, %f25, 2, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB149_3;
	bra.uni 	LBB149_1;
LBB149_3:
	add.rn.f32 	%f1, %f28, %f27;
	st.shared.f32 	[shared_cache_089], %f1;
LBB149_1:
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r1, 4;
	mov.u64 	%rd17, shared_cache_089;
	add.s64 	%rd3, %rd17, %rd16;
	cvta.shared.u64 	%rd18, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd20, %rd18, %rd10, %p1;
	ld.f32 	%f29, [%rd20];
	shfl.sync.down.b32	%f30, %f29, 16, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 8, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 4, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 2, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 1, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	st.f32 	[%rd20], %f39;
	@%p1 bra 	LBB149_4;
	bra.uni 	LBB149_2;
LBB149_4:
	ld.param.u64 	%rd5, [fusion_431_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	add.s64 	%rd2, %rd6, %rd13;
	ld.shared.f32 	%f40, [%rd3];
	atom.global.add.f32 	%f41, [%rd2], %f40;
LBB149_2:
	ret;

}
	// .globl	fusion_233
.visible .entry fusion_233(
	.param .u64 fusion_233_param_0,
	.param .u64 fusion_233_param_1,
	.param .u64 fusion_233_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_233_param_0];
	ld.param.u64 	%rd2, [fusion_233_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_233_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 7;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 127;
	and.b32  	%r11, %r8, 126;
	and.b32  	%r12, %r7, 125;
	and.b32  	%r13, %r4, 124;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3C000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 2048;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3C000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 2048;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 2048;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 2048;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd9;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+3646976], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_232
.visible .entry fusion_232(
	.param .u64 fusion_232_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	ld.param.u64 	%rd1, [fusion_232_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r5, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+1639936];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+3245568], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_231
.visible .entry fusion_231(
	.param .u64 fusion_231_param_0,
	.param .u64 fusion_231_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot152[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<29>;
	.reg .b64 	%rd<38>;

	mov.u64 	%SPL, __local_depot152;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd13, [fusion_231_param_1];
	cvta.to.global.u64 	%rd14, %rd13;
	add.s64 	%rd3, %rd14, 3245568;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r12, %ctaid.x;
	and.b32  	%r13, %r12, 3;
	shr.u32 	%r2, %r12, 2;
	setp.eq.s32 	%p1, %r13, 3;
	shl.b32 	%r14, %r13, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r14, %r4;
	@%p1 bra 	LBB152_6;
	bra.uni 	LBB152_1;
LBB152_6:
	selp.b32 	%r3, 256, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mul.lo.s32 	%r10, %r2, 12544;
	mov.f32 	%f66, 0f00000000;
	@%p2 bra 	LBB152_15;
	bra.uni 	LBB152_7;
LBB152_15:
	add.s32 	%r18, %r5, %r10;
	mul.wide.u32 	%rd23, %r18, 4;
	add.s64 	%rd8, %rd3, %rd23;
	ld.global.nc.f32 	%f34, [%rd8];
	add.rn.f32 	%f66, %f34, 0f00000000;
LBB152_7:
	or.b32  	%r19, %r4, 1;
	setp.lt.u32 	%p3, %r19, %r3;
	cvt.u64.u32 	%rd24, %r10;
	cvt.u64.u32 	%rd25, %r5;
	add.s64 	%rd26, %rd25, %rd24;
	shl.b64 	%rd27, %rd26, 2;
	add.s64 	%rd9, %rd3, %rd27;
	@%p3 bra 	LBB152_16;
	bra.uni 	LBB152_8;
LBB152_16:
	ld.global.nc.f32 	%f35, [%rd9+4];
	add.rn.f32 	%f66, %f66, %f35;
LBB152_8:
	or.b32  	%r20, %r4, 1024;
	setp.lt.u32 	%p4, %r20, %r3;
	@%p4 bra 	LBB152_17;
	bra.uni 	LBB152_9;
LBB152_17:
	ld.global.nc.f32 	%f36, [%rd9+4096];
	add.rn.f32 	%f66, %f66, %f36;
LBB152_9:
	or.b32  	%r21, %r4, 1025;
	setp.lt.u32 	%p5, %r21, %r3;
	@%p5 bra 	LBB152_18;
	bra.uni 	LBB152_10;
LBB152_18:
	ld.global.nc.f32 	%f37, [%rd9+4100];
	add.rn.f32 	%f66, %f66, %f37;
LBB152_10:
	or.b32  	%r22, %r4, 2048;
	setp.lt.u32 	%p6, %r22, %r3;
	@%p6 bra 	LBB152_19;
	bra.uni 	LBB152_11;
LBB152_19:
	ld.global.nc.f32 	%f38, [%rd9+8192];
	add.rn.f32 	%f66, %f66, %f38;
LBB152_11:
	or.b32  	%r23, %r4, 2049;
	setp.lt.u32 	%p7, %r23, %r3;
	@%p7 bra 	LBB152_20;
	bra.uni 	LBB152_12;
LBB152_20:
	ld.global.nc.f32 	%f39, [%rd9+8196];
	add.rn.f32 	%f66, %f66, %f39;
LBB152_12:
	or.b32  	%r24, %r4, 3072;
	setp.lt.u32 	%p8, %r24, %r3;
	@%p8 bra 	LBB152_21;
	bra.uni 	LBB152_13;
LBB152_21:
	ld.global.nc.f32 	%f40, [%rd9+12288];
	add.rn.f32 	%f66, %f66, %f40;
LBB152_13:
	or.b32  	%r25, %r4, 3073;
	setp.lt.u32 	%p9, %r25, %r3;
	@%p9 bra 	LBB152_14;
	bra.uni 	LBB152_3;
LBB152_14:
	or.b32  	%r26, %r5, 3073;
	add.s32 	%r28, %r26, %r10;
	bra.uni 	LBB152_2;
LBB152_1:
	mul.lo.s32 	%r15, %r2, 12544;
	add.s32 	%r16, %r5, %r15;
	mul.wide.u32 	%rd16, %r16, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f20, [%rd17];
	add.rn.f32 	%f21, %f20, 0f00000000;
	cvt.u64.u32 	%rd18, %r15;
	cvt.u64.u32 	%rd19, %r5;
	add.s64 	%rd20, %rd19, %rd18;
	shl.b64 	%rd21, %rd20, 2;
	add.s64 	%rd22, %rd3, %rd21;
	ld.global.nc.f32 	%f22, [%rd22+4];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd22+4096];
	add.rn.f32 	%f26, %f23, %f24;
	add.rn.f32 	%f27, %f26, %f25;
	ld.global.nc.v2.f32 	{%f28, %f29}, [%rd22+8192];
	add.rn.f32 	%f30, %f27, %f28;
	add.rn.f32 	%f31, %f30, %f29;
	ld.global.nc.f32 	%f32, [%rd22+12288];
	add.rn.f32 	%f66, %f31, %f32;
	or.b32  	%r17, %r5, 3073;
	add.s32 	%r28, %r17, %r15;
LBB152_2:
	mul.wide.u32 	%rd28, %r28, 4;
	add.s64 	%rd29, %rd3, %rd28;
	ld.global.nc.f32 	%f41, [%rd29];
	add.rn.f32 	%f66, %f66, %f41;
LBB152_3:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f42, %f66, 16, 31, -1;
	add.rn.f32 	%f43, %f66, %f42;
	shfl.sync.down.b32	%f44, %f43, 8, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	shfl.sync.down.b32	%f46, %f45, 4, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 2, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p10, %r7, 0;
	mov.u64 	%rd32, shared_cache_090;
	@%p10 bra 	LBB152_22;
	bra.uni 	LBB152_4;
LBB152_22:
	mul.wide.u32 	%rd31, %r8, 4;
	add.s64 	%rd6, %rd32, %rd31;
	add.rn.f32 	%f4, %f49, %f50;
	st.shared.f32 	[%rd6], %f4;
LBB152_4:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r8, 0;
	@%p11 bra 	LBB152_23;
	bra.uni 	LBB152_5;
LBB152_23:
	add.u64 	%rd15, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd33, %r7, 4;
	add.s64 	%rd11, %rd32, %rd33;
	cvta.shared.u64 	%rd35, %rd11;
	mov.u32 	%r27, 0;
	st.local.u32 	[%rd2], %r27;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd37, %rd35, %rd15, %p12;
	ld.f32 	%f51, [%rd37];
	shfl.sync.down.b32	%f52, %f51, 16, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 8, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	shfl.sync.down.b32	%f56, %f55, 4, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 2, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 1, 31, -1;
	add.rn.f32 	%f61, %f59, %f60;
	st.f32 	[%rd37], %f61;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB152_5;
	ld.param.u64 	%rd12, [fusion_231_param_0];
	cvta.to.global.u64 	%rd1, %rd12;
	mul.wide.u32 	%rd30, %r2, 4;
	add.s64 	%rd5, %rd1, %rd30;
	ld.shared.f32 	%f62, [%rd11];
	atom.global.add.f32 	%f63, [%rd5], %f62;
LBB152_5:
	ret;

}
	// .globl	fusion_229
.visible .entry fusion_229(
	.param .u64 fusion_229_param_0,
	.param .u64 fusion_229_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot153[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<137>;
	.reg .b32 	%r<89>;
	.reg .b64 	%rd<127>;

	mov.u64 	%SPL, __local_depot153;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_229_param_0];
	ld.param.u64 	%rd9, [fusion_229_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd4, %rd1, 3245568;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	and.b32  	%r9, %r8, 3;
	shr.u32 	%r2, %r8, 2;
	setp.eq.s32 	%p1, %r9, 3;
	shl.b32 	%r10, %r9, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r10, %r4;
	@%p1 bra 	LBB153_5;
	bra.uni 	LBB153_1;
LBB153_5:
	selp.b32 	%r3, 256, 4096, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mov.f32 	%f130, 0f00000000;
	@%p2 bra 	LBB153_14;
	bra.uni 	LBB153_6;
LBB153_14:
	mad.lo.s32 	%r43, %r2, 12544, %r5;
	mul.wide.u32 	%rd50, %r43, 1402438301;
	shr.u64 	%rd51, %rd50, 44;
	cvt.u32.u64 	%r44, %rd51;
	and.b32  	%r45, %r44, 31;
	mul.wide.u32 	%rd52, %r43, 4;
	add.s64 	%rd53, %rd4, %rd52;
	ld.global.nc.f32 	%f67, [%rd53];
	mul.wide.u32 	%rd54, %r45, 4;
	add.s64 	%rd55, %rd2, %rd54;
	ld.global.nc.f32 	%f68, [%rd55];
	mul.rn.f32 	%f69, %f68, 0fB8A72F05;
	add.rn.f32 	%f70, %f67, %f69;
	mul.rn.f32 	%f71, %f70, %f70;
	add.rn.f32 	%f130, %f71, 0f00000000;
LBB153_6:
	or.b32  	%r46, %r4, 1;
	setp.lt.u32 	%p3, %r46, %r3;
	@%p3 bra 	LBB153_15;
	bra.uni 	LBB153_7;
LBB153_15:
	or.b32  	%r47, %r5, 1;
	mul.lo.s32 	%r48, %r2, 12544;
	add.s32 	%r49, %r47, %r48;
	mul.wide.u32 	%rd56, %r49, 1402438301;
	shr.u64 	%rd57, %rd56, 44;
	cvt.u32.u64 	%r50, %rd57;
	and.b32  	%r51, %r50, 31;
	cvt.u64.u32 	%rd58, %r48;
	cvt.u64.u32 	%rd59, %r5;
	add.s64 	%rd60, %rd59, %rd58;
	shl.b64 	%rd61, %rd60, 2;
	add.s64 	%rd62, %rd4, %rd61;
	ld.global.nc.f32 	%f72, [%rd62+4];
	mul.wide.u32 	%rd63, %r51, 4;
	add.s64 	%rd64, %rd2, %rd63;
	ld.global.nc.f32 	%f73, [%rd64];
	mul.rn.f32 	%f74, %f73, 0fB8A72F05;
	add.rn.f32 	%f75, %f72, %f74;
	mul.rn.f32 	%f76, %f75, %f75;
	add.rn.f32 	%f130, %f130, %f76;
LBB153_7:
	or.b32  	%r52, %r4, 1024;
	setp.lt.u32 	%p4, %r52, %r3;
	@%p4 bra 	LBB153_16;
	bra.uni 	LBB153_8;
LBB153_16:
	or.b32  	%r53, %r5, 1024;
	mul.lo.s32 	%r54, %r2, 12544;
	add.s32 	%r55, %r53, %r54;
	mul.wide.u32 	%rd65, %r55, 1402438301;
	shr.u64 	%rd66, %rd65, 44;
	cvt.u32.u64 	%r56, %rd66;
	and.b32  	%r57, %r56, 31;
	cvt.u64.u32 	%rd67, %r54;
	cvt.u64.u32 	%rd68, %r5;
	add.s64 	%rd69, %rd68, %rd67;
	shl.b64 	%rd70, %rd69, 2;
	add.s64 	%rd71, %rd4, %rd70;
	ld.global.nc.f32 	%f77, [%rd71+4096];
	mul.wide.u32 	%rd72, %r57, 4;
	add.s64 	%rd73, %rd2, %rd72;
	ld.global.nc.f32 	%f78, [%rd73];
	mul.rn.f32 	%f79, %f78, 0fB8A72F05;
	add.rn.f32 	%f80, %f77, %f79;
	mul.rn.f32 	%f81, %f80, %f80;
	add.rn.f32 	%f130, %f130, %f81;
LBB153_8:
	or.b32  	%r58, %r4, 1025;
	setp.lt.u32 	%p5, %r58, %r3;
	@%p5 bra 	LBB153_17;
	bra.uni 	LBB153_9;
LBB153_17:
	or.b32  	%r59, %r5, 1025;
	mul.lo.s32 	%r60, %r2, 12544;
	add.s32 	%r61, %r59, %r60;
	mul.wide.u32 	%rd74, %r61, 1402438301;
	shr.u64 	%rd75, %rd74, 44;
	cvt.u32.u64 	%r62, %rd75;
	and.b32  	%r63, %r62, 31;
	cvt.u64.u32 	%rd76, %r60;
	cvt.u64.u32 	%rd77, %r5;
	add.s64 	%rd78, %rd77, %rd76;
	shl.b64 	%rd79, %rd78, 2;
	add.s64 	%rd80, %rd4, %rd79;
	ld.global.nc.f32 	%f82, [%rd80+4100];
	mul.wide.u32 	%rd81, %r63, 4;
	add.s64 	%rd82, %rd2, %rd81;
	ld.global.nc.f32 	%f83, [%rd82];
	mul.rn.f32 	%f84, %f83, 0fB8A72F05;
	add.rn.f32 	%f85, %f82, %f84;
	mul.rn.f32 	%f86, %f85, %f85;
	add.rn.f32 	%f130, %f130, %f86;
LBB153_9:
	or.b32  	%r64, %r4, 2048;
	setp.lt.u32 	%p6, %r64, %r3;
	@%p6 bra 	LBB153_18;
	bra.uni 	LBB153_10;
LBB153_18:
	or.b32  	%r65, %r5, 2048;
	mul.lo.s32 	%r66, %r2, 12544;
	add.s32 	%r67, %r65, %r66;
	mul.wide.u32 	%rd83, %r67, 1402438301;
	shr.u64 	%rd84, %rd83, 44;
	cvt.u32.u64 	%r68, %rd84;
	and.b32  	%r69, %r68, 31;
	cvt.u64.u32 	%rd85, %r66;
	cvt.u64.u32 	%rd86, %r5;
	add.s64 	%rd87, %rd86, %rd85;
	shl.b64 	%rd88, %rd87, 2;
	add.s64 	%rd89, %rd4, %rd88;
	ld.global.nc.f32 	%f87, [%rd89+8192];
	mul.wide.u32 	%rd90, %r69, 4;
	add.s64 	%rd91, %rd2, %rd90;
	ld.global.nc.f32 	%f88, [%rd91];
	mul.rn.f32 	%f89, %f88, 0fB8A72F05;
	add.rn.f32 	%f90, %f87, %f89;
	mul.rn.f32 	%f91, %f90, %f90;
	add.rn.f32 	%f130, %f130, %f91;
LBB153_10:
	or.b32  	%r70, %r4, 2049;
	setp.lt.u32 	%p7, %r70, %r3;
	@%p7 bra 	LBB153_19;
	bra.uni 	LBB153_11;
LBB153_19:
	or.b32  	%r71, %r5, 2049;
	mul.lo.s32 	%r72, %r2, 12544;
	add.s32 	%r73, %r71, %r72;
	mul.wide.u32 	%rd92, %r73, 1402438301;
	shr.u64 	%rd93, %rd92, 44;
	cvt.u32.u64 	%r74, %rd93;
	and.b32  	%r75, %r74, 31;
	cvt.u64.u32 	%rd94, %r72;
	cvt.u64.u32 	%rd95, %r5;
	add.s64 	%rd96, %rd95, %rd94;
	shl.b64 	%rd97, %rd96, 2;
	add.s64 	%rd98, %rd4, %rd97;
	ld.global.nc.f32 	%f92, [%rd98+8196];
	mul.wide.u32 	%rd99, %r75, 4;
	add.s64 	%rd100, %rd2, %rd99;
	ld.global.nc.f32 	%f93, [%rd100];
	mul.rn.f32 	%f94, %f93, 0fB8A72F05;
	add.rn.f32 	%f95, %f92, %f94;
	mul.rn.f32 	%f96, %f95, %f95;
	add.rn.f32 	%f130, %f130, %f96;
LBB153_11:
	or.b32  	%r76, %r4, 3072;
	setp.lt.u32 	%p8, %r76, %r3;
	@%p8 bra 	LBB153_20;
	bra.uni 	LBB153_12;
LBB153_20:
	or.b32  	%r77, %r5, 3072;
	mul.lo.s32 	%r78, %r2, 12544;
	add.s32 	%r79, %r77, %r78;
	mul.wide.u32 	%rd101, %r79, 1402438301;
	shr.u64 	%rd102, %rd101, 44;
	cvt.u32.u64 	%r80, %rd102;
	and.b32  	%r81, %r80, 31;
	cvt.u64.u32 	%rd103, %r78;
	cvt.u64.u32 	%rd104, %r5;
	add.s64 	%rd105, %rd104, %rd103;
	shl.b64 	%rd106, %rd105, 2;
	add.s64 	%rd107, %rd4, %rd106;
	ld.global.nc.f32 	%f97, [%rd107+12288];
	mul.wide.u32 	%rd108, %r81, 4;
	add.s64 	%rd109, %rd2, %rd108;
	ld.global.nc.f32 	%f98, [%rd109];
	mul.rn.f32 	%f99, %f98, 0fB8A72F05;
	add.rn.f32 	%f100, %f97, %f99;
	mul.rn.f32 	%f101, %f100, %f100;
	add.rn.f32 	%f130, %f130, %f101;
LBB153_12:
	or.b32  	%r82, %r4, 3073;
	setp.lt.u32 	%p9, %r82, %r3;
	@%p9 bra 	LBB153_13;
	bra.uni 	LBB153_2;
LBB153_13:
	or.b32  	%r83, %r5, 3073;
	mul.lo.s32 	%r84, %r2, 12544;
	add.s32 	%r85, %r83, %r84;
	mul.wide.u32 	%rd110, %r85, 1402438301;
	shr.u64 	%rd111, %rd110, 44;
	cvt.u32.u64 	%r86, %rd111;
	and.b32  	%r87, %r86, 31;
	cvt.u64.u32 	%rd112, %r84;
	cvt.u64.u32 	%rd113, %r5;
	add.s64 	%rd114, %rd113, %rd112;
	shl.b64 	%rd115, %rd114, 2;
	add.s64 	%rd116, %rd4, %rd115;
	ld.global.nc.f32 	%f102, [%rd116+12292];
	mul.wide.u32 	%rd117, %r87, 4;
	add.s64 	%rd118, %rd2, %rd117;
	ld.global.nc.f32 	%f103, [%rd118];
	mul.rn.f32 	%f104, %f103, 0fB8A72F05;
	add.rn.f32 	%f105, %f102, %f104;
	mul.rn.f32 	%f106, %f105, %f105;
	add.rn.f32 	%f130, %f130, %f106;
	bra.uni 	LBB153_2;
LBB153_1:
	mul.lo.s32 	%r11, %r2, 12544;
	add.s32 	%r12, %r5, %r11;
	mul.wide.u32 	%rd11, %r12, 1402438301;
	shr.u64 	%rd12, %rd11, 44;
	cvt.u32.u64 	%r13, %rd12;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd13, %r12, 4;
	add.s64 	%rd14, %rd4, %rd13;
	ld.global.nc.f32 	%f19, [%rd14];
	mul.wide.u32 	%rd15, %r14, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f20, [%rd16];
	mul.rn.f32 	%f21, %f20, 0f38A72F05;
	sub.rn.f32 	%f22, %f19, %f21;
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f24, %f23, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r11;
	mul.wide.u32 	%rd17, %r16, 1402438301;
	shr.u64 	%rd18, %rd17, 44;
	cvt.u32.u64 	%r17, %rd18;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd19, %r11;
	cvt.u64.u32 	%rd20, %r5;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd4, %rd22;
	ld.global.nc.f32 	%f25, [%rd23+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f26, [%rd25];
	mul.rn.f32 	%f27, %f26, 0f38A72F05;
	sub.rn.f32 	%f28, %f25, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f24, %f29;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r11;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 44;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd23+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f33, [%rd29];
	mul.rn.f32 	%f34, %f33, 0f38A72F05;
	sub.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f37, %f30, %f36;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r11;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 44;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f38, [%rd33];
	mul.rn.f32 	%f39, %f38, 0f38A72F05;
	sub.rn.f32 	%f40, %f32, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f42, %f37, %f41;
	or.b32  	%r27, %r5, 2048;
	add.s32 	%r28, %r27, %r11;
	mul.wide.u32 	%rd34, %r28, 1402438301;
	shr.u64 	%rd35, %rd34, 44;
	cvt.u32.u64 	%r29, %rd35;
	and.b32  	%r30, %r29, 31;
	ld.global.nc.v2.f32 	{%f43, %f44}, [%rd23+8192];
	mul.wide.u32 	%rd36, %r30, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f45, [%rd37];
	mul.rn.f32 	%f46, %f45, 0f38A72F05;
	sub.rn.f32 	%f47, %f43, %f46;
	mul.rn.f32 	%f48, %f47, %f47;
	add.rn.f32 	%f49, %f42, %f48;
	or.b32  	%r31, %r5, 2049;
	add.s32 	%r32, %r31, %r11;
	mul.wide.u32 	%rd38, %r32, 1402438301;
	shr.u64 	%rd39, %rd38, 44;
	cvt.u32.u64 	%r33, %rd39;
	and.b32  	%r34, %r33, 31;
	mul.wide.u32 	%rd40, %r34, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f50, [%rd41];
	mul.rn.f32 	%f51, %f50, 0f38A72F05;
	sub.rn.f32 	%f52, %f44, %f51;
	mul.rn.f32 	%f53, %f52, %f52;
	add.rn.f32 	%f54, %f49, %f53;
	or.b32  	%r35, %r5, 3072;
	add.s32 	%r36, %r35, %r11;
	mul.wide.u32 	%rd42, %r36, 1402438301;
	shr.u64 	%rd43, %rd42, 44;
	cvt.u32.u64 	%r37, %rd43;
	and.b32  	%r38, %r37, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd23+12288];
	mul.wide.u32 	%rd44, %r38, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f57, [%rd45];
	mul.rn.f32 	%f58, %f57, 0f38A72F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f54, %f60;
	or.b32  	%r39, %r5, 3073;
	add.s32 	%r40, %r39, %r11;
	mul.wide.u32 	%rd46, %r40, 1402438301;
	shr.u64 	%rd47, %rd46, 44;
	cvt.u32.u64 	%r41, %rd47;
	and.b32  	%r42, %r41, 31;
	mul.wide.u32 	%rd48, %r42, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f62, [%rd49];
	mul.rn.f32 	%f63, %f62, 0f38A72F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f130, %f61, %f65;
LBB153_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f107, %f130, 16, 31, -1;
	add.rn.f32 	%f108, %f130, %f107;
	shfl.sync.down.b32	%f109, %f108, 8, 31, -1;
	add.rn.f32 	%f110, %f108, %f109;
	shfl.sync.down.b32	%f111, %f110, 4, 31, -1;
	add.rn.f32 	%f112, %f110, %f111;
	shfl.sync.down.b32	%f113, %f112, 2, 31, -1;
	add.rn.f32 	%f114, %f112, %f113;
	shfl.sync.down.b32	%f115, %f114, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd121, shared_cache_091;
	@%p10 bra 	LBB153_21;
	bra.uni 	LBB153_3;
LBB153_21:
	mul.wide.u32 	%rd120, %r7, 4;
	add.s64 	%rd6, %rd121, %rd120;
	add.rn.f32 	%f2, %f114, %f115;
	st.shared.f32 	[%rd6], %f2;
LBB153_3:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB153_22;
	bra.uni 	LBB153_4;
LBB153_22:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd122, %r6, 4;
	add.s64 	%rd7, %rd121, %rd122;
	cvta.shared.u64 	%rd124, %rd7;
	mov.u32 	%r88, 0;
	st.local.u32 	[%rd3], %r88;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd126, %rd124, %rd10, %p12;
	ld.f32 	%f116, [%rd126];
	shfl.sync.down.b32	%f117, %f116, 16, 31, -1;
	add.rn.f32 	%f118, %f116, %f117;
	shfl.sync.down.b32	%f119, %f118, 8, 31, -1;
	add.rn.f32 	%f120, %f118, %f119;
	shfl.sync.down.b32	%f121, %f120, 4, 31, -1;
	add.rn.f32 	%f122, %f120, %f121;
	shfl.sync.down.b32	%f123, %f122, 2, 31, -1;
	add.rn.f32 	%f124, %f122, %f123;
	shfl.sync.down.b32	%f125, %f124, 1, 31, -1;
	add.rn.f32 	%f126, %f124, %f125;
	st.f32 	[%rd126], %f126;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB153_4;
	mul.wide.u32 	%rd119, %r2, 4;
	add.s64 	%rd5, %rd1, %rd119;
	ld.shared.f32 	%f127, [%rd7];
	atom.global.add.f32 	%f128, [%rd5], %f127;
LBB153_4:
	ret;

}
	// .globl	fusion_228
.visible .entry fusion_228(
	.param .u64 fusion_228_param_0,
	.param .u64 fusion_228_param_1,
	.param .u64 fusion_228_param_2,
	.param .u64 fusion_228_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_228_param_0];
	ld.param.u64 	%rd2, [fusion_228_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_228_param_1];
	ld.param.u64 	%rd5, [fusion_228_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 40;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 511;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 44;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+3245568];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd6, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f38A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f38A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+8202560], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_223
.visible .entry fusion_223(
	.param .u64 fusion_223_param_0,
	.param .u64 fusion_223_param_1,
	.param .u64 fusion_223_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<45>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_223_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_092;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f33;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f34, [%rd18];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f1, %f42, %f43;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB155_2;
	bra.uni 	LBB155_1;
LBB155_2:
	ld.param.u64 	%rd3, [fusion_223_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f44, [%rd1], %f1;
LBB155_1:
	ret;

}
	// .globl	fusion_433
.visible .entry fusion_433(
	.param .u64 fusion_433_param_0,
	.param .u64 fusion_433_param_1,
	.param .u64 fusion_433_param_2
)
.reqntid 64, 1, 1
{
	.local .align 4 .b8 	__local_depot156[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot156;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_433_param_0];
	ld.param.u64 	%rd8, [fusion_433_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 1024;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3B000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+131072];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+132096];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+262144];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+263168];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+393216];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+394240];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_093;
	@%p1 bra 	LBB156_3;
	bra.uni 	LBB156_1;
LBB156_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB156_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB156_4;
	bra.uni 	LBB156_2;
LBB156_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 2;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB156_2;
	ld.param.u64 	%rd6, [fusion_433_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB156_2:
	ret;

}
	// .globl	fusion_220
.visible .entry fusion_220(
	.param .u64 fusion_220_param_0,
	.param .u64 fusion_220_param_1,
	.param .u64 fusion_220_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_220_param_0];
	ld.param.u64 	%rd2, [fusion_220_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_220_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 9;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 511;
	and.b32  	%r11, %r8, 510;
	and.b32  	%r12, %r7, 509;
	and.b32  	%r13, %r4, 508;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3B000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3B000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 1024;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd9;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+802816], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_219
.visible .entry fusion_219(
	.param .u64 fusion_219_param_0,
	.param .u64 fusion_219_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot158[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<25>;

	mov.u64 	%SPL, __local_depot158;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_219_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd11, %r12, 4;
	add.s64 	%rd12, %rd9, %rd11;
	ld.global.nc.f32 	%f13, [%rd12];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd13, %r11;
	cvt.u64.u32 	%rd14, %r10;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd3, %rd9, %rd16;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB158_1;
	bra.uni 	LBB158_9;
LBB158_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB158_2;
LBB158_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB158_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB158_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB158_11;
	bra.uni 	LBB158_7;
LBB158_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB158_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB158_12;
	bra.uni 	LBB158_8;
LBB158_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB158_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB158_2;
	bra.uni 	LBB158_3;
LBB158_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB158_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd19, shared_cache_094;
	@%p6 bra 	LBB158_13;
	bra.uni 	LBB158_4;
LBB158_13:
	mul.wide.u32 	%rd18, %r6, 4;
	add.s64 	%rd5, %rd19, %rd18;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB158_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB158_14;
	bra.uni 	LBB158_5;
LBB158_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd20, %r5, 4;
	add.s64 	%rd6, %rd19, %rd20;
	cvta.shared.u64 	%rd22, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd24, %rd22, %rd10, %p8;
	ld.f32 	%f38, [%rd24];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd24], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB158_5;
	ld.param.u64 	%rd7, [fusion_219_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd1, %rd17;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB158_5:
	ret;

}
	// .globl	fusion_217
.visible .entry fusion_217(
	.param .u64 fusion_217_param_0,
	.param .u64 fusion_217_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot159[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot159;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_217_param_0];
	ld.param.u64 	%rd9, [fusion_217_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd10, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd10, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd1, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd1, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB159_1;
	bra.uni 	LBB159_9;
LBB159_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd1, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd1, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd1, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd1, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB159_2;
LBB159_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB159_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB159_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB159_11;
	bra.uni 	LBB159_6;
LBB159_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd1, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB159_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB159_12;
	bra.uni 	LBB159_7;
LBB159_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd1, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB159_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB159_8;
	bra.uni 	LBB159_2;
LBB159_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd1, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB159_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_095;
	@%p6 bra 	LBB159_13;
	bra.uni 	LBB159_3;
LBB159_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB159_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB159_14;
	bra.uni 	LBB159_4;
LBB159_14:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd2], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd11, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB159_4;
	add.s64 	%rd3, %rd10, 802816;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd3, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB159_4:
	ret;

}
	// .globl	fusion_216
.visible .entry fusion_216(
	.param .u64 fusion_216_param_0,
	.param .u64 fusion_216_param_1,
	.param .u64 fusion_216_param_2,
	.param .u64 fusion_216_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<55>;
	.reg .b64 	%rd<78>;

	ld.param.u64 	%rd8, [fusion_216_param_0];
	ld.param.u64 	%rd9, [fusion_216_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_216_param_1];
	ld.param.u64 	%rd11, [fusion_216_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 9808192;
	add.s64 	%rd6, %rd1, 802816;
	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	shl.b32 	%r17, %r15, 10;
	shl.b32 	%r18, %r16, 2;
	or.b32  	%r1, %r18, %r17;
	mul.wide.u32 	%rd12, %r1, -1851608123;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r2, %rd13;
	or.b32  	%r19, %r1, 1;
	mul.wide.u32 	%rd14, %r19, -2004318071;
	shr.u64 	%rd15, %rd14, 36;
	cvt.u32.u64 	%r20, %rd15;
	mul.lo.s32 	%r21, %r20, 30;
	sub.s32 	%r3, %r19, %r21;
	mul.wide.u32 	%rd16, %r1, -2004318071;
	shr.u64 	%rd17, %rd16, 36;
	cvt.u32.u64 	%r23, %rd17;
	mul.wide.u32 	%rd18, %r23, -2004318071;
	shr.u64 	%rd19, %rd18, 36;
	cvt.u32.u64 	%r24, %rd19;
	mul.lo.s32 	%r25, %r24, 30;
	or.b32  	%r26, %r1, 2;
	mul.wide.u32 	%rd20, %r26, -2004318071;
	shr.u64 	%rd21, %rd20, 36;
	cvt.u32.u64 	%r28, %rd21;
	mul.lo.s32 	%r29, %r28, 30;
	mul.wide.u32 	%rd22, %r28, -2004318071;
	shr.u64 	%rd23, %rd22, 36;
	cvt.u32.u64 	%r30, %rd23;
	mul.lo.s32 	%r31, %r30, 30;
	or.b32  	%r32, %r1, 3;
	mul.wide.u32 	%rd24, %r32, -2004318071;
	shr.u64 	%rd25, %rd24, 36;
	cvt.u32.u64 	%r34, %rd25;
	mul.wide.u32 	%rd26, %r34, -2004318071;
	shr.u64 	%rd27, %rd26, 36;
	cvt.u32.u64 	%r36, %rd27;
	mul.lo.s32 	%r38, %r23, 30;
	not.b32 	%r39, %r25;
	add.s32 	%r8, %r39, %r23;
	setp.lt.u32 	%p1, %r8, 28;
	not.b32 	%r40, %r38;
	add.s32 	%r9, %r40, %r1;
	setp.lt.u32 	%p2, %r9, 28;
	and.pred  	%p3, %p2, %p1;
	mov.f32 	%f72, 0f00000000;
	bfe.u32 	%r53, %r2, 3, 5;
	and.b32  	%r54, %r2, 255;
	mul.wide.u32 	%rd77, %r8, 112;
	mov.f32 	%f69, %f72;
	@%p3 bra 	LBB160_5;
	bra.uni 	LBB160_1;
LBB160_5:
	mul.wide.u32 	%rd28, %r54, 3136;
	add.s64 	%rd29, %rd1, %rd28;
	add.s64 	%rd31, %rd29, %rd77;
	mul.wide.u32 	%rd32, %r9, 4;
	add.s64 	%rd33, %rd31, %rd32;
	ld.global.nc.f32 	%f10, [%rd33];
	mul.wide.u32 	%rd34, %r54, 4;
	add.s64 	%rd35, %rd2, %rd34;
	ld.global.nc.f32 	%f11, [%rd35];
	mul.wide.u32 	%rd36, %r53, 4;
	add.s64 	%rd37, %rd6, %rd36;
	ld.global.nc.f32 	%f12, [%rd37];
	mul.rn.f32 	%f13, %f12, 0f39272F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd38, %rd3, %rd34;
	ld.global.nc.f32 	%f18, [%rd38];
	add.s64 	%rd39, %rd4, %rd36;
	ld.global.nc.f32 	%f19, [%rd39];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB160_1:
	mul.lo.s32 	%r35, %r34, 30;
	mul.lo.s32 	%r37, %r36, 30;
	sub.s32 	%r4, %r26, %r29;
	sub.s32 	%r5, %r28, %r31;
	mul.wide.u32 	%rd40, %r1, 4;
	add.s64 	%rd7, %rd5, %rd40;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r10, %r3, -1;
	setp.lt.u32 	%p5, %r10, 28;
	and.pred  	%p6, %p5, %p1;
	mov.f32 	%f70, %f72;
	@%p6 bra 	LBB160_6;
	bra.uni 	LBB160_2;
LBB160_6:
	mul.wide.u32 	%rd41, %r54, 3136;
	add.s64 	%rd42, %rd1, %rd41;
	add.s64 	%rd44, %rd42, %rd77;
	mul.wide.u32 	%rd45, %r10, 4;
	add.s64 	%rd46, %rd44, %rd45;
	ld.global.nc.f32 	%f25, [%rd46];
	mul.wide.u32 	%rd47, %r54, 4;
	add.s64 	%rd48, %rd2, %rd47;
	ld.global.nc.f32 	%f26, [%rd48];
	mul.wide.u32 	%rd49, %r53, 4;
	add.s64 	%rd50, %rd6, %rd49;
	ld.global.nc.f32 	%f27, [%rd50];
	mul.rn.f32 	%f28, %f27, 0f39272F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd51, %rd3, %rd47;
	ld.global.nc.f32 	%f33, [%rd51];
	add.s64 	%rd52, %rd4, %rd49;
	ld.global.nc.f32 	%f34, [%rd52];
	mul.rn.f32 	%f35, %f34, 0f39272F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB160_2:
	sub.s32 	%r6, %r32, %r35;
	sub.s32 	%r7, %r34, %r37;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r11, %r5, -1;
	setp.lt.u32 	%p7, %r11, 28;
	add.s32 	%r12, %r4, -1;
	setp.lt.u32 	%p8, %r12, 28;
	and.pred  	%p9, %p8, %p7;
	mov.f32 	%f71, %f72;
	@%p9 bra 	LBB160_7;
	bra.uni 	LBB160_3;
LBB160_7:
	mul.wide.u32 	%rd53, %r54, 3136;
	add.s64 	%rd54, %rd1, %rd53;
	mul.wide.u32 	%rd55, %r11, 112;
	add.s64 	%rd56, %rd54, %rd55;
	mul.wide.u32 	%rd57, %r12, 4;
	add.s64 	%rd58, %rd56, %rd57;
	ld.global.nc.f32 	%f40, [%rd58];
	mul.wide.u32 	%rd59, %r54, 4;
	add.s64 	%rd60, %rd2, %rd59;
	ld.global.nc.f32 	%f41, [%rd60];
	mul.wide.u32 	%rd61, %r53, 4;
	add.s64 	%rd62, %rd6, %rd61;
	ld.global.nc.f32 	%f42, [%rd62];
	mul.rn.f32 	%f43, %f42, 0f39272F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd63, %rd3, %rd59;
	ld.global.nc.f32 	%f48, [%rd63];
	add.s64 	%rd64, %rd4, %rd61;
	ld.global.nc.f32 	%f49, [%rd64];
	mul.rn.f32 	%f50, %f49, 0f39272F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB160_3:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r13, %r7, -1;
	setp.lt.u32 	%p10, %r13, 28;
	add.s32 	%r14, %r6, -1;
	setp.lt.u32 	%p11, %r14, 28;
	and.pred  	%p12, %p11, %p10;
	@%p12 bra 	LBB160_8;
	bra.uni 	LBB160_4;
LBB160_8:
	mul.wide.u32 	%rd65, %r54, 3136;
	add.s64 	%rd66, %rd1, %rd65;
	mul.wide.u32 	%rd67, %r13, 112;
	add.s64 	%rd68, %rd66, %rd67;
	mul.wide.u32 	%rd69, %r14, 4;
	add.s64 	%rd70, %rd68, %rd69;
	ld.global.nc.f32 	%f55, [%rd70];
	mul.wide.u32 	%rd71, %r54, 4;
	add.s64 	%rd72, %rd2, %rd71;
	ld.global.nc.f32 	%f56, [%rd72];
	mul.wide.u32 	%rd73, %r53, 4;
	add.s64 	%rd74, %rd6, %rd73;
	ld.global.nc.f32 	%f57, [%rd74];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd75, %rd3, %rd71;
	ld.global.nc.f32 	%f63, [%rd75];
	add.s64 	%rd76, %rd4, %rd73;
	ld.global.nc.f32 	%f64, [%rd76];
	mul.rn.f32 	%f65, %f64, 0f39272F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB160_4:
	st.global.f32 	[%rd7+12], %f72;
	ret;

}
	// .globl	fusion_215
.visible .entry fusion_215(
	.param .u64 fusion_215_param_0,
	.param .u64 fusion_215_param_1,
	.param .u64 fusion_215_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_215_param_0];
	ld.param.u64 	%rd6, [fusion_215_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB161_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB161_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_096;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB161_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB161_4:
	ret;

}
	// .globl	fusion_214
.visible .entry fusion_214(
	.param .u64 fusion_214_param_0,
	.param .u64 fusion_214_param_1,
	.param .u64 fusion_214_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_214_param_0];
	ld.param.u64 	%rd2, [fusion_214_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_214_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+5843264], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_213
.visible .entry fusion_213(
	.param .u64 fusion_213_param_0,
	.param .u64 fusion_213_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot163[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot163;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_213_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 5843264;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_097;
	@%p1 bra 	LBB163_3;
	bra.uni 	LBB163_1;
LBB163_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB163_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB163_4;
	bra.uni 	LBB163_2;
LBB163_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB163_2;
	ld.param.u64 	%rd5, [fusion_213_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB163_2:
	ret;

}
	// .globl	fusion_212
.visible .entry fusion_212(
	.param .u64 fusion_212_param_0,
	.param .u64 fusion_212_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_212_param_0];
	ld.param.u64 	%rd2, [fusion_212_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+5843264];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+5843264], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_211
.visible .entry fusion_211(
	.param .u64 fusion_211_param_0,
	.param .u64 fusion_211_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot165[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot165;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_211_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 10729792;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB165_4;
	bra.uni 	LBB165_1;
LBB165_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB165_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_098;
	@%p2 bra 	LBB165_5;
	bra.uni 	LBB165_2;
LBB165_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB165_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB165_6;
	bra.uni 	LBB165_3;
LBB165_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB165_3;
	ld.param.u64 	%rd7, [fusion_211_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB165_3:
	ret;

}
	// .globl	fusion_209
.visible .entry fusion_209(
	.param .u64 fusion_209_param_0,
	.param .u64 fusion_209_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot166[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot166;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_209_param_0];
	ld.param.u64 	%rd9, [fusion_209_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 10729792;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 41;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 41;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 41;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 41;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 41;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB166_4;
	bra.uni 	LBB166_1;
LBB166_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 41;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 41;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB166_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_099;
	@%p2 bra 	LBB166_5;
	bra.uni 	LBB166_2;
LBB166_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB166_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB166_6;
	bra.uni 	LBB166_3;
LBB166_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB166_3;
	add.s64 	%rd3, %rd10, 9808192;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB166_3:
	ret;

}
	// .globl	fusion_208
.visible .entry fusion_208(
	.param .u64 fusion_208_param_0,
	.param .u64 fusion_208_param_1,
	.param .u64 fusion_208_param_2,
	.param .u64 fusion_208_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_208_param_0];
	ld.param.u64 	%rd2, [fusion_208_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_208_param_1];
	ld.param.u64 	%rd5, [fusion_208_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 41;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+10729792];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+9808192];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1048576], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_207
.visible .entry fusion_207(
	.param .u64 fusion_207_param_0,
	.param .u64 fusion_207_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_207_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0100;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB168_2;
	bra.uni 	LBB168_1;
LBB168_2:
	ld.param.u64 	%rd3, [fusion_207_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 1249280;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB168_1:
	ret;

}
	// .globl	fusion_434
.visible .entry fusion_434(
	.param .u64 fusion_434_param_0,
	.param .u64 fusion_434_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot169[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot169;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_434_param_0];
	ld.param.u64 	%rd5, [fusion_434_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+1249280];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB169_3;
	bra.uni 	LBB169_1;
LBB169_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_0101], %f1;
LBB169_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_0101;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB169_4;
	bra.uni 	LBB169_2;
LBB169_4:
	add.s64 	%rd2, %rd10, 1253376;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB169_2:
	ret;

}
	// .globl	fusion_204
.visible .entry fusion_204(
	.param .u64 fusion_204_param_0,
	.param .u64 fusion_204_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_204_param_0];
	ld.param.u64 	%rd2, [fusion_204_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+1253376];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+1249280];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_227
.visible .entry fusion_227(
	.param .u64 fusion_227_param_0,
	.param .u64 fusion_227_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<45>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_227_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+1048576];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+1179648];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+1310720];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+1441792];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+1572864];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+1703936];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+1835008];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+1966080];
	add.rn.f32 	%f33, %f31, %f32;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0102;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f33;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f34, [%rd18];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f1, %f42, %f43;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB171_2;
	bra.uni 	LBB171_1;
LBB171_2:
	ld.param.u64 	%rd3, [fusion_227_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 2899968;
	atom.global.add.f32 	%f44, [%rd1], %f1;
LBB171_1:
	ret;

}
	// .globl	fusion_432
.visible .entry fusion_432(
	.param .u64 fusion_432_param_0,
	.param .u64 fusion_432_param_1
)
.reqntid 64, 1, 1
{
	.local .align 4 .b8 	__local_depot172[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot172;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_432_param_0];
	ld.param.u64 	%rd6, [fusion_432_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 4096;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+2899968];
	mul.rn.f32 	%f4, %f3, 0f3B000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+524288];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+528384];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+1048576];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+1052672];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+1572864];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+1576960];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0103;
	@%p1 bra 	LBB172_3;
	bra.uni 	LBB172_1;
LBB172_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB172_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB172_4;
	bra.uni 	LBB172_2;
LBB172_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 2;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB172_2;
	add.s64 	%rd2, %rd11, 2904064;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB172_2:
	ret;

}
	// .globl	fusion_224
.visible .entry fusion_224(
	.param .u64 fusion_224_param_0,
	.param .u64 fusion_224_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_224_param_0];
	ld.param.u64 	%rd2, [fusion_224_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 9;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 511;
	and.b32  	%r11, %r8, 510;
	and.b32  	%r12, %r7, 509;
	and.b32  	%r13, %r4, 508;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+2904064];
	mul.rn.f32 	%f2, %f1, 0f3B000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+2899968];
	mul.rn.f32 	%f7, %f6, 0f3B000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_4556
.visible .entry add_4556(
	.param .u64 add_4556_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 200704;
	@%p1 bra 	LBB174_2;
	bra.uni 	LBB174_1;
LBB174_2:
	ld.param.u64 	%rd2, [add_4556_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+2899968];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+2097152];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+8914944], {%f9, %f10, %f11, %f12};
LBB174_1:
	ret;

}
	// .globl	fusion_203
.visible .entry fusion_203(
	.param .u64 fusion_203_param_0,
	.param .u64 fusion_203_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot175[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot175;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_203_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB175_1;
	bra.uni 	LBB175_9;
LBB175_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB175_2;
LBB175_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB175_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB175_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB175_11;
	bra.uni 	LBB175_7;
LBB175_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB175_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB175_12;
	bra.uni 	LBB175_8;
LBB175_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB175_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB175_2;
	bra.uni 	LBB175_3;
LBB175_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB175_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_0104;
	@%p6 bra 	LBB175_13;
	bra.uni 	LBB175_4;
LBB175_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB175_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB175_14;
	bra.uni 	LBB175_5;
LBB175_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB175_5;
	ld.param.u64 	%rd7, [fusion_203_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB175_5:
	ret;

}
	// .globl	fusion_201
.visible .entry fusion_201(
	.param .u64 fusion_201_param_0,
	.param .u64 fusion_201_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot176[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot176;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_201_param_0];
	ld.param.u64 	%rd9, [fusion_201_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB176_1;
	bra.uni 	LBB176_9;
LBB176_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB176_2;
LBB176_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB176_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB176_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB176_11;
	bra.uni 	LBB176_6;
LBB176_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB176_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB176_12;
	bra.uni 	LBB176_7;
LBB176_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB176_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB176_8;
	bra.uni 	LBB176_2;
LBB176_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB176_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_0105;
	@%p6 bra 	LBB176_13;
	bra.uni 	LBB176_3;
LBB176_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB176_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB176_14;
	bra.uni 	LBB176_4;
LBB176_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB176_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB176_4:
	ret;

}
	// .globl	fusion_200
.visible .entry fusion_200(
	.param .u64 fusion_200_param_0,
	.param .u64 fusion_200_param_1,
	.param .u64 fusion_200_param_2,
	.param .u64 fusion_200_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_200_param_0];
	ld.param.u64 	%rd2, [fusion_200_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_200_param_1];
	ld.param.u64 	%rd5, [fusion_200_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+8914944];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+3103040], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_199
.visible .entry fusion_199(
	.param .u64 fusion_199_param_0,
	.param .u64 fusion_199_param_1,
	.param .u64 fusion_199_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_199_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+524288];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+557056];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+589824];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+622592];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+655360];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+688128];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+720896];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+753664];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+786432];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+819200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+851968];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+884736];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+917504];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+950272];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+983040];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+1015808];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0106;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB178_2;
	bra.uni 	LBB178_1;
LBB178_2:
	ld.param.u64 	%rd3, [fusion_199_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB178_1:
	ret;

}
	// .globl	fusion_435
.visible .entry fusion_435(
	.param .u64 fusion_435_param_0,
	.param .u64 fusion_435_param_1,
	.param .u64 fusion_435_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot179[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot179;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_435_param_0];
	ld.param.u64 	%rd8, [fusion_435_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 1024;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+263168];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+525312];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+787456];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_0107;
	@%p1 bra 	LBB179_3;
	bra.uni 	LBB179_1;
LBB179_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB179_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB179_4;
	bra.uni 	LBB179_2;
LBB179_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB179_2;
	ld.param.u64 	%rd6, [fusion_435_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB179_2:
	ret;

}
	// .globl	fusion_196
.visible .entry fusion_196(
	.param .u64 fusion_196_param_0,
	.param .u64 fusion_196_param_1,
	.param .u64 fusion_196_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_196_param_0];
	ld.param.u64 	%rd2, [fusion_196_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_196_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+3072];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+2054464], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_195
.visible .entry fusion_195(
	.param .u64 fusion_195_param_0,
	.param .u64 fusion_195_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot181[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot181;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_195_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB181_4;
	bra.uni 	LBB181_1;
LBB181_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB181_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0108;
	@%p2 bra 	LBB181_5;
	bra.uni 	LBB181_2;
LBB181_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB181_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB181_6;
	bra.uni 	LBB181_3;
LBB181_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB181_3;
	ld.param.u64 	%rd7, [fusion_195_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB181_3:
	ret;

}
	// .globl	fusion_193
.visible .entry fusion_193(
	.param .u64 fusion_193_param_0,
	.param .u64 fusion_193_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot182[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot182;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_193_param_0];
	ld.param.u64 	%rd9, [fusion_193_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd12, %r3, 1402438301;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r8, %rd13;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd4, %rd11, %rd14;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd17, %r11, 1402438301;
	shr.u64 	%rd18, %rd17, 41;
	cvt.u32.u64 	%r12, %rd18;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd19, %r7;
	cvt.u64.u32 	%rd20, %r6;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd11, %rd22;
	ld.global.nc.f32 	%f11, [%rd23+4];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 41;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 41;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f24, [%rd33];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 41;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f31, [%rd37];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 41;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f36, [%rd41];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB182_4;
	bra.uni 	LBB182_1;
LBB182_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 41;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd46, %r29, 1402438301;
	shr.u64 	%rd47, %rd46, 41;
	cvt.u32.u64 	%r30, %rd47;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd48, %r31, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f47, [%rd49];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB182_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd52, shared_cache_0109;
	@%p2 bra 	LBB182_5;
	bra.uni 	LBB182_2;
LBB182_5:
	mul.wide.u32 	%rd51, %r5, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB182_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB182_6;
	bra.uni 	LBB182_3;
LBB182_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r4, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd3], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd57, %rd55, %rd10, %p4;
	ld.f32 	%f60, [%rd57];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd57], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB182_3;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB182_3:
	ret;

}
	// .globl	fusion_192
.visible .entry fusion_192(
	.param .u64 fusion_192_param_0,
	.param .u64 fusion_192_param_1,
	.param .u64 fusion_192_param_2,
	.param .u64 fusion_192_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_192_param_0];
	ld.param.u64 	%rd9, [fusion_192_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_192_param_1];
	ld.param.u64 	%rd11, [fusion_192_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 9717760;
	add.s64 	%rd6, %rd1, 3905856;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB183_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB183_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB183_11;
	bra.uni 	LBB183_3;
LBB183_11:
	and.b32  	%r15, %r3, 7;
	shr.u32 	%r16, %r1, 1;
	shl.b32 	%r17, %r16, 3;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd3, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd4, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f3A272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB183_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB183_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB183_12;
	bra.uni 	LBB183_5;
LBB183_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 7;
	shr.u32 	%r21, %r1, 1;
	shl.b32 	%r22, %r21, 3;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f3A272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd3, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd4, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f3A272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB183_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB183_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB183_13;
	bra.uni 	LBB183_7;
LBB183_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 7;
	shr.u32 	%r26, %r1, 1;
	shl.b32 	%r27, %r26, 3;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f3A272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd3, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd4, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f3A272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB183_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB183_10;
	@%p11 bra 	LBB183_10;
	@%p12 bra 	LBB183_14;
	bra.uni 	LBB183_10;
LBB183_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 7;
	shr.u32 	%r31, %r1, 1;
	shl.b32 	%r32, %r31, 3;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f3A272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd3, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd4, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f3A272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB183_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_191
.visible .entry fusion_191(
	.param .u64 fusion_191_param_0,
	.param .u64 fusion_191_param_1,
	.param .u64 fusion_191_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_191_param_0];
	ld.param.u64 	%rd6, [fusion_191_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB184_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB184_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_0110;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB184_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB184_4:
	ret;

}
	// .globl	fusion_190
.visible .entry fusion_190(
	.param .u64 fusion_190_param_0,
	.param .u64 fusion_190_param_1,
	.param .u64 fusion_190_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_190_param_0];
	ld.param.u64 	%rd2, [fusion_190_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_190_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+6555648], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_189
.visible .entry fusion_189(
	.param .u64 fusion_189_param_0,
	.param .u64 fusion_189_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot186[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot186;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_189_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 6555648;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_0111;
	@%p1 bra 	LBB186_3;
	bra.uni 	LBB186_1;
LBB186_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB186_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB186_4;
	bra.uni 	LBB186_2;
LBB186_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB186_2;
	ld.param.u64 	%rd5, [fusion_189_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB186_2:
	ret;

}
	// .globl	fusion_188
.visible .entry fusion_188(
	.param .u64 fusion_188_param_0,
	.param .u64 fusion_188_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_188_param_0];
	ld.param.u64 	%rd2, [fusion_188_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+6555648];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+6555648], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_187
.visible .entry fusion_187(
	.param .u64 fusion_187_param_0,
	.param .u64 fusion_187_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot188[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot188;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_187_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB188_4;
	bra.uni 	LBB188_1;
LBB188_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB188_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0112;
	@%p2 bra 	LBB188_5;
	bra.uni 	LBB188_2;
LBB188_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB188_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB188_6;
	bra.uni 	LBB188_3;
LBB188_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB188_3;
	ld.param.u64 	%rd7, [fusion_187_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB188_3:
	ret;

}
	// .globl	fusion_185
.visible .entry fusion_185(
	.param .u64 fusion_185_param_0,
	.param .u64 fusion_185_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot189[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot189;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_185_param_0];
	ld.param.u64 	%rd9, [fusion_185_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 41;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 41;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 41;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 41;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 41;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB189_4;
	bra.uni 	LBB189_1;
LBB189_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 41;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 41;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB189_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0113;
	@%p2 bra 	LBB189_5;
	bra.uni 	LBB189_2;
LBB189_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB189_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB189_6;
	bra.uni 	LBB189_3;
LBB189_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB189_3;
	add.s64 	%rd3, %rd10, 9717760;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB189_3:
	ret;

}
	// .globl	fusion_184
.visible .entry fusion_184(
	.param .u64 fusion_184_param_0,
	.param .u64 fusion_184_param_1,
	.param .u64 fusion_184_param_2,
	.param .u64 fusion_184_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_184_param_0];
	ld.param.u64 	%rd2, [fusion_184_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_184_param_1];
	ld.param.u64 	%rd5, [fusion_184_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 41;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+9979904];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+9717760];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1851392], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_183
.visible .entry fusion_183(
	.param .u64 fusion_183_param_0,
	.param .u64 fusion_183_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_183_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0114;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB191_2;
	bra.uni 	LBB191_1;
LBB191_2:
	ld.param.u64 	%rd3, [fusion_183_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 1048576;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB191_1:
	ret;

}
	// .globl	fusion_436
.visible .entry fusion_436(
	.param .u64 fusion_436_param_0,
	.param .u64 fusion_436_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot192[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot192;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_436_param_0];
	ld.param.u64 	%rd5, [fusion_436_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+1048576];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB192_3;
	bra.uni 	LBB192_1;
LBB192_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_0115], %f1;
LBB192_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_0115;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB192_4;
	bra.uni 	LBB192_2;
LBB192_4:
	add.s64 	%rd2, %rd10, 1052672;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB192_2:
	ret;

}
	// .globl	fusion_180
.visible .entry fusion_180(
	.param .u64 fusion_180_param_0,
	.param .u64 fusion_180_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_180_param_0];
	ld.param.u64 	%rd2, [fusion_180_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+1052672];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+1048576];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_4760
.visible .entry add_4760(
	.param .u64 add_4760_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 200704;
	@%p1 bra 	LBB194_2;
	bra.uni 	LBB194_1;
LBB194_2:
	ld.param.u64 	%rd2, [add_4760_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+8914944];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+1048576];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+8914944], {%f9, %f10, %f11, %f12};
LBB194_1:
	ret;

}
	// .globl	fusion_179
.visible .entry fusion_179(
	.param .u64 fusion_179_param_0,
	.param .u64 fusion_179_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot195[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot195;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_179_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB195_1;
	bra.uni 	LBB195_9;
LBB195_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB195_2;
LBB195_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB195_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB195_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB195_11;
	bra.uni 	LBB195_7;
LBB195_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB195_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB195_12;
	bra.uni 	LBB195_8;
LBB195_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB195_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB195_2;
	bra.uni 	LBB195_3;
LBB195_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB195_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_0116;
	@%p6 bra 	LBB195_13;
	bra.uni 	LBB195_4;
LBB195_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB195_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB195_14;
	bra.uni 	LBB195_5;
LBB195_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB195_5;
	ld.param.u64 	%rd7, [fusion_179_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB195_5:
	ret;

}
	// .globl	fusion_177
.visible .entry fusion_177(
	.param .u64 fusion_177_param_0,
	.param .u64 fusion_177_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot196[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot196;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_177_param_0];
	ld.param.u64 	%rd9, [fusion_177_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB196_1;
	bra.uni 	LBB196_9;
LBB196_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB196_2;
LBB196_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB196_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB196_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB196_11;
	bra.uni 	LBB196_6;
LBB196_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB196_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB196_12;
	bra.uni 	LBB196_7;
LBB196_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB196_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB196_8;
	bra.uni 	LBB196_2;
LBB196_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB196_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_0117;
	@%p6 bra 	LBB196_13;
	bra.uni 	LBB196_3;
LBB196_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB196_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB196_14;
	bra.uni 	LBB196_4;
LBB196_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB196_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB196_4:
	ret;

}
	// .globl	fusion_176
.visible .entry fusion_176(
	.param .u64 fusion_176_param_0,
	.param .u64 fusion_176_param_1,
	.param .u64 fusion_176_param_2,
	.param .u64 fusion_176_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_176_param_0];
	ld.param.u64 	%rd2, [fusion_176_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_176_param_1];
	ld.param.u64 	%rd5, [fusion_176_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+8914944];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+3103040], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_175
.visible .entry fusion_175(
	.param .u64 fusion_175_param_0,
	.param .u64 fusion_175_param_1,
	.param .u64 fusion_175_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_175_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+524288];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+557056];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+589824];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+622592];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+655360];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+688128];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+720896];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+753664];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+786432];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+819200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+851968];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+884736];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+917504];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+950272];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+983040];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+1015808];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0118;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB198_2;
	bra.uni 	LBB198_1;
LBB198_2:
	ld.param.u64 	%rd3, [fusion_175_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB198_1:
	ret;

}
	// .globl	fusion_437
.visible .entry fusion_437(
	.param .u64 fusion_437_param_0,
	.param .u64 fusion_437_param_1,
	.param .u64 fusion_437_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot199[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot199;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_437_param_0];
	ld.param.u64 	%rd8, [fusion_437_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 1024;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+263168];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+525312];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+787456];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_0119;
	@%p1 bra 	LBB199_3;
	bra.uni 	LBB199_1;
LBB199_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB199_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB199_4;
	bra.uni 	LBB199_2;
LBB199_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB199_2;
	ld.param.u64 	%rd6, [fusion_437_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB199_2:
	ret;

}
	// .globl	fusion_172
.visible .entry fusion_172(
	.param .u64 fusion_172_param_0,
	.param .u64 fusion_172_param_1,
	.param .u64 fusion_172_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_172_param_0];
	ld.param.u64 	%rd2, [fusion_172_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_172_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+3072];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+2054464], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_171
.visible .entry fusion_171(
	.param .u64 fusion_171_param_0,
	.param .u64 fusion_171_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot201[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot201;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_171_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB201_4;
	bra.uni 	LBB201_1;
LBB201_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB201_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0120;
	@%p2 bra 	LBB201_5;
	bra.uni 	LBB201_2;
LBB201_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB201_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB201_6;
	bra.uni 	LBB201_3;
LBB201_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB201_3;
	ld.param.u64 	%rd7, [fusion_171_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB201_3:
	ret;

}
	// .globl	fusion_169
.visible .entry fusion_169(
	.param .u64 fusion_169_param_0,
	.param .u64 fusion_169_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot202[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot202;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_169_param_0];
	ld.param.u64 	%rd9, [fusion_169_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd12, %r3, 1402438301;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r8, %rd13;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd4, %rd11, %rd14;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd17, %r11, 1402438301;
	shr.u64 	%rd18, %rd17, 41;
	cvt.u32.u64 	%r12, %rd18;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd19, %r7;
	cvt.u64.u32 	%rd20, %r6;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd11, %rd22;
	ld.global.nc.f32 	%f11, [%rd23+4];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 41;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 41;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f24, [%rd33];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 41;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f31, [%rd37];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 41;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f36, [%rd41];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB202_4;
	bra.uni 	LBB202_1;
LBB202_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 41;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd46, %r29, 1402438301;
	shr.u64 	%rd47, %rd46, 41;
	cvt.u32.u64 	%r30, %rd47;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd48, %r31, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f47, [%rd49];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB202_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd52, shared_cache_0121;
	@%p2 bra 	LBB202_5;
	bra.uni 	LBB202_2;
LBB202_5:
	mul.wide.u32 	%rd51, %r5, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB202_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB202_6;
	bra.uni 	LBB202_3;
LBB202_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r4, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd3], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd57, %rd55, %rd10, %p4;
	ld.f32 	%f60, [%rd57];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd57], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB202_3;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB202_3:
	ret;

}
	// .globl	fusion_168
.visible .entry fusion_168(
	.param .u64 fusion_168_param_0,
	.param .u64 fusion_168_param_1,
	.param .u64 fusion_168_param_2,
	.param .u64 fusion_168_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_168_param_0];
	ld.param.u64 	%rd9, [fusion_168_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_168_param_1];
	ld.param.u64 	%rd11, [fusion_168_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 9717760;
	add.s64 	%rd6, %rd1, 3905856;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB203_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB203_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB203_11;
	bra.uni 	LBB203_3;
LBB203_11:
	and.b32  	%r15, %r3, 7;
	shr.u32 	%r16, %r1, 1;
	shl.b32 	%r17, %r16, 3;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd3, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd4, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f3A272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB203_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB203_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB203_12;
	bra.uni 	LBB203_5;
LBB203_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 7;
	shr.u32 	%r21, %r1, 1;
	shl.b32 	%r22, %r21, 3;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f3A272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd3, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd4, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f3A272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB203_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB203_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB203_13;
	bra.uni 	LBB203_7;
LBB203_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 7;
	shr.u32 	%r26, %r1, 1;
	shl.b32 	%r27, %r26, 3;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f3A272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd3, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd4, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f3A272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB203_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB203_10;
	@%p11 bra 	LBB203_10;
	@%p12 bra 	LBB203_14;
	bra.uni 	LBB203_10;
LBB203_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 7;
	shr.u32 	%r31, %r1, 1;
	shl.b32 	%r32, %r31, 3;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f3A272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd3, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd4, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f3A272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB203_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_167
.visible .entry fusion_167(
	.param .u64 fusion_167_param_0,
	.param .u64 fusion_167_param_1,
	.param .u64 fusion_167_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_167_param_0];
	ld.param.u64 	%rd6, [fusion_167_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB204_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB204_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_0122;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB204_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB204_4:
	ret;

}
	// .globl	fusion_166
.visible .entry fusion_166(
	.param .u64 fusion_166_param_0,
	.param .u64 fusion_166_param_1,
	.param .u64 fusion_166_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_166_param_0];
	ld.param.u64 	%rd2, [fusion_166_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_166_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+6555648], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_165
.visible .entry fusion_165(
	.param .u64 fusion_165_param_0,
	.param .u64 fusion_165_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot206[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot206;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_165_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 6555648;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_0123;
	@%p1 bra 	LBB206_3;
	bra.uni 	LBB206_1;
LBB206_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB206_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB206_4;
	bra.uni 	LBB206_2;
LBB206_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB206_2;
	ld.param.u64 	%rd5, [fusion_165_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB206_2:
	ret;

}
	// .globl	fusion_164
.visible .entry fusion_164(
	.param .u64 fusion_164_param_0,
	.param .u64 fusion_164_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_164_param_0];
	ld.param.u64 	%rd2, [fusion_164_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+6555648];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+6555648], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_163
.visible .entry fusion_163(
	.param .u64 fusion_163_param_0,
	.param .u64 fusion_163_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot208[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot208;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_163_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB208_4;
	bra.uni 	LBB208_1;
LBB208_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB208_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0124;
	@%p2 bra 	LBB208_5;
	bra.uni 	LBB208_2;
LBB208_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB208_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB208_6;
	bra.uni 	LBB208_3;
LBB208_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB208_3;
	ld.param.u64 	%rd7, [fusion_163_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB208_3:
	ret;

}
	// .globl	fusion_161
.visible .entry fusion_161(
	.param .u64 fusion_161_param_0,
	.param .u64 fusion_161_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot209[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot209;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_161_param_0];
	ld.param.u64 	%rd9, [fusion_161_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 41;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 41;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 41;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 41;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 41;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB209_4;
	bra.uni 	LBB209_1;
LBB209_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 41;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 41;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB209_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0125;
	@%p2 bra 	LBB209_5;
	bra.uni 	LBB209_2;
LBB209_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB209_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB209_6;
	bra.uni 	LBB209_3;
LBB209_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB209_3;
	add.s64 	%rd3, %rd10, 9717760;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB209_3:
	ret;

}
	// .globl	fusion_160
.visible .entry fusion_160(
	.param .u64 fusion_160_param_0,
	.param .u64 fusion_160_param_1,
	.param .u64 fusion_160_param_2,
	.param .u64 fusion_160_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_160_param_0];
	ld.param.u64 	%rd2, [fusion_160_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_160_param_1];
	ld.param.u64 	%rd5, [fusion_160_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 41;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+9979904];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+9717760];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1851392], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_159
.visible .entry fusion_159(
	.param .u64 fusion_159_param_0,
	.param .u64 fusion_159_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_159_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0126;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB211_2;
	bra.uni 	LBB211_1;
LBB211_2:
	ld.param.u64 	%rd3, [fusion_159_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 1048576;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB211_1:
	ret;

}
	// .globl	fusion_438
.visible .entry fusion_438(
	.param .u64 fusion_438_param_0,
	.param .u64 fusion_438_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot212[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot212;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_438_param_0];
	ld.param.u64 	%rd5, [fusion_438_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+1048576];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB212_3;
	bra.uni 	LBB212_1;
LBB212_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_0127], %f1;
LBB212_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_0127;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB212_4;
	bra.uni 	LBB212_2;
LBB212_4:
	add.s64 	%rd2, %rd10, 1052672;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB212_2:
	ret;

}
	// .globl	fusion_156
.visible .entry fusion_156(
	.param .u64 fusion_156_param_0,
	.param .u64 fusion_156_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_156_param_0];
	ld.param.u64 	%rd2, [fusion_156_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+1052672];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+1048576];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_4964
.visible .entry add_4964(
	.param .u64 add_4964_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 200704;
	@%p1 bra 	LBB214_2;
	bra.uni 	LBB214_1;
LBB214_2:
	ld.param.u64 	%rd2, [add_4964_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+8914944];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+1048576];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+8914944], {%f9, %f10, %f11, %f12};
LBB214_1:
	ret;

}
	// .globl	fusion_155
.visible .entry fusion_155(
	.param .u64 fusion_155_param_0,
	.param .u64 fusion_155_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot215[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot215;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_155_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB215_1;
	bra.uni 	LBB215_9;
LBB215_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB215_2;
LBB215_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB215_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB215_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB215_11;
	bra.uni 	LBB215_7;
LBB215_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB215_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB215_12;
	bra.uni 	LBB215_8;
LBB215_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB215_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB215_2;
	bra.uni 	LBB215_3;
LBB215_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB215_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_0128;
	@%p6 bra 	LBB215_13;
	bra.uni 	LBB215_4;
LBB215_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB215_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB215_14;
	bra.uni 	LBB215_5;
LBB215_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB215_5;
	ld.param.u64 	%rd7, [fusion_155_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB215_5:
	ret;

}
	// .globl	fusion_153
.visible .entry fusion_153(
	.param .u64 fusion_153_param_0,
	.param .u64 fusion_153_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot216[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot216;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_153_param_0];
	ld.param.u64 	%rd9, [fusion_153_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB216_1;
	bra.uni 	LBB216_9;
LBB216_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB216_2;
LBB216_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB216_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB216_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB216_11;
	bra.uni 	LBB216_6;
LBB216_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB216_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB216_12;
	bra.uni 	LBB216_7;
LBB216_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB216_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB216_8;
	bra.uni 	LBB216_2;
LBB216_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB216_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_0129;
	@%p6 bra 	LBB216_13;
	bra.uni 	LBB216_3;
LBB216_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB216_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB216_14;
	bra.uni 	LBB216_4;
LBB216_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB216_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB216_4:
	ret;

}
	// .globl	fusion_152
.visible .entry fusion_152(
	.param .u64 fusion_152_param_0,
	.param .u64 fusion_152_param_1,
	.param .u64 fusion_152_param_2,
	.param .u64 fusion_152_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_152_param_0];
	ld.param.u64 	%rd2, [fusion_152_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_152_param_1];
	ld.param.u64 	%rd5, [fusion_152_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+8914944];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+3103040], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_151
.visible .entry fusion_151(
	.param .u64 fusion_151_param_0,
	.param .u64 fusion_151_param_1,
	.param .u64 fusion_151_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_151_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+524288];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+557056];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+589824];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+622592];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+655360];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+688128];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+720896];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+753664];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+786432];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+819200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+851968];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+884736];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+917504];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+950272];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+983040];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+1015808];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0130;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB218_2;
	bra.uni 	LBB218_1;
LBB218_2:
	ld.param.u64 	%rd3, [fusion_151_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB218_1:
	ret;

}
	// .globl	fusion_439
.visible .entry fusion_439(
	.param .u64 fusion_439_param_0,
	.param .u64 fusion_439_param_1,
	.param .u64 fusion_439_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot219[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot219;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_439_param_0];
	ld.param.u64 	%rd8, [fusion_439_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 1024;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+263168];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+525312];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+787456];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_0131;
	@%p1 bra 	LBB219_3;
	bra.uni 	LBB219_1;
LBB219_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB219_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB219_4;
	bra.uni 	LBB219_2;
LBB219_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB219_2;
	ld.param.u64 	%rd6, [fusion_439_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB219_2:
	ret;

}
	// .globl	fusion_148
.visible .entry fusion_148(
	.param .u64 fusion_148_param_0,
	.param .u64 fusion_148_param_1,
	.param .u64 fusion_148_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_148_param_0];
	ld.param.u64 	%rd2, [fusion_148_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_148_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+3072];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+2054464], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_147
.visible .entry fusion_147(
	.param .u64 fusion_147_param_0,
	.param .u64 fusion_147_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot221[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot221;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_147_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB221_4;
	bra.uni 	LBB221_1;
LBB221_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB221_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0132;
	@%p2 bra 	LBB221_5;
	bra.uni 	LBB221_2;
LBB221_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB221_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB221_6;
	bra.uni 	LBB221_3;
LBB221_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB221_3;
	ld.param.u64 	%rd7, [fusion_147_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB221_3:
	ret;

}
	// .globl	fusion_145
.visible .entry fusion_145(
	.param .u64 fusion_145_param_0,
	.param .u64 fusion_145_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot222[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot222;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_145_param_0];
	ld.param.u64 	%rd9, [fusion_145_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd12, %r3, 1402438301;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r8, %rd13;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd4, %rd11, %rd14;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd17, %r11, 1402438301;
	shr.u64 	%rd18, %rd17, 41;
	cvt.u32.u64 	%r12, %rd18;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd19, %r7;
	cvt.u64.u32 	%rd20, %r6;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd11, %rd22;
	ld.global.nc.f32 	%f11, [%rd23+4];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 41;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 41;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f24, [%rd33];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 41;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f31, [%rd37];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 41;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f36, [%rd41];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB222_4;
	bra.uni 	LBB222_1;
LBB222_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 41;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd46, %r29, 1402438301;
	shr.u64 	%rd47, %rd46, 41;
	cvt.u32.u64 	%r30, %rd47;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd48, %r31, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f47, [%rd49];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB222_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd52, shared_cache_0133;
	@%p2 bra 	LBB222_5;
	bra.uni 	LBB222_2;
LBB222_5:
	mul.wide.u32 	%rd51, %r5, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB222_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB222_6;
	bra.uni 	LBB222_3;
LBB222_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r4, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd3], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd57, %rd55, %rd10, %p4;
	ld.f32 	%f60, [%rd57];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd57], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB222_3;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB222_3:
	ret;

}
	// .globl	fusion_144
.visible .entry fusion_144(
	.param .u64 fusion_144_param_0,
	.param .u64 fusion_144_param_1,
	.param .u64 fusion_144_param_2,
	.param .u64 fusion_144_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_144_param_0];
	ld.param.u64 	%rd9, [fusion_144_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_144_param_1];
	ld.param.u64 	%rd11, [fusion_144_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 9717760;
	add.s64 	%rd6, %rd1, 3905856;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB223_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB223_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB223_11;
	bra.uni 	LBB223_3;
LBB223_11:
	and.b32  	%r15, %r3, 7;
	shr.u32 	%r16, %r1, 1;
	shl.b32 	%r17, %r16, 3;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd3, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd4, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f3A272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB223_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB223_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB223_12;
	bra.uni 	LBB223_5;
LBB223_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 7;
	shr.u32 	%r21, %r1, 1;
	shl.b32 	%r22, %r21, 3;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f3A272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd3, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd4, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f3A272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB223_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB223_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB223_13;
	bra.uni 	LBB223_7;
LBB223_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 7;
	shr.u32 	%r26, %r1, 1;
	shl.b32 	%r27, %r26, 3;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f3A272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd3, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd4, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f3A272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB223_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB223_10;
	@%p11 bra 	LBB223_10;
	@%p12 bra 	LBB223_14;
	bra.uni 	LBB223_10;
LBB223_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 7;
	shr.u32 	%r31, %r1, 1;
	shl.b32 	%r32, %r31, 3;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f3A272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd3, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd4, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f3A272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB223_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_143
.visible .entry fusion_143(
	.param .u64 fusion_143_param_0,
	.param .u64 fusion_143_param_1,
	.param .u64 fusion_143_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_143_param_0];
	ld.param.u64 	%rd6, [fusion_143_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB224_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB224_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_0134;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB224_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB224_4:
	ret;

}
	// .globl	fusion_142
.visible .entry fusion_142(
	.param .u64 fusion_142_param_0,
	.param .u64 fusion_142_param_1,
	.param .u64 fusion_142_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_142_param_0];
	ld.param.u64 	%rd2, [fusion_142_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_142_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+6555648], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_141
.visible .entry fusion_141(
	.param .u64 fusion_141_param_0,
	.param .u64 fusion_141_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot226[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot226;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_141_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 6555648;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_0135;
	@%p1 bra 	LBB226_3;
	bra.uni 	LBB226_1;
LBB226_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB226_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB226_4;
	bra.uni 	LBB226_2;
LBB226_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB226_2;
	ld.param.u64 	%rd5, [fusion_141_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB226_2:
	ret;

}
	// .globl	fusion_140
.visible .entry fusion_140(
	.param .u64 fusion_140_param_0,
	.param .u64 fusion_140_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_140_param_0];
	ld.param.u64 	%rd2, [fusion_140_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+6555648];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+6555648], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_139
.visible .entry fusion_139(
	.param .u64 fusion_139_param_0,
	.param .u64 fusion_139_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot228[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot228;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_139_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB228_4;
	bra.uni 	LBB228_1;
LBB228_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB228_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0136;
	@%p2 bra 	LBB228_5;
	bra.uni 	LBB228_2;
LBB228_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB228_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB228_6;
	bra.uni 	LBB228_3;
LBB228_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB228_3;
	ld.param.u64 	%rd7, [fusion_139_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB228_3:
	ret;

}
	// .globl	fusion_137
.visible .entry fusion_137(
	.param .u64 fusion_137_param_0,
	.param .u64 fusion_137_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot229[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot229;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_137_param_0];
	ld.param.u64 	%rd9, [fusion_137_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 41;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 41;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 41;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 41;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 41;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB229_4;
	bra.uni 	LBB229_1;
LBB229_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 41;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 41;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB229_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0137;
	@%p2 bra 	LBB229_5;
	bra.uni 	LBB229_2;
LBB229_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB229_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB229_6;
	bra.uni 	LBB229_3;
LBB229_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB229_3;
	add.s64 	%rd3, %rd10, 9717760;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB229_3:
	ret;

}
	// .globl	fusion_136
.visible .entry fusion_136(
	.param .u64 fusion_136_param_0,
	.param .u64 fusion_136_param_1,
	.param .u64 fusion_136_param_2,
	.param .u64 fusion_136_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_136_param_0];
	ld.param.u64 	%rd2, [fusion_136_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_136_param_1];
	ld.param.u64 	%rd5, [fusion_136_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 41;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+9979904];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+9717760];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1851392], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_135
.visible .entry fusion_135(
	.param .u64 fusion_135_param_0,
	.param .u64 fusion_135_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_135_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0138;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB231_2;
	bra.uni 	LBB231_1;
LBB231_2:
	ld.param.u64 	%rd3, [fusion_135_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 1048576;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB231_1:
	ret;

}
	// .globl	fusion_440
.visible .entry fusion_440(
	.param .u64 fusion_440_param_0,
	.param .u64 fusion_440_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot232[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot232;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_440_param_0];
	ld.param.u64 	%rd5, [fusion_440_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+1048576];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB232_3;
	bra.uni 	LBB232_1;
LBB232_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_0139], %f1;
LBB232_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_0139;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB232_4;
	bra.uni 	LBB232_2;
LBB232_4:
	add.s64 	%rd2, %rd10, 1052672;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB232_2:
	ret;

}
	// .globl	fusion_132
.visible .entry fusion_132(
	.param .u64 fusion_132_param_0,
	.param .u64 fusion_132_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_132_param_0];
	ld.param.u64 	%rd2, [fusion_132_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+1052672];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+1048576];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_5168
.visible .entry add_5168(
	.param .u64 add_5168_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 200704;
	@%p1 bra 	LBB234_2;
	bra.uni 	LBB234_1;
LBB234_2:
	ld.param.u64 	%rd2, [add_5168_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+8914944];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+1048576];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+8914944], {%f9, %f10, %f11, %f12};
LBB234_1:
	ret;

}
	// .globl	fusion_131
.visible .entry fusion_131(
	.param .u64 fusion_131_param_0,
	.param .u64 fusion_131_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot235[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot235;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_131_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB235_1;
	bra.uni 	LBB235_9;
LBB235_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB235_2;
LBB235_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB235_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB235_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB235_11;
	bra.uni 	LBB235_7;
LBB235_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB235_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB235_12;
	bra.uni 	LBB235_8;
LBB235_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB235_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB235_2;
	bra.uni 	LBB235_3;
LBB235_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB235_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_0140;
	@%p6 bra 	LBB235_13;
	bra.uni 	LBB235_4;
LBB235_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB235_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB235_14;
	bra.uni 	LBB235_5;
LBB235_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB235_5;
	ld.param.u64 	%rd7, [fusion_131_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB235_5:
	ret;

}
	// .globl	fusion_129
.visible .entry fusion_129(
	.param .u64 fusion_129_param_0,
	.param .u64 fusion_129_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot236[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot236;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_129_param_0];
	ld.param.u64 	%rd9, [fusion_129_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB236_1;
	bra.uni 	LBB236_9;
LBB236_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB236_2;
LBB236_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB236_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB236_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB236_11;
	bra.uni 	LBB236_6;
LBB236_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB236_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB236_12;
	bra.uni 	LBB236_7;
LBB236_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB236_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB236_8;
	bra.uni 	LBB236_2;
LBB236_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB236_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_0141;
	@%p6 bra 	LBB236_13;
	bra.uni 	LBB236_3;
LBB236_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB236_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB236_14;
	bra.uni 	LBB236_4;
LBB236_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB236_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB236_4:
	ret;

}
	// .globl	fusion_128
.visible .entry fusion_128(
	.param .u64 fusion_128_param_0,
	.param .u64 fusion_128_param_1,
	.param .u64 fusion_128_param_2,
	.param .u64 fusion_128_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_128_param_0];
	ld.param.u64 	%rd2, [fusion_128_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_128_param_1];
	ld.param.u64 	%rd5, [fusion_128_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+8914944];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+3103040], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_127
.visible .entry fusion_127(
	.param .u64 fusion_127_param_0,
	.param .u64 fusion_127_param_1,
	.param .u64 fusion_127_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_127_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+524288];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+557056];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+589824];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+622592];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+655360];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+688128];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+720896];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+753664];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+786432];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+819200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+851968];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+884736];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+917504];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+950272];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+983040];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+1015808];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0142;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB238_2;
	bra.uni 	LBB238_1;
LBB238_2:
	ld.param.u64 	%rd3, [fusion_127_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB238_1:
	ret;

}
	// .globl	fusion_441
.visible .entry fusion_441(
	.param .u64 fusion_441_param_0,
	.param .u64 fusion_441_param_1,
	.param .u64 fusion_441_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot239[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot239;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_441_param_0];
	ld.param.u64 	%rd8, [fusion_441_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 1024;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+263168];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+525312];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+787456];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_0143;
	@%p1 bra 	LBB239_3;
	bra.uni 	LBB239_1;
LBB239_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB239_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB239_4;
	bra.uni 	LBB239_2;
LBB239_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB239_2;
	ld.param.u64 	%rd6, [fusion_441_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB239_2:
	ret;

}
	// .globl	fusion_124
.visible .entry fusion_124(
	.param .u64 fusion_124_param_0,
	.param .u64 fusion_124_param_1,
	.param .u64 fusion_124_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_124_param_0];
	ld.param.u64 	%rd2, [fusion_124_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_124_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+3072];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+2054464], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_123
.visible .entry fusion_123(
	.param .u64 fusion_123_param_0,
	.param .u64 fusion_123_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot241[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot241;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_123_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB241_4;
	bra.uni 	LBB241_1;
LBB241_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB241_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0144;
	@%p2 bra 	LBB241_5;
	bra.uni 	LBB241_2;
LBB241_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB241_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB241_6;
	bra.uni 	LBB241_3;
LBB241_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB241_3;
	ld.param.u64 	%rd7, [fusion_123_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB241_3:
	ret;

}
	// .globl	fusion_121
.visible .entry fusion_121(
	.param .u64 fusion_121_param_0,
	.param .u64 fusion_121_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot242[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot242;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_121_param_0];
	ld.param.u64 	%rd9, [fusion_121_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd12, %r3, 1402438301;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r8, %rd13;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd4, %rd11, %rd14;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd17, %r11, 1402438301;
	shr.u64 	%rd18, %rd17, 41;
	cvt.u32.u64 	%r12, %rd18;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd19, %r7;
	cvt.u64.u32 	%rd20, %r6;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd11, %rd22;
	ld.global.nc.f32 	%f11, [%rd23+4];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 41;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 41;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f24, [%rd33];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 41;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f31, [%rd37];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 41;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f36, [%rd41];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB242_4;
	bra.uni 	LBB242_1;
LBB242_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 41;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd46, %r29, 1402438301;
	shr.u64 	%rd47, %rd46, 41;
	cvt.u32.u64 	%r30, %rd47;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd48, %r31, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f47, [%rd49];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB242_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd52, shared_cache_0145;
	@%p2 bra 	LBB242_5;
	bra.uni 	LBB242_2;
LBB242_5:
	mul.wide.u32 	%rd51, %r5, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB242_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB242_6;
	bra.uni 	LBB242_3;
LBB242_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r4, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd3], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd57, %rd55, %rd10, %p4;
	ld.f32 	%f60, [%rd57];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd57], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB242_3;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB242_3:
	ret;

}
	// .globl	fusion_120
.visible .entry fusion_120(
	.param .u64 fusion_120_param_0,
	.param .u64 fusion_120_param_1,
	.param .u64 fusion_120_param_2,
	.param .u64 fusion_120_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_120_param_0];
	ld.param.u64 	%rd9, [fusion_120_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_120_param_1];
	ld.param.u64 	%rd11, [fusion_120_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 9717760;
	add.s64 	%rd6, %rd1, 3905856;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB243_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB243_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB243_11;
	bra.uni 	LBB243_3;
LBB243_11:
	and.b32  	%r15, %r3, 7;
	shr.u32 	%r16, %r1, 1;
	shl.b32 	%r17, %r16, 3;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd3, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd4, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f3A272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB243_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB243_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB243_12;
	bra.uni 	LBB243_5;
LBB243_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 7;
	shr.u32 	%r21, %r1, 1;
	shl.b32 	%r22, %r21, 3;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f3A272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd3, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd4, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f3A272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB243_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB243_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB243_13;
	bra.uni 	LBB243_7;
LBB243_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 7;
	shr.u32 	%r26, %r1, 1;
	shl.b32 	%r27, %r26, 3;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f3A272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd3, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd4, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f3A272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB243_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB243_10;
	@%p11 bra 	LBB243_10;
	@%p12 bra 	LBB243_14;
	bra.uni 	LBB243_10;
LBB243_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 7;
	shr.u32 	%r31, %r1, 1;
	shl.b32 	%r32, %r31, 3;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f3A272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd3, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd4, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f3A272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB243_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_119
.visible .entry fusion_119(
	.param .u64 fusion_119_param_0,
	.param .u64 fusion_119_param_1,
	.param .u64 fusion_119_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_119_param_0];
	ld.param.u64 	%rd6, [fusion_119_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB244_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB244_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_0146;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB244_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB244_4:
	ret;

}
	// .globl	fusion_118
.visible .entry fusion_118(
	.param .u64 fusion_118_param_0,
	.param .u64 fusion_118_param_1,
	.param .u64 fusion_118_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_118_param_0];
	ld.param.u64 	%rd2, [fusion_118_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_118_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+6555648], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_117
.visible .entry fusion_117(
	.param .u64 fusion_117_param_0,
	.param .u64 fusion_117_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot246[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot246;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_117_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 6555648;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_0147;
	@%p1 bra 	LBB246_3;
	bra.uni 	LBB246_1;
LBB246_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB246_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB246_4;
	bra.uni 	LBB246_2;
LBB246_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB246_2;
	ld.param.u64 	%rd5, [fusion_117_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB246_2:
	ret;

}
	// .globl	fusion_116
.visible .entry fusion_116(
	.param .u64 fusion_116_param_0,
	.param .u64 fusion_116_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_116_param_0];
	ld.param.u64 	%rd2, [fusion_116_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+6555648];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+6555648], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_115
.visible .entry fusion_115(
	.param .u64 fusion_115_param_0,
	.param .u64 fusion_115_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot248[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot248;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_115_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB248_4;
	bra.uni 	LBB248_1;
LBB248_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB248_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0148;
	@%p2 bra 	LBB248_5;
	bra.uni 	LBB248_2;
LBB248_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB248_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB248_6;
	bra.uni 	LBB248_3;
LBB248_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB248_3;
	ld.param.u64 	%rd7, [fusion_115_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB248_3:
	ret;

}
	// .globl	fusion_113
.visible .entry fusion_113(
	.param .u64 fusion_113_param_0,
	.param .u64 fusion_113_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot249[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot249;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_113_param_0];
	ld.param.u64 	%rd9, [fusion_113_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 41;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 41;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 41;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 41;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 41;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB249_4;
	bra.uni 	LBB249_1;
LBB249_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 41;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 41;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB249_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0149;
	@%p2 bra 	LBB249_5;
	bra.uni 	LBB249_2;
LBB249_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB249_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB249_6;
	bra.uni 	LBB249_3;
LBB249_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB249_3;
	add.s64 	%rd3, %rd10, 9717760;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB249_3:
	ret;

}
	// .globl	fusion_112
.visible .entry fusion_112(
	.param .u64 fusion_112_param_0,
	.param .u64 fusion_112_param_1,
	.param .u64 fusion_112_param_2,
	.param .u64 fusion_112_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_112_param_0];
	ld.param.u64 	%rd2, [fusion_112_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_112_param_1];
	ld.param.u64 	%rd5, [fusion_112_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 41;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+9979904];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+9717760];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1851392], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_111
.visible .entry fusion_111(
	.param .u64 fusion_111_param_0,
	.param .u64 fusion_111_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_111_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0150;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB251_2;
	bra.uni 	LBB251_1;
LBB251_2:
	ld.param.u64 	%rd3, [fusion_111_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 1048576;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB251_1:
	ret;

}
	// .globl	fusion_442
.visible .entry fusion_442(
	.param .u64 fusion_442_param_0,
	.param .u64 fusion_442_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot252[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot252;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_442_param_0];
	ld.param.u64 	%rd5, [fusion_442_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+1048576];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB252_3;
	bra.uni 	LBB252_1;
LBB252_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_0151], %f1;
LBB252_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_0151;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB252_4;
	bra.uni 	LBB252_2;
LBB252_4:
	add.s64 	%rd2, %rd10, 1052672;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB252_2:
	ret;

}
	// .globl	fusion_108
.visible .entry fusion_108(
	.param .u64 fusion_108_param_0,
	.param .u64 fusion_108_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_108_param_0];
	ld.param.u64 	%rd2, [fusion_108_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+1052672];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+1048576];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_5372
.visible .entry add_5372(
	.param .u64 add_5372_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 200704;
	@%p1 bra 	LBB254_2;
	bra.uni 	LBB254_1;
LBB254_2:
	ld.param.u64 	%rd2, [add_5372_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+8914944];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+1048576];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+8914944], {%f9, %f10, %f11, %f12};
LBB254_1:
	ret;

}
	// .globl	fusion_107
.visible .entry fusion_107(
	.param .u64 fusion_107_param_0,
	.param .u64 fusion_107_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot255[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot255;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_107_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd12, %r12, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f13, [%rd13];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd14, %r11;
	cvt.u64.u32 	%rd15, %r10;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB255_1;
	bra.uni 	LBB255_9;
LBB255_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB255_2;
LBB255_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB255_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB255_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB255_11;
	bra.uni 	LBB255_7;
LBB255_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB255_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB255_12;
	bra.uni 	LBB255_8;
LBB255_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB255_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB255_2;
	bra.uni 	LBB255_3;
LBB255_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB255_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd20, shared_cache_0152;
	@%p6 bra 	LBB255_13;
	bra.uni 	LBB255_4;
LBB255_13:
	mul.wide.u32 	%rd19, %r6, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB255_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB255_14;
	bra.uni 	LBB255_5;
LBB255_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r5, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd25, %rd23, %rd10, %p8;
	ld.f32 	%f38, [%rd25];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd25], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB255_5;
	ld.param.u64 	%rd7, [fusion_107_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB255_5:
	ret;

}
	// .globl	fusion_105
.visible .entry fusion_105(
	.param .u64 fusion_105_param_0,
	.param .u64 fusion_105_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot256[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot256;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_105_param_0];
	ld.param.u64 	%rd9, [fusion_105_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 8914944;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB256_1;
	bra.uni 	LBB256_9;
LBB256_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd2, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB256_2;
LBB256_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB256_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB256_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB256_11;
	bra.uni 	LBB256_6;
LBB256_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB256_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB256_12;
	bra.uni 	LBB256_7;
LBB256_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB256_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB256_8;
	bra.uni 	LBB256_2;
LBB256_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB256_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_0153;
	@%p6 bra 	LBB256_13;
	bra.uni 	LBB256_3;
LBB256_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB256_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB256_14;
	bra.uni 	LBB256_4;
LBB256_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd3], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd10, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB256_4;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd1, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB256_4:
	ret;

}
	// .globl	fusion_104
.visible .entry fusion_104(
	.param .u64 fusion_104_param_0,
	.param .u64 fusion_104_param_1,
	.param .u64 fusion_104_param_2,
	.param .u64 fusion_104_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_104_param_0];
	ld.param.u64 	%rd2, [fusion_104_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_104_param_1];
	ld.param.u64 	%rd5, [fusion_104_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	mul.wide.u32 	%rd11, %r5, 4;
	add.s64 	%rd12, %rd3, %rd11;
	shr.u64 	%rd13, %rd9, 43;
	cvt.u32.u64 	%r8, %rd13;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12+8914944];
	mul.wide.u32 	%rd14, %r7, 4;
	add.s64 	%rd15, %rd7, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd3, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd14;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd16;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd12+3103040], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_103
.visible .entry fusion_103(
	.param .u64 fusion_103_param_0,
	.param .u64 fusion_103_param_1,
	.param .u64 fusion_103_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_103_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 1024;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+32768];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+65536];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+98304];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+131072];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+163840];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+196608];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+229376];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+262144];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+294912];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+327680];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+360448];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+393216];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+425984];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+458752];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+491520];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+524288];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+557056];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+589824];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+622592];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+655360];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+688128];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+720896];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+753664];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+786432];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+819200];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+851968];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+884736];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+917504];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+950272];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+983040];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+1015808];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0154;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB258_2;
	bra.uni 	LBB258_1;
LBB258_2:
	ld.param.u64 	%rd3, [fusion_103_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB258_1:
	ret;

}
	// .globl	fusion_443
.visible .entry fusion_443(
	.param .u64 fusion_443_param_0,
	.param .u64 fusion_443_param_1,
	.param .u64 fusion_443_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot259[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot259;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_443_param_0];
	ld.param.u64 	%rd8, [fusion_443_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 1024;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+1024];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+263168];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+525312];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+787456];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_0155;
	@%p1 bra 	LBB259_3;
	bra.uni 	LBB259_1;
LBB259_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB259_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB259_4;
	bra.uni 	LBB259_2;
LBB259_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB259_2;
	ld.param.u64 	%rd6, [fusion_443_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB259_2:
	ret;

}
	// .globl	fusion_100
.visible .entry fusion_100(
	.param .u64 fusion_100_param_0,
	.param .u64 fusion_100_param_1,
	.param .u64 fusion_100_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_100_param_0];
	ld.param.u64 	%rd2, [fusion_100_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_100_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 1024;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 1024;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 1024;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+3072];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+2054464], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_99
.visible .entry fusion_99(
	.param .u64 fusion_99_param_0,
	.param .u64 fusion_99_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot261[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot261;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_99_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB261_4;
	bra.uni 	LBB261_1;
LBB261_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB261_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0156;
	@%p2 bra 	LBB261_5;
	bra.uni 	LBB261_2;
LBB261_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB261_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB261_6;
	bra.uni 	LBB261_3;
LBB261_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB261_3;
	ld.param.u64 	%rd7, [fusion_99_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB261_3:
	ret;

}
	// .globl	fusion_97
.visible .entry fusion_97(
	.param .u64 fusion_97_param_0,
	.param .u64 fusion_97_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot262[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot262;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_97_param_0];
	ld.param.u64 	%rd9, [fusion_97_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 3905856;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd12, %r3, 1402438301;
	shr.u64 	%rd13, %rd12, 41;
	cvt.u32.u64 	%r8, %rd13;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd4, %rd11, %rd14;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd17, %r11, 1402438301;
	shr.u64 	%rd18, %rd17, 41;
	cvt.u32.u64 	%r12, %rd18;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd19, %r7;
	cvt.u64.u32 	%rd20, %r6;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd11, %rd22;
	ld.global.nc.f32 	%f11, [%rd23+4];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 41;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 41;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f24, [%rd33];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 41;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f31, [%rd37];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 41;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f36, [%rd41];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB262_4;
	bra.uni 	LBB262_1;
LBB262_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 41;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd46, %r29, 1402438301;
	shr.u64 	%rd47, %rd46, 41;
	cvt.u32.u64 	%r30, %rd47;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd48, %r31, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f47, [%rd49];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB262_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd52, shared_cache_0157;
	@%p2 bra 	LBB262_5;
	bra.uni 	LBB262_2;
LBB262_5:
	mul.wide.u32 	%rd51, %r5, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB262_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB262_6;
	bra.uni 	LBB262_3;
LBB262_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r4, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd3], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd57, %rd55, %rd10, %p4;
	ld.f32 	%f60, [%rd57];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd57], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB262_3;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB262_3:
	ret;

}
	// .globl	fusion_96
.visible .entry fusion_96(
	.param .u64 fusion_96_param_0,
	.param .u64 fusion_96_param_1,
	.param .u64 fusion_96_param_2,
	.param .u64 fusion_96_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<34>;
	.reg .b64 	%rd<61>;

	ld.param.u64 	%rd8, [fusion_96_param_0];
	ld.param.u64 	%rd9, [fusion_96_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_96_param_1];
	ld.param.u64 	%rd11, [fusion_96_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 9717760;
	add.s64 	%rd6, %rd1, 3905856;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB263_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB263_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB263_11;
	bra.uni 	LBB263_3;
LBB263_11:
	and.b32  	%r15, %r3, 7;
	shr.u32 	%r16, %r1, 1;
	shl.b32 	%r17, %r16, 3;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd12, %r18, 784;
	add.s64 	%rd13, %rd6, %rd12;
	mul.wide.u32 	%rd14, %r5, 56;
	add.s64 	%rd15, %rd13, %rd14;
	mul.wide.u32 	%rd16, %r8, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.f32 	%f11, [%rd17+-60];
	mul.wide.u32 	%rd18, %r18, 4;
	add.s64 	%rd19, %rd2, %rd18;
	ld.global.nc.f32 	%f12, [%rd19];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.f32 	%f13, [%rd21];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd22, %rd3, %rd18;
	ld.global.nc.f32 	%f19, [%rd22];
	add.s64 	%rd23, %rd4, %rd20;
	ld.global.nc.f32 	%f20, [%rd23];
	mul.rn.f32 	%f21, %f20, 0f3A272F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB263_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd24, %r2, 4;
	add.s64 	%rd7, %rd5, %rd24;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB263_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB263_12;
	bra.uni 	LBB263_5;
LBB263_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r19, %r4, -1;
	and.b32  	%r20, %r3, 7;
	shr.u32 	%r21, %r1, 1;
	shl.b32 	%r22, %r21, 3;
	or.b32  	%r23, %r20, %r22;
	mul.wide.u32 	%rd25, %r23, 784;
	add.s64 	%rd26, %rd6, %rd25;
	mul.wide.u32 	%rd27, %r5, 56;
	add.s64 	%rd28, %rd26, %rd27;
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.nc.f32 	%f26, [%rd30+-56];
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.nc.f32 	%f27, [%rd32];
	mul.wide.u32 	%rd33, %r21, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f28, [%rd34];
	mul.rn.f32 	%f29, %f28, 0f3A272F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd35, %rd3, %rd31;
	ld.global.nc.f32 	%f34, [%rd35];
	add.s64 	%rd36, %rd4, %rd33;
	ld.global.nc.f32 	%f35, [%rd36];
	mul.rn.f32 	%f36, %f35, 0f3A272F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB263_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB263_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB263_13;
	bra.uni 	LBB263_7;
LBB263_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r24, %r6, -1;
	and.b32  	%r25, %r3, 7;
	shr.u32 	%r26, %r1, 1;
	shl.b32 	%r27, %r26, 3;
	or.b32  	%r28, %r25, %r27;
	mul.wide.u32 	%rd37, %r28, 784;
	add.s64 	%rd38, %rd6, %rd37;
	mul.wide.u32 	%rd39, %r5, 56;
	add.s64 	%rd40, %rd38, %rd39;
	mul.wide.u32 	%rd41, %r24, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.global.nc.f32 	%f41, [%rd42+-56];
	mul.wide.u32 	%rd43, %r28, 4;
	add.s64 	%rd44, %rd2, %rd43;
	ld.global.nc.f32 	%f42, [%rd44];
	mul.wide.u32 	%rd45, %r26, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0f3A272F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd47, %rd3, %rd43;
	ld.global.nc.f32 	%f49, [%rd47];
	add.s64 	%rd48, %rd4, %rd45;
	ld.global.nc.f32 	%f50, [%rd48];
	mul.rn.f32 	%f51, %f50, 0f3A272F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB263_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB263_10;
	@%p11 bra 	LBB263_10;
	@%p12 bra 	LBB263_14;
	bra.uni 	LBB263_10;
LBB263_14:
	add.s32 	%r29, %r7, -1;
	and.b32  	%r30, %r3, 7;
	shr.u32 	%r31, %r1, 1;
	shl.b32 	%r32, %r31, 3;
	or.b32  	%r33, %r30, %r32;
	mul.wide.u32 	%rd49, %r33, 784;
	add.s64 	%rd50, %rd6, %rd49;
	mul.wide.u32 	%rd51, %r5, 56;
	add.s64 	%rd52, %rd50, %rd51;
	mul.wide.u32 	%rd53, %r29, 4;
	add.s64 	%rd54, %rd52, %rd53;
	ld.global.nc.f32 	%f57, [%rd54+-56];
	mul.wide.u32 	%rd55, %r33, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.nc.f32 	%f58, [%rd56];
	mul.wide.u32 	%rd57, %r31, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.nc.f32 	%f59, [%rd58];
	mul.rn.f32 	%f60, %f59, 0f3A272F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd59, %rd3, %rd55;
	ld.global.nc.f32 	%f65, [%rd59];
	add.s64 	%rd60, %rd4, %rd57;
	ld.global.nc.f32 	%f66, [%rd60];
	mul.rn.f32 	%f67, %f66, 0f3A272F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB263_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_95
.visible .entry fusion_95(
	.param .u64 fusion_95_param_0,
	.param .u64 fusion_95_param_1,
	.param .u64 fusion_95_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<19>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<41>;
	.reg .b64 	%rd<39>;

	ld.param.u64 	%rd5, [fusion_95_param_0];
	ld.param.u64 	%rd6, [fusion_95_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r10, %tid.x;
	and.b32  	%r1, %r10, 31;
	shr.u32 	%r2, %r10, 5;
	mov.u32 	%r11, %ctaid.x;
	shl.b32 	%r3, %r11, 5;
	or.b32  	%r12, %r3, %r1;
	cvt.u64.u32 	%rd3, %r12;
	mov.f32 	%f21, 0f00000000;
	mov.u32 	%r40, 2;
	mov.u32 	%r39, 0;
	shl.b64 	%rd13, %rd3, 2;
LBB264_1:
	add.s32 	%r13, %r40, -2;
	add.s32 	%r14, %r40, -1;
	and.b32  	%r15, %r39, 224;
	or.b32  	%r16, %r15, %r2;
	shr.u32 	%r17, %r13, 3;
	cvt.u16.u32 	%rs1, %r17;
	and.b16  	%rs3, %rs1, 255;
	mul.wide.u16 	%r18, %rs3, -21845;
	shr.u32 	%r19, %r18, 17;
	cvt.u16.u32 	%rs4, %r19;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.wide.u32 	%rd7, %r19, 786432;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.u32.u16 	%r20, %rs6;
	and.b32  	%r21, %r20, 255;
	mul.wide.u32 	%rd9, %r21, 262144;
	add.s64 	%rd10, %rd8, %rd9;
	mul.wide.u32 	%rd11, %r16, 1024;
	add.s64 	%rd12, %rd10, %rd11;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.f32 	%f5, [%rd14];
	add.rn.f32 	%f6, %f21, %f5;
	add.s32 	%r22, %r39, 32;
	and.b32  	%r23, %r22, 224;
	or.b32  	%r24, %r23, %r2;
	shr.u32 	%r25, %r14, 3;
	cvt.u16.u32 	%rs7, %r25;
	and.b16  	%rs9, %rs7, 255;
	mul.wide.u16 	%r26, %rs9, -21845;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs10, %r27;
	mul.lo.s16 	%rs11, %rs10, 3;
	sub.s16 	%rs12, %rs7, %rs11;
	mul.wide.u32 	%rd15, %r27, 786432;
	add.s64 	%rd16, %rd2, %rd15;
	cvt.u32.u16 	%r28, %rs12;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd17, %r29, 262144;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r24, 1024;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd21, %rd20, %rd13;
	ld.global.nc.f32 	%f7, [%rd21];
	add.rn.f32 	%f8, %f6, %f7;
	add.s32 	%r30, %r39, 64;
	and.b32  	%r31, %r30, 224;
	or.b32  	%r32, %r31, %r2;
	shr.u32 	%r33, %r40, 3;
	cvt.u16.u32 	%rs13, %r33;
	and.b16  	%rs15, %rs13, 255;
	mul.wide.u16 	%r34, %rs15, -21845;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs16, %r35;
	mul.lo.s16 	%rs17, %rs16, 3;
	sub.s16 	%rs18, %rs13, %rs17;
	mul.wide.u32 	%rd22, %r35, 786432;
	add.s64 	%rd23, %rd2, %rd22;
	cvt.u32.u16 	%r36, %rs18;
	and.b32  	%r37, %r36, 255;
	mul.wide.u32 	%rd24, %r37, 262144;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.u32 	%rd26, %r32, 1024;
	add.s64 	%rd27, %rd25, %rd26;
	add.s64 	%rd28, %rd27, %rd13;
	ld.global.nc.f32 	%f9, [%rd28];
	add.rn.f32 	%f21, %f8, %f9;
	add.s32 	%r40, %r40, 3;
	add.s32 	%r39, %r39, 96;
	setp.ne.s32 	%p1, %r40, 74;
	@%p1 bra 	LBB264_1;
	mul.wide.u32 	%rd29, %r1, 132;
	mov.u64 	%rd30, shared_cache_0158;
	add.s64 	%rd31, %rd30, %rd29;
	mul.wide.u32 	%rd32, %r2, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.shared.f32 	[%rd33], %f21;
	bar.sync 	0;
	mul.wide.u32 	%rd34, %r2, 132;
	add.s64 	%rd35, %rd30, %rd34;
	mul.wide.u32 	%rd36, %r1, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.shared.f32 	%f10, [%rd37];
	shfl.sync.down.b32	%f11, %f10, 16, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 8, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 4, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 2, 31, -1;
	add.rn.f32 	%f18, %f16, %f17;
	shfl.sync.down.b32	%f19, %f18, 1, 31, -1;
	add.rn.f32 	%f3, %f18, %f19;
	st.shared.f32 	[%rd37], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB264_4;
	or.b32  	%r38, %r3, %r2;
	mul.wide.u32 	%rd38, %r38, 4;
	add.s64 	%rd4, %rd1, %rd38;
	atom.global.add.f32 	%f20, [%rd4], %f3;
LBB264_4:
	ret;

}
	// .globl	fusion_94
.visible .entry fusion_94(
	.param .u64 fusion_94_param_0,
	.param .u64 fusion_94_param_1,
	.param .u64 fusion_94_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_94_param_0];
	ld.param.u64 	%rd2, [fusion_94_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_94_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 41;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 255;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 255;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 255;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 255;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 786432;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 262144;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 1024;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39E38E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 786432;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 262144;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 1024;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 786432;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 262144;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 1024;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 786432;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 262144;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 1024;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+6555648], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_93
.visible .entry fusion_93(
	.param .u64 fusion_93_param_0,
	.param .u64 fusion_93_param_1
)
.reqntid 288, 1, 1
{
	.local .align 4 .b8 	__local_depot266[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot266;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd6, [fusion_93_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd10, %rd7, 6555648;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r4, 2304;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.nc.f32 	%f2, [%rd12];
	mul.rn.f32 	%f3, %f2, %f2;
	add.rn.f32 	%f4, %f3, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd10, %rd16;
	ld.global.nc.f32 	%f5, [%rd17+4];
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f4, %f6;
	ld.global.nc.v2.f32 	{%f8, %f9}, [%rd12+2304];
	mul.rn.f32 	%f10, %f8, %f8;
	add.rn.f32 	%f11, %f7, %f10;
	mul.rn.f32 	%f12, %f9, %f9;
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.v2.f32 	{%f14, %f15}, [%rd12+4608];
	mul.rn.f32 	%f16, %f14, %f14;
	add.rn.f32 	%f17, %f13, %f16;
	mul.rn.f32 	%f18, %f15, %f15;
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.v2.f32 	{%f20, %f21}, [%rd12+6912];
	mul.rn.f32 	%f22, %f20, %f20;
	add.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f21, %f21;
	add.rn.f32 	%f25, %f23, %f24;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f26, %f25, 16, 31, -1;
	add.rn.f32 	%f27, %f26, %f25;
	shfl.sync.down.b32	%f28, %f27, 8, 31, -1;
	add.rn.f32 	%f29, %f28, %f27;
	shfl.sync.down.b32	%f30, %f29, 4, 31, -1;
	add.rn.f32 	%f31, %f30, %f29;
	shfl.sync.down.b32	%f32, %f31, 2, 31, -1;
	add.rn.f32 	%f33, %f32, %f31;
	shfl.sync.down.b32	%f34, %f33, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd20, shared_cache_0159;
	@%p1 bra 	LBB266_3;
	bra.uni 	LBB266_1;
LBB266_3:
	mul.wide.u32 	%rd19, %r3, 4;
	add.s64 	%rd3, %rd20, %rd19;
	add.rn.f32 	%f1, %f34, %f33;
	st.shared.f32 	[%rd3], %f1;
LBB266_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB266_4;
	bra.uni 	LBB266_2;
LBB266_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd4;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd1], %r8;
	setp.lt.u32 	%p3, %r1, 9;
	selp.b64 	%rd25, %rd23, %rd9, %p3;
	ld.f32 	%f35, [%rd25];
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f39, %f40;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f41, %f42;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	add.rn.f32 	%f45, %f43, %f44;
	st.f32 	[%rd25], %f45;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB266_2;
	ld.param.u64 	%rd5, [fusion_93_param_0];
	cvta.to.global.u64 	%rd8, %rd5;
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd2, %rd8, %rd18;
	ld.shared.f32 	%f46, [%rd4];
	atom.global.add.f32 	%f47, [%rd2], %f46;
LBB266_2:
	ret;

}
	// .globl	fusion_92
.visible .entry fusion_92(
	.param .u64 fusion_92_param_0,
	.param .u64 fusion_92_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_92_param_0];
	ld.param.u64 	%rd2, [fusion_92_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 41;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39E38E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+6555648];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+6555648], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_91
.visible .entry fusion_91(
	.param .u64 fusion_91_param_0,
	.param .u64 fusion_91_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot268[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot268;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_91_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 1568;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+1792];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+3584];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB268_4;
	bra.uni 	LBB268_1;
LBB268_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+5376];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB268_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0160;
	@%p2 bra 	LBB268_5;
	bra.uni 	LBB268_2;
LBB268_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB268_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB268_6;
	bra.uni 	LBB268_3;
LBB268_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB268_3;
	ld.param.u64 	%rd7, [fusion_91_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB268_3:
	ret;

}
	// .globl	fusion_89
.visible .entry fusion_89(
	.param .u64 fusion_89_param_0,
	.param .u64 fusion_89_param_1
)
.reqntid 224, 1, 1
{
	.local .align 4 .b8 	__local_depot269[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot269;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_89_param_0];
	ld.param.u64 	%rd9, [fusion_89_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 9979904;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 1568;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 41;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 41;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f3A272F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 448;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 41;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+1792];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f3A272F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 449;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 41;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f3A272F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 896;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 41;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+3584];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f3A272F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 897;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 41;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f3A272F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 112;
	@%p1 bra 	LBB269_4;
	bra.uni 	LBB269_1;
LBB269_4:
	add.s32 	%r26, %r3, 1344;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 41;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+5376];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f3A272F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 1345;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 41;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f3A272F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB269_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0161;
	@%p2 bra 	LBB269_5;
	bra.uni 	LBB269_2;
LBB269_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB269_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB269_6;
	bra.uni 	LBB269_3;
LBB269_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 7;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB269_3;
	add.s64 	%rd3, %rd10, 9717760;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB269_3:
	ret;

}
	// .globl	fusion_88
.visible .entry fusion_88(
	.param .u64 fusion_88_param_0,
	.param .u64 fusion_88_param_1,
	.param .u64 fusion_88_param_2,
	.param .u64 fusion_88_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_88_param_0];
	ld.param.u64 	%rd2, [fusion_88_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_88_param_1];
	ld.param.u64 	%rd5, [fusion_88_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 255;
	shr.u64 	%rd11, %rd9, 41;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15+9979904];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd6, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+9717760];
	mul.rn.f32 	%f7, %f6, 0f3A272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd7, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd8, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f3A272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+1851392], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_87
.visible .entry fusion_87(
	.param .u64 fusion_87_param_0,
	.param .u64 fusion_87_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_87_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 4096;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+131072];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+262144];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+393216];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+524288];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+655360];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+786432];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+917504];
	add.rn.f32 	%f17, %f15, %f16;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0162;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f17;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f18, [%rd18];
	shfl.sync.down.b32	%f19, %f18, 16, 31, -1;
	add.rn.f32 	%f20, %f18, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	add.rn.f32 	%f1, %f26, %f27;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB271_2;
	bra.uni 	LBB271_1;
LBB271_2:
	ld.param.u64 	%rd3, [fusion_87_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 1048576;
	atom.global.add.f32 	%f28, [%rd1], %f1;
LBB271_1:
	ret;

}
	// .globl	fusion_444
.visible .entry fusion_444(
	.param .u64 fusion_444_param_0,
	.param .u64 fusion_444_param_1
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot272[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<19>;

	mov.u64 	%SPL, __local_depot272;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd4, [fusion_444_param_0];
	ld.param.u64 	%rd5, [fusion_444_param_1];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	add.u64 	%rd8, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r2, %ctaid.x;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd6, %rd9;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r3, %r1, 1;
	mul.wide.u32 	%rd11, %r3, 4096;
	add.s64 	%rd12, %rd7, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f2, [%rd13];
	ld.global.nc.f32 	%f3, [%rd10+1048576];
	mul.rn.f32 	%f4, %f3, 0f3B800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd13+4096];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd13+262144];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd13+266240];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd13+524288];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd13+528384];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd13+786432];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd13+790528];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB272_3;
	bra.uni 	LBB272_1;
LBB272_3:
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[shared_cache_0163], %f1;
LBB272_1:
	bar.sync 	0;
	mul.wide.u32 	%rd14, %r1, 4;
	mov.u64 	%rd15, shared_cache_0163;
	add.s64 	%rd3, %rd15, %rd14;
	cvta.shared.u64 	%rd16, %rd3;
	mov.u32 	%r4, 0;
	st.local.u32 	[%rd1], %r4;
	selp.b64 	%rd18, %rd16, %rd8, %p1;
	ld.f32 	%f45, [%rd18];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd18], %f55;
	@%p1 bra 	LBB272_4;
	bra.uni 	LBB272_2;
LBB272_4:
	add.s64 	%rd2, %rd10, 1052672;
	ld.shared.f32 	%f56, [%rd3];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB272_2:
	ret;

}
	// .globl	fusion_84
.visible .entry fusion_84(
	.param .u64 fusion_84_param_0,
	.param .u64 fusion_84_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_84_param_0];
	ld.param.u64 	%rd2, [fusion_84_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 8;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 255;
	and.b32  	%r11, %r8, 254;
	and.b32  	%r12, %r7, 253;
	and.b32  	%r13, %r4, 252;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+1052672];
	mul.rn.f32 	%f2, %f1, 0f3B800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 4096;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+1048576];
	mul.rn.f32 	%f7, %f6, 0f3B800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 4096;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 4096;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 4096;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_83
.visible .entry fusion_83(
	.param .u64 fusion_83_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	ld.param.u64 	%rd1, [fusion_83_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r5, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+8914944];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+1048576];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_82
.visible .entry fusion_82(
	.param .u64 fusion_82_param_0,
	.param .u64 fusion_82_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot275[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<56>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<25>;

	mov.u64 	%SPL, __local_depot275;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_82_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r7, %ctaid.x;
	and.b32  	%r8, %r7, 1;
	shr.u32 	%r2, %r7, 1;
	setp.eq.s32 	%p1, %r8, 0;
	shl.b32 	%r9, %r8, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r10, %r9, %r4;
	mul.lo.s32 	%r11, %r2, 6272;
	add.s32 	%r12, %r10, %r11;
	mul.wide.u32 	%rd11, %r12, 4;
	add.s64 	%rd12, %rd9, %rd11;
	ld.global.nc.f32 	%f13, [%rd12];
	add.rn.f32 	%f14, %f13, 0f00000000;
	cvt.u64.u32 	%rd13, %r11;
	cvt.u64.u32 	%rd14, %r10;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd3, %rd9, %rd16;
	ld.global.nc.f32 	%f15, [%rd3+4];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd3+4096];
	add.rn.f32 	%f19, %f16, %f17;
	add.rn.f32 	%f53, %f19, %f18;
	@%p1 bra 	LBB275_1;
	bra.uni 	LBB275_9;
LBB275_1:
	ld.global.nc.v2.f32 	{%f23, %f24}, [%rd3+8192];
	add.rn.f32 	%f25, %f53, %f23;
	add.rn.f32 	%f26, %f25, %f24;
	ld.global.nc.f32 	%f27, [%rd3+12288];
	add.rn.f32 	%f53, %f26, %f27;
	bra.uni 	LBB275_2;
LBB275_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r13, %r4, 2048;
	setp.ge.u32 	%p2, %r13, %r3;
	@%p2 bra 	LBB275_6;
	ld.global.nc.f32 	%f20, [%rd3+8192];
	add.rn.f32 	%f53, %f53, %f20;
LBB275_6:
	or.b32  	%r14, %r4, 2049;
	setp.lt.u32 	%p3, %r14, %r3;
	@%p3 bra 	LBB275_11;
	bra.uni 	LBB275_7;
LBB275_11:
	ld.global.nc.f32 	%f21, [%rd3+8196];
	add.rn.f32 	%f53, %f53, %f21;
LBB275_7:
	or.b32  	%r15, %r4, 3072;
	setp.lt.u32 	%p4, %r15, %r3;
	@%p4 bra 	LBB275_12;
	bra.uni 	LBB275_8;
LBB275_12:
	ld.global.nc.f32 	%f22, [%rd3+12288];
	add.rn.f32 	%f53, %f53, %f22;
LBB275_8:
	or.b32  	%r16, %r4, 3073;
	setp.lt.u32 	%p5, %r16, %r3;
	@%p5 bra 	LBB275_2;
	bra.uni 	LBB275_3;
LBB275_2:
	ld.global.nc.f32 	%f28, [%rd3+12292];
	add.rn.f32 	%f53, %f53, %f28;
LBB275_3:
	and.b32  	%r5, %r1, 31;
	shfl.sync.down.b32	%f29, %f53, 16, 31, -1;
	add.rn.f32 	%f30, %f53, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	shr.u32 	%r6, %r1, 5;
	setp.eq.s32 	%p6, %r5, 0;
	mov.u64 	%rd19, shared_cache_0164;
	@%p6 bra 	LBB275_13;
	bra.uni 	LBB275_4;
LBB275_13:
	mul.wide.u32 	%rd18, %r6, 4;
	add.s64 	%rd5, %rd19, %rd18;
	add.rn.f32 	%f5, %f36, %f37;
	st.shared.f32 	[%rd5], %f5;
LBB275_4:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r6, 0;
	@%p7 bra 	LBB275_14;
	bra.uni 	LBB275_5;
LBB275_14:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd20, %r5, 4;
	add.s64 	%rd6, %rd19, %rd20;
	cvta.shared.u64 	%rd22, %rd6;
	mov.u32 	%r17, 0;
	st.local.u32 	[%rd2], %r17;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd24, %rd22, %rd10, %p8;
	ld.f32 	%f38, [%rd24];
	shfl.sync.down.b32	%f39, %f38, 16, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 8, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 4, 31, -1;
	add.rn.f32 	%f44, %f42, %f43;
	shfl.sync.down.b32	%f45, %f44, 2, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 1, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	st.f32 	[%rd24], %f48;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB275_5;
	ld.param.u64 	%rd7, [fusion_82_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd1, %rd17;
	ld.shared.f32 	%f49, [%rd6];
	atom.global.add.f32 	%f50, [%rd4], %f49;
LBB275_5:
	ret;

}
	// .globl	fusion_80
.visible .entry fusion_80(
	.param .u64 fusion_80_param_0,
	.param .u64 fusion_80_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot276[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<104>;
	.reg .b32 	%r<64>;
	.reg .b64 	%rd<74>;

	mov.u64 	%SPL, __local_depot276;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_80_param_0];
	ld.param.u64 	%rd9, [fusion_80_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	mul.lo.s32 	%r6, %r2, 6272;
	add.s32 	%r12, %r5, %r6;
	mul.wide.u32 	%rd12, %r12, 1402438301;
	shr.u64 	%rd13, %rd12, 43;
	cvt.u32.u64 	%r13, %rd13;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd10, %rd14;
	ld.global.nc.f32 	%f12, [%rd15];
	mul.wide.u32 	%rd16, %r14, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f13, [%rd17];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	sub.rn.f32 	%f15, %f12, %f14;
	mul.rn.f32 	%f16, %f15, %f15;
	add.rn.f32 	%f17, %f16, 0f00000000;
	or.b32  	%r15, %r5, 1;
	add.s32 	%r16, %r15, %r6;
	mul.wide.u32 	%rd18, %r16, 1402438301;
	shr.u64 	%rd19, %rd18, 43;
	cvt.u32.u64 	%r17, %rd19;
	and.b32  	%r18, %r17, 31;
	cvt.u64.u32 	%rd20, %r6;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd10, %rd23;
	ld.global.nc.f32 	%f18, [%rd4+4];
	mul.wide.u32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd1, %rd24;
	ld.global.nc.f32 	%f19, [%rd25];
	mul.rn.f32 	%f20, %f19, 0f39272F05;
	sub.rn.f32 	%f21, %f18, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	or.b32  	%r19, %r5, 1024;
	add.s32 	%r20, %r19, %r6;
	mul.wide.u32 	%rd26, %r20, 1402438301;
	shr.u64 	%rd27, %rd26, 43;
	cvt.u32.u64 	%r21, %rd27;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f24, %f25}, [%rd4+4096];
	mul.wide.u32 	%rd28, %r22, 4;
	add.s64 	%rd29, %rd1, %rd28;
	ld.global.nc.f32 	%f26, [%rd29];
	mul.rn.f32 	%f27, %f26, 0f39272F05;
	sub.rn.f32 	%f28, %f24, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f23, %f29;
	or.b32  	%r23, %r5, 1025;
	add.s32 	%r24, %r23, %r6;
	mul.wide.u32 	%rd30, %r24, 1402438301;
	shr.u64 	%rd31, %rd30, 43;
	cvt.u32.u64 	%r25, %rd31;
	and.b32  	%r26, %r25, 31;
	mul.wide.u32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.global.nc.f32 	%f31, [%rd33];
	mul.rn.f32 	%f32, %f31, 0f39272F05;
	sub.rn.f32 	%f33, %f25, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f101, %f30, %f34;
	@%p1 bra 	LBB276_1;
	bra.uni 	LBB276_9;
LBB276_1:
	or.b32  	%r47, %r5, 2048;
	add.s32 	%r48, %r47, %r6;
	mul.wide.u32 	%rd50, %r48, 1402438301;
	shr.u64 	%rd51, %rd50, 43;
	cvt.u32.u64 	%r49, %rd51;
	and.b32  	%r50, %r49, 31;
	ld.global.nc.v2.f32 	{%f55, %f56}, [%rd4+8192];
	mul.wide.u32 	%rd52, %r50, 4;
	add.s64 	%rd53, %rd1, %rd52;
	ld.global.nc.f32 	%f57, [%rd53];
	mul.rn.f32 	%f58, %f57, 0f39272F05;
	sub.rn.f32 	%f59, %f55, %f58;
	mul.rn.f32 	%f60, %f59, %f59;
	add.rn.f32 	%f61, %f101, %f60;
	or.b32  	%r51, %r5, 2049;
	add.s32 	%r52, %r51, %r6;
	mul.wide.u32 	%rd54, %r52, 1402438301;
	shr.u64 	%rd55, %rd54, 43;
	cvt.u32.u64 	%r53, %rd55;
	and.b32  	%r54, %r53, 31;
	mul.wide.u32 	%rd56, %r54, 4;
	add.s64 	%rd57, %rd1, %rd56;
	ld.global.nc.f32 	%f62, [%rd57];
	mul.rn.f32 	%f63, %f62, 0f39272F05;
	sub.rn.f32 	%f64, %f56, %f63;
	mul.rn.f32 	%f65, %f64, %f64;
	add.rn.f32 	%f66, %f61, %f65;
	or.b32  	%r55, %r5, 3072;
	add.s32 	%r56, %r55, %r6;
	mul.wide.u32 	%rd58, %r56, 1402438301;
	shr.u64 	%rd59, %rd58, 43;
	cvt.u32.u64 	%r57, %rd59;
	and.b32  	%r58, %r57, 31;
	ld.global.nc.v2.f32 	{%f67, %f68}, [%rd4+12288];
	mul.wide.u32 	%rd60, %r58, 4;
	add.s64 	%rd61, %rd1, %rd60;
	ld.global.nc.f32 	%f69, [%rd61];
	mul.rn.f32 	%f70, %f69, 0f39272F05;
	sub.rn.f32 	%f71, %f67, %f70;
	mul.rn.f32 	%f72, %f71, %f71;
	add.rn.f32 	%f73, %f66, %f72;
	or.b32  	%r59, %r5, 3073;
	add.s32 	%r60, %r59, %r6;
	mul.wide.u32 	%rd62, %r60, 1402438301;
	shr.u64 	%rd63, %rd62, 43;
	cvt.u32.u64 	%r61, %rd63;
	and.b32  	%r62, %r61, 31;
	mul.wide.u32 	%rd64, %r62, 4;
	add.s64 	%rd65, %rd1, %rd64;
	ld.global.nc.f32 	%f74, [%rd65];
	mul.rn.f32 	%f75, %f74, 0f39272F05;
	sub.rn.f32 	%f76, %f68, %f75;
	mul.rn.f32 	%f77, %f76, %f76;
	add.rn.f32 	%f101, %f73, %f77;
	bra.uni 	LBB276_2;
LBB276_9:
	selp.b32 	%r3, 4096, 2176, %p1;
	or.b32  	%r27, %r4, 2048;
	setp.ge.u32 	%p2, %r27, %r3;
	@%p2 bra 	LBB276_5;
	or.b32  	%r28, %r5, 2048;
	add.s32 	%r29, %r28, %r6;
	mul.wide.u32 	%rd34, %r29, 1402438301;
	shr.u64 	%rd35, %rd34, 43;
	cvt.u32.u64 	%r30, %rd35;
	and.b32  	%r31, %r30, 31;
	ld.global.nc.f32 	%f35, [%rd4+8192];
	mul.wide.u32 	%rd36, %r31, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.nc.f32 	%f36, [%rd37];
	mul.rn.f32 	%f37, %f36, 0fB9272F05;
	add.rn.f32 	%f38, %f35, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f101, %f101, %f39;
LBB276_5:
	or.b32  	%r32, %r4, 2049;
	setp.lt.u32 	%p3, %r32, %r3;
	@%p3 bra 	LBB276_11;
	bra.uni 	LBB276_6;
LBB276_11:
	or.b32  	%r33, %r5, 2049;
	add.s32 	%r34, %r33, %r6;
	mul.wide.u32 	%rd38, %r34, 1402438301;
	shr.u64 	%rd39, %rd38, 43;
	cvt.u32.u64 	%r35, %rd39;
	and.b32  	%r36, %r35, 31;
	ld.global.nc.f32 	%f40, [%rd4+8196];
	mul.wide.u32 	%rd40, %r36, 4;
	add.s64 	%rd41, %rd1, %rd40;
	ld.global.nc.f32 	%f41, [%rd41];
	mul.rn.f32 	%f42, %f41, 0fB9272F05;
	add.rn.f32 	%f43, %f40, %f42;
	mul.rn.f32 	%f44, %f43, %f43;
	add.rn.f32 	%f101, %f101, %f44;
LBB276_6:
	or.b32  	%r37, %r4, 3072;
	setp.lt.u32 	%p4, %r37, %r3;
	@%p4 bra 	LBB276_12;
	bra.uni 	LBB276_7;
LBB276_12:
	or.b32  	%r38, %r5, 3072;
	add.s32 	%r39, %r38, %r6;
	mul.wide.u32 	%rd42, %r39, 1402438301;
	shr.u64 	%rd43, %rd42, 43;
	cvt.u32.u64 	%r40, %rd43;
	and.b32  	%r41, %r40, 31;
	ld.global.nc.f32 	%f45, [%rd4+12288];
	mul.wide.u32 	%rd44, %r41, 4;
	add.s64 	%rd45, %rd1, %rd44;
	ld.global.nc.f32 	%f46, [%rd45];
	mul.rn.f32 	%f47, %f46, 0fB9272F05;
	add.rn.f32 	%f48, %f45, %f47;
	mul.rn.f32 	%f49, %f48, %f48;
	add.rn.f32 	%f101, %f101, %f49;
LBB276_7:
	or.b32  	%r42, %r4, 3073;
	setp.lt.u32 	%p5, %r42, %r3;
	@%p5 bra 	LBB276_8;
	bra.uni 	LBB276_2;
LBB276_8:
	or.b32  	%r43, %r5, 3073;
	add.s32 	%r44, %r43, %r6;
	mul.wide.u32 	%rd46, %r44, 1402438301;
	shr.u64 	%rd47, %rd46, 43;
	cvt.u32.u64 	%r45, %rd47;
	and.b32  	%r46, %r45, 31;
	ld.global.nc.f32 	%f50, [%rd4+12292];
	mul.wide.u32 	%rd48, %r46, 4;
	add.s64 	%rd49, %rd1, %rd48;
	ld.global.nc.f32 	%f51, [%rd49];
	mul.rn.f32 	%f52, %f51, 0fB9272F05;
	add.rn.f32 	%f53, %f50, %f52;
	mul.rn.f32 	%f54, %f53, %f53;
	add.rn.f32 	%f101, %f101, %f54;
LBB276_2:
	and.b32  	%r7, %r1, 31;
	shfl.sync.down.b32	%f78, %f101, 16, 31, -1;
	add.rn.f32 	%f79, %f101, %f78;
	shfl.sync.down.b32	%f80, %f79, 8, 31, -1;
	add.rn.f32 	%f81, %f79, %f80;
	shfl.sync.down.b32	%f82, %f81, 4, 31, -1;
	add.rn.f32 	%f83, %f81, %f82;
	shfl.sync.down.b32	%f84, %f83, 2, 31, -1;
	add.rn.f32 	%f85, %f83, %f84;
	shfl.sync.down.b32	%f86, %f85, 1, 31, -1;
	shr.u32 	%r8, %r1, 5;
	setp.eq.s32 	%p6, %r7, 0;
	mov.u64 	%rd68, shared_cache_0165;
	@%p6 bra 	LBB276_13;
	bra.uni 	LBB276_3;
LBB276_13:
	mul.wide.u32 	%rd67, %r8, 4;
	add.s64 	%rd6, %rd68, %rd67;
	add.rn.f32 	%f3, %f85, %f86;
	st.shared.f32 	[%rd6], %f3;
LBB276_3:
	bar.sync 	0;
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	LBB276_14;
	bra.uni 	LBB276_4;
LBB276_14:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd69, %r7, 4;
	add.s64 	%rd7, %rd68, %rd69;
	cvta.shared.u64 	%rd71, %rd7;
	mov.u32 	%r63, 0;
	st.local.u32 	[%rd2], %r63;
	setp.lt.u32 	%p8, %r1, 16;
	selp.b64 	%rd73, %rd71, %rd11, %p8;
	ld.f32 	%f87, [%rd73];
	shfl.sync.down.b32	%f88, %f87, 16, 31, -1;
	add.rn.f32 	%f89, %f87, %f88;
	shfl.sync.down.b32	%f90, %f89, 8, 31, -1;
	add.rn.f32 	%f91, %f89, %f90;
	shfl.sync.down.b32	%f92, %f91, 4, 31, -1;
	add.rn.f32 	%f93, %f91, %f92;
	shfl.sync.down.b32	%f94, %f93, 2, 31, -1;
	add.rn.f32 	%f95, %f93, %f94;
	shfl.sync.down.b32	%f96, %f95, 1, 31, -1;
	add.rn.f32 	%f97, %f95, %f96;
	st.f32 	[%rd73], %f97;
	setp.ne.s32 	%p9, %r1, 0;
	@%p9 bra 	LBB276_4;
	add.s64 	%rd3, %rd10, 29741504;
	mul.wide.u32 	%rd66, %r2, 4;
	add.s64 	%rd5, %rd3, %rd66;
	ld.shared.f32 	%f98, [%rd7];
	atom.global.add.f32 	%f99, [%rd5], %f98;
LBB276_4:
	ret;

}
	// .globl	fusion_79
.visible .entry fusion_79(
	.param .u64 fusion_79_param_0,
	.param .u64 fusion_79_param_1,
	.param .u64 fusion_79_param_2,
	.param .u64 fusion_79_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<28>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd1, [fusion_79_param_0];
	ld.param.u64 	%rd2, [fusion_79_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_79_param_1];
	ld.param.u64 	%rd5, [fusion_79_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 38;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 1023;
	shr.u64 	%rd11, %rd9, 43;
	cvt.u32.u64 	%r8, %rd11;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd12, %r9, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r5, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd15];
	mul.wide.u32 	%rd16, %r7, 4;
	add.s64 	%rd17, %rd7, %rd16;
	ld.global.nc.f32 	%f5, [%rd17];
	ld.global.nc.f32 	%f6, [%rd13+29741504];
	mul.rn.f32 	%f7, %f6, 0f39272F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd18, %rd8, %rd16;
	ld.global.nc.f32 	%f12, [%rd18];
	add.s64 	%rd19, %rd6, %rd12;
	ld.global.nc.f32 	%f13, [%rd19];
	mul.rn.f32 	%f14, %f13, 0f39272F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.rn.f32 	%f19, %f10, %f2;
	add.rn.f32 	%f20, %f19, %f16;
	max.f32 	%f21, %f20, 0f00000000;
	mul.rn.f32 	%f22, %f10, %f3;
	add.rn.f32 	%f23, %f16, %f22;
	max.f32 	%f24, %f23, 0f00000000;
	mul.rn.f32 	%f25, %f10, %f4;
	add.rn.f32 	%f26, %f16, %f25;
	max.f32 	%f27, %f26, 0f00000000;
	st.global.v4.f32 	[%rd15+28938688], {%f18, %f21, %f24, %f27};
	ret;

}
	// .globl	fusion_74
.visible .entry fusion_74(
	.param .u64 fusion_74_param_0,
	.param .u64 fusion_74_param_1,
	.param .u64 fusion_74_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<20>;

	ld.param.u64 	%rd2, [fusion_74_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 2048;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+65536];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+131072];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+196608];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+262144];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+327680];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+393216];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+458752];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+524288];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+589824];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+655360];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+720896];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+786432];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+851968];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+917504];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+983040];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+1048576];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+1114112];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+1179648];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+1245184];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+1310720];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+1376256];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+1441792];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+1507328];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+1572864];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+1638400];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+1703936];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+1769472];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+1835008];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+1900544];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+1966080];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+2031616];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0166;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB278_2;
	bra.uni 	LBB278_1;
LBB278_2:
	ld.param.u64 	%rd3, [fusion_74_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd1, %rd4, %rd19;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB278_1:
	ret;

}
	// .globl	fusion_446
.visible .entry fusion_446(
	.param .u64 fusion_446_param_0,
	.param .u64 fusion_446_param_1,
	.param .u64 fusion_446_param_2
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot279[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<24>;

	mov.u64 	%SPL, __local_depot279;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_446_param_0];
	ld.param.u64 	%rd8, [fusion_446_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 2048;
	add.s64 	%rd13, %rd10, %rd12;
	mul.wide.u32 	%rd14, %r4, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f2, [%rd15];
	add.s64 	%rd16, %rd9, %rd14;
	ld.global.nc.f32 	%f3, [%rd16];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd15+2048];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd15+524288];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd15+526336];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd15+1048576];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd15+1050624];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd15+1572864];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd15+1574912];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd18, shared_cache_0167;
	@%p1 bra 	LBB279_3;
	bra.uni 	LBB279_1;
LBB279_3:
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd3, %rd18, %rd17;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB279_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB279_4;
	bra.uni 	LBB279_2;
LBB279_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd19, %r2, 4;
	add.s64 	%rd4, %rd18, %rd19;
	cvta.shared.u64 	%rd21, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd23, %rd21, %rd11, %p3;
	ld.f32 	%f45, [%rd23];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd23], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB279_2;
	ld.param.u64 	%rd6, [fusion_446_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd2, %rd7, %rd14;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB279_2:
	ret;

}
	// .globl	fusion_71
.visible .entry fusion_71(
	.param .u64 fusion_71_param_0,
	.param .u64 fusion_71_param_1,
	.param .u64 fusion_71_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_71_param_0];
	ld.param.u64 	%rd2, [fusion_71_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_71_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r4, 2048;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd9;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd9;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r6, 2048;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd9;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r7, 2048;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd9;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd13+6144];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+3304768], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_70
.visible .entry fusion_70(
	.param .u64 fusion_70_param_0,
	.param .u64 fusion_70_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot281[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot281;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_70_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 30265792;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 3136;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+3328];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+6656];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB281_4;
	bra.uni 	LBB281_1;
LBB281_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+9984];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB281_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0168;
	@%p2 bra 	LBB281_5;
	bra.uni 	LBB281_2;
LBB281_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB281_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB281_6;
	bra.uni 	LBB281_3;
LBB281_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB281_3;
	ld.param.u64 	%rd7, [fusion_70_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB281_3:
	ret;

}
	// .globl	fusion_68
.visible .entry fusion_68(
	.param .u64 fusion_68_param_0,
	.param .u64 fusion_68_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot282[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot282;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_68_param_0];
	ld.param.u64 	%rd9, [fusion_68_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 30265792;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 3136;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 42;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 42;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 832;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 42;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+3328];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 833;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 42;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f39A72F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 1664;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 42;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+6656];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f39A72F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 1665;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 42;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f39A72F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB282_4;
	bra.uni 	LBB282_1;
LBB282_4:
	add.s32 	%r26, %r3, 2496;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 42;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+9984];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 2497;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 42;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f39A72F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB282_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0169;
	@%p2 bra 	LBB282_5;
	bra.uni 	LBB282_2;
LBB282_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB282_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB282_6;
	bra.uni 	LBB282_3;
LBB282_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB282_3;
	add.s64 	%rd3, %rd10, 30667200;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB282_3:
	ret;

}
	// .globl	fusion_67
.visible .entry fusion_67(
	.param .u64 fusion_67_param_0,
	.param .u64 fusion_67_param_1,
	.param .u64 fusion_67_param_2,
	.param .u64 fusion_67_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<75>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<62>;

	ld.param.u64 	%rd8, [fusion_67_param_0];
	ld.param.u64 	%rd9, [fusion_67_param_3];
	cvta.to.global.u64 	%rd10, %rd9;
	ld.param.u64 	%rd11, [fusion_67_param_1];
	ld.param.u64 	%rd12, [fusion_67_param_2];
	cvta.to.global.u64 	%rd1, %rd12;
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd8;
	add.s64 	%rd4, %rd10, 29741504;
	add.s64 	%rd5, %rd10, 30667200;
	add.s64 	%rd6, %rd10, 30265792;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	shl.b32 	%r10, %r1, 10;
	shl.b32 	%r11, %r9, 2;
	or.b32  	%r2, %r11, %r10;
	shr.u32 	%r3, %r2, 8;
	bfe.u32 	%r5, %r9, 2, 4;
	and.b32  	%r8, %r11, 12;
	setp.eq.s32 	%p1, %r8, 0;
	mov.f32 	%f74, 0f00000000;
	setp.eq.s32 	%p11, %r5, 15;
	setp.ne.s32 	%p12, %r5, 0;
	mov.f32 	%f71, %f74;
	@%p1 bra 	LBB283_3;
	mov.f32 	%f71, %f74;
	@%p11 bra 	LBB283_3;
	mov.f32 	%f71, %f74;
	@%p12 bra 	LBB283_11;
	bra.uni 	LBB283_3;
LBB283_11:
	and.b32  	%r15, %r3, 15;
	shr.u32 	%r16, %r1, 2;
	shl.b32 	%r17, %r16, 4;
	or.b32  	%r18, %r15, %r17;
	mul.wide.u32 	%rd13, %r18, 784;
	add.s64 	%rd14, %rd6, %rd13;
	mul.wide.u32 	%rd15, %r5, 56;
	add.s64 	%rd16, %rd14, %rd15;
	mul.wide.u32 	%rd17, %r8, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.nc.f32 	%f11, [%rd18+-60];
	mul.wide.u32 	%rd19, %r18, 4;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.nc.f32 	%f12, [%rd20];
	shl.b32 	%r19, %r16, 2;
	cvt.u64.u32 	%rd21, %r19;
	add.s64 	%rd22, %rd5, %rd21;
	ld.global.nc.f32 	%f13, [%rd22];
	mul.rn.f32 	%f14, %f13, 0f39A72F05;
	add.rn.f32 	%f15, %f14, 0f3727C5AC;
	rsqrt.approx.f32 	%f16, %f15;
	mul.rn.f32 	%f17, %f12, %f16;
	mul.rn.f32 	%f18, %f11, %f17;
	add.s64 	%rd23, %rd2, %rd19;
	ld.global.nc.f32 	%f19, [%rd23];
	add.s64 	%rd24, %rd3, %rd21;
	ld.global.nc.f32 	%f20, [%rd24];
	mul.rn.f32 	%f21, %f20, 0f39A72F05;
	mul.rn.f32 	%f22, %f17, %f21;
	sub.rn.f32 	%f23, %f19, %f22;
	add.rn.f32 	%f24, %f18, %f23;
	max.f32 	%f71, %f24, 0f00000000;
LBB283_3:
	or.b32  	%r14, %r11, 3;
	mul.wide.u32 	%rd25, %r2, 4;
	add.s64 	%rd7, %rd4, %rd25;
	st.global.f32 	[%rd7], %f71;
	mov.f32 	%f72, %f74;
	@%p11 bra 	LBB283_5;
	mov.f32 	%f72, %f74;
	@%p12 bra 	LBB283_12;
	bra.uni 	LBB283_5;
LBB283_12:
	or.b32  	%r12, %r11, 1;
	and.b32  	%r4, %r12, 13;
	add.s32 	%r20, %r4, -1;
	and.b32  	%r21, %r3, 15;
	shr.u32 	%r22, %r1, 2;
	shl.b32 	%r23, %r22, 4;
	or.b32  	%r24, %r21, %r23;
	mul.wide.u32 	%rd26, %r24, 784;
	add.s64 	%rd27, %rd6, %rd26;
	mul.wide.u32 	%rd28, %r5, 56;
	add.s64 	%rd29, %rd27, %rd28;
	mul.wide.u32 	%rd30, %r20, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.global.nc.f32 	%f26, [%rd31+-56];
	mul.wide.u32 	%rd32, %r24, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.global.nc.f32 	%f27, [%rd33];
	shl.b32 	%r25, %r22, 2;
	cvt.u64.u32 	%rd34, %r25;
	add.s64 	%rd35, %rd5, %rd34;
	ld.global.nc.f32 	%f28, [%rd35];
	mul.rn.f32 	%f29, %f28, 0f39A72F05;
	add.rn.f32 	%f30, %f29, 0f3727C5AC;
	rsqrt.approx.f32 	%f31, %f30;
	mul.rn.f32 	%f32, %f27, %f31;
	mul.rn.f32 	%f33, %f26, %f32;
	add.s64 	%rd36, %rd2, %rd32;
	ld.global.nc.f32 	%f34, [%rd36];
	add.s64 	%rd37, %rd3, %rd34;
	ld.global.nc.f32 	%f35, [%rd37];
	mul.rn.f32 	%f36, %f35, 0f39A72F05;
	mul.rn.f32 	%f37, %f32, %f36;
	sub.rn.f32 	%f38, %f34, %f37;
	add.rn.f32 	%f39, %f33, %f38;
	max.f32 	%f72, %f39, 0f00000000;
LBB283_5:
	and.b32  	%r7, %r14, 15;
	st.global.f32 	[%rd7+4], %f72;
	mov.f32 	%f73, %f74;
	@%p11 bra 	LBB283_7;
	mov.f32 	%f73, %f74;
	@%p12 bra 	LBB283_13;
	bra.uni 	LBB283_7;
LBB283_13:
	or.b32  	%r13, %r11, 2;
	and.b32  	%r6, %r13, 14;
	add.s32 	%r26, %r6, -1;
	and.b32  	%r27, %r3, 15;
	shr.u32 	%r28, %r1, 2;
	shl.b32 	%r29, %r28, 4;
	or.b32  	%r30, %r27, %r29;
	mul.wide.u32 	%rd38, %r30, 784;
	add.s64 	%rd39, %rd6, %rd38;
	mul.wide.u32 	%rd40, %r5, 56;
	add.s64 	%rd41, %rd39, %rd40;
	mul.wide.u32 	%rd42, %r26, 4;
	add.s64 	%rd43, %rd41, %rd42;
	ld.global.nc.f32 	%f41, [%rd43+-56];
	mul.wide.u32 	%rd44, %r30, 4;
	add.s64 	%rd45, %rd1, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	shl.b32 	%r31, %r28, 2;
	cvt.u64.u32 	%rd46, %r31;
	add.s64 	%rd47, %rd5, %rd46;
	ld.global.nc.f32 	%f43, [%rd47];
	mul.rn.f32 	%f44, %f43, 0f39A72F05;
	add.rn.f32 	%f45, %f44, 0f3727C5AC;
	rsqrt.approx.f32 	%f46, %f45;
	mul.rn.f32 	%f47, %f42, %f46;
	mul.rn.f32 	%f48, %f41, %f47;
	add.s64 	%rd48, %rd2, %rd44;
	ld.global.nc.f32 	%f49, [%rd48];
	add.s64 	%rd49, %rd3, %rd46;
	ld.global.nc.f32 	%f50, [%rd49];
	mul.rn.f32 	%f51, %f50, 0f39A72F05;
	mul.rn.f32 	%f52, %f47, %f51;
	sub.rn.f32 	%f53, %f49, %f52;
	add.rn.f32 	%f54, %f48, %f53;
	max.f32 	%f73, %f54, 0f00000000;
LBB283_7:
	st.global.f32 	[%rd7+8], %f73;
	setp.eq.s32 	%p8, %r7, 15;
	@%p8 bra 	LBB283_10;
	@%p11 bra 	LBB283_10;
	@%p12 bra 	LBB283_14;
	bra.uni 	LBB283_10;
LBB283_14:
	add.s32 	%r32, %r7, -1;
	and.b32  	%r33, %r3, 15;
	shr.u32 	%r34, %r1, 2;
	shl.b32 	%r35, %r34, 4;
	or.b32  	%r36, %r33, %r35;
	mul.wide.u32 	%rd50, %r36, 784;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r5, 56;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r32, 4;
	add.s64 	%rd55, %rd53, %rd54;
	ld.global.nc.f32 	%f57, [%rd55+-56];
	mul.wide.u32 	%rd56, %r36, 4;
	add.s64 	%rd57, %rd1, %rd56;
	ld.global.nc.f32 	%f58, [%rd57];
	shl.b32 	%r37, %r34, 2;
	cvt.u64.u32 	%rd58, %r37;
	add.s64 	%rd59, %rd5, %rd58;
	ld.global.nc.f32 	%f59, [%rd59];
	mul.rn.f32 	%f60, %f59, 0f39A72F05;
	add.rn.f32 	%f61, %f60, 0f3727C5AC;
	rsqrt.approx.f32 	%f62, %f61;
	mul.rn.f32 	%f63, %f58, %f62;
	mul.rn.f32 	%f64, %f57, %f63;
	add.s64 	%rd60, %rd2, %rd56;
	ld.global.nc.f32 	%f65, [%rd60];
	add.s64 	%rd61, %rd3, %rd58;
	ld.global.nc.f32 	%f66, [%rd61];
	mul.rn.f32 	%f67, %f66, 0f39A72F05;
	mul.rn.f32 	%f68, %f63, %f67;
	sub.rn.f32 	%f69, %f65, %f68;
	add.rn.f32 	%f70, %f64, %f69;
	max.f32 	%f74, %f70, 0f00000000;
LBB283_10:
	st.global.f32 	[%rd7+12], %f74;
	ret;

}
	// .globl	fusion_66
.visible .entry fusion_66(
	.param .u64 fusion_66_param_0,
	.param .u64 fusion_66_param_1,
	.param .u64 fusion_66_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<35>;
	.reg .b64 	%rd<40>;

	ld.param.u64 	%rd5, [fusion_66_param_0];
	ld.param.u64 	%rd6, [fusion_66_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 4;
	setp.eq.s32 	%p1, %r13, 1;
	shl.b32 	%r3, %r13, 12;
	shl.b32 	%r14, %r12, 5;
	and.b32  	%r4, %r14, 480;
	selp.b32 	%r34, 16, 128, %p1;
	or.b32  	%r15, %r4, %r1;
	cvt.u64.u32 	%rd3, %r15;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r33, 0;
	shl.b64 	%rd17, %rd3, 2;
LBB284_1:
	or.b32  	%r16, %r33, %r2;
	add.s32 	%r17, %r16, %r3;
	and.b32  	%r18, %r17, 479;
	shr.u32 	%r19, %r17, 9;
	mul.wide.u32 	%rd7, %r19, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r20, %rd8;
	mul.lo.s32 	%r21, %r20, 3;
	sub.s32 	%r22, %r19, %r21;
	mul.wide.u32 	%rd9, %r17, -1431655765;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r23, %rd10;
	mul.wide.u32 	%rd11, %r22, 1048576;
	mul.wide.u32 	%rd12, %r23, 3145728;
	add.s64 	%rd13, %rd2, %rd12;
	add.s64 	%rd14, %rd13, %rd11;
	mul.wide.u32 	%rd15, %r18, 2048;
	add.s64 	%rd16, %rd14, %rd15;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.nc.f32 	%f5, [%rd18];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r24, %r16, 32;
	add.s32 	%r25, %r24, %r3;
	and.b32  	%r26, %r25, 511;
	shr.u32 	%r27, %r25, 9;
	mul.wide.u32 	%rd19, %r27, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.wide.u32 	%rd21, %r25, -1431655765;
	shr.u64 	%rd22, %rd21, 42;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r30, 1048576;
	mul.wide.u32 	%rd24, %r31, 3145728;
	add.s64 	%rd25, %rd2, %rd24;
	add.s64 	%rd26, %rd25, %rd23;
	mul.wide.u32 	%rd27, %r26, 2048;
	add.s64 	%rd28, %rd26, %rd27;
	add.s64 	%rd29, %rd28, %rd17;
	ld.global.nc.f32 	%f7, [%rd29];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r34, %r34, -2;
	add.s32 	%r33, %r33, 64;
	setp.ne.s32 	%p2, %r34, 0;
	@%p2 bra 	LBB284_1;
	mul.wide.u32 	%rd30, %r1, 132;
	mov.u64 	%rd31, shared_cache_0170;
	add.s64 	%rd32, %rd31, %rd30;
	mul.wide.u32 	%rd33, %r2, 4;
	add.s64 	%rd34, %rd32, %rd33;
	st.shared.f32 	[%rd34], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd35, %r2, 132;
	add.s64 	%rd36, %rd31, %rd35;
	mul.wide.u32 	%rd37, %r1, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.shared.f32 	%f8, [%rd38];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd38], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB284_4;
	or.b32  	%r32, %r4, %r2;
	mul.wide.u32 	%rd39, %r32, 4;
	add.s64 	%rd4, %rd1, %rd39;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB284_4:
	ret;

}
	// .globl	fusion_65
.visible .entry fusion_65(
	.param .u64 fusion_65_param_0,
	.param .u64 fusion_65_param_1,
	.param .u64 fusion_65_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_65_param_0];
	ld.param.u64 	%rd2, [fusion_65_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_65_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 42;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 511;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 511;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 511;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 511;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 3145728;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 1048576;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 2048;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39638E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 3145728;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 1048576;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 2048;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 3145728;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 1048576;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 2048;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 3145728;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 1048576;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 2048;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+19501504], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_64
.visible .entry fusion_64(
	.param .u64 fusion_64_param_0,
	.param .u64 fusion_64_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot286[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<33>;

	mov.u64 	%SPL, __local_depot286;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd10, [fusion_64_param_1];
	cvta.to.global.u64 	%rd11, %rd10;
	add.s64 	%rd3, %rd11, 19501504;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	@%p1 bra 	LBB286_1;
	bra.uni 	LBB286_5;
LBB286_1:
	mul.lo.s32 	%r20, %r2, 4608;
	add.s32 	%r21, %r5, %r20;
	mul.wide.u32 	%rd18, %r21, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f36, [%rd19];
	mul.rn.f32 	%f37, %f36, %f36;
	add.rn.f32 	%f38, %f37, 0f00000000;
	cvt.u64.u32 	%rd20, %r20;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd3, %rd23;
	ld.global.nc.f32 	%f39, [%rd24+4];
	mul.rn.f32 	%f40, %f39, %f39;
	add.rn.f32 	%f41, %f38, %f40;
	ld.global.nc.v2.f32 	{%f42, %f43}, [%rd24+4096];
	mul.rn.f32 	%f44, %f42, %f42;
	add.rn.f32 	%f45, %f41, %f44;
	mul.rn.f32 	%f46, %f43, %f43;
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.v2.f32 	{%f48, %f49}, [%rd24+8192];
	mul.rn.f32 	%f50, %f48, %f48;
	add.rn.f32 	%f51, %f47, %f50;
	mul.rn.f32 	%f52, %f49, %f49;
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.v2.f32 	{%f54, %f55}, [%rd24+12288];
	mul.rn.f32 	%f56, %f54, %f54;
	add.rn.f32 	%f57, %f53, %f56;
	mul.rn.f32 	%f58, %f55, %f55;
	add.rn.f32 	%f82, %f57, %f58;
	bra.uni 	LBB286_2;
LBB286_5:
	selp.b32 	%r3, 4096, 512, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mul.lo.s32 	%r8, %r2, 4608;
	mov.f32 	%f82, 0f00000000;
	@%p2 bra 	LBB286_14;
	bra.uni 	LBB286_6;
LBB286_14:
	add.s32 	%r12, %r5, %r8;
	mul.wide.u32 	%rd13, %r12, 4;
	add.s64 	%rd6, %rd3, %rd13;
	ld.global.nc.f32 	%f20, [%rd6];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f82, %f21, 0f00000000;
LBB286_6:
	or.b32  	%r13, %r4, 1;
	setp.lt.u32 	%p3, %r13, %r3;
	cvt.u64.u32 	%rd14, %r8;
	cvt.u64.u32 	%rd15, %r5;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd7, %rd3, %rd17;
	@%p3 bra 	LBB286_15;
	bra.uni 	LBB286_7;
LBB286_15:
	ld.global.nc.f32 	%f22, [%rd7+4];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f82, %f82, %f23;
LBB286_7:
	or.b32  	%r14, %r4, 1024;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB286_16;
	bra.uni 	LBB286_8;
LBB286_16:
	ld.global.nc.f32 	%f24, [%rd7+4096];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f82, %f82, %f25;
LBB286_8:
	or.b32  	%r15, %r4, 1025;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB286_17;
	bra.uni 	LBB286_9;
LBB286_17:
	ld.global.nc.f32 	%f26, [%rd7+4100];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f82, %f82, %f27;
LBB286_9:
	or.b32  	%r16, %r4, 2048;
	setp.lt.u32 	%p6, %r16, %r3;
	@%p6 bra 	LBB286_18;
	bra.uni 	LBB286_10;
LBB286_18:
	ld.global.nc.f32 	%f28, [%rd7+8192];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f82, %f82, %f29;
LBB286_10:
	or.b32  	%r17, %r4, 2049;
	setp.lt.u32 	%p7, %r17, %r3;
	@%p7 bra 	LBB286_19;
	bra.uni 	LBB286_11;
LBB286_19:
	ld.global.nc.f32 	%f30, [%rd7+8196];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f82, %f82, %f31;
LBB286_11:
	or.b32  	%r18, %r4, 3072;
	setp.lt.u32 	%p8, %r18, %r3;
	@%p8 bra 	LBB286_20;
	bra.uni 	LBB286_12;
LBB286_20:
	ld.global.nc.f32 	%f32, [%rd7+12288];
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f82, %f82, %f33;
LBB286_12:
	or.b32  	%r19, %r4, 3073;
	setp.lt.u32 	%p9, %r19, %r3;
	@%p9 bra 	LBB286_13;
	bra.uni 	LBB286_2;
LBB286_13:
	ld.global.nc.f32 	%f34, [%rd7+12292];
	mul.rn.f32 	%f35, %f34, %f34;
	add.rn.f32 	%f82, %f82, %f35;
LBB286_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f59, %f82, 16, 31, -1;
	add.rn.f32 	%f60, %f82, %f59;
	shfl.sync.down.b32	%f61, %f60, 8, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 4, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 2, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd27, shared_cache_0171;
	@%p10 bra 	LBB286_21;
	bra.uni 	LBB286_3;
LBB286_21:
	mul.wide.u32 	%rd26, %r7, 4;
	add.s64 	%rd5, %rd27, %rd26;
	add.rn.f32 	%f2, %f66, %f67;
	st.shared.f32 	[%rd5], %f2;
LBB286_3:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB286_22;
	bra.uni 	LBB286_4;
LBB286_22:
	add.u64 	%rd12, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd28, %r6, 4;
	add.s64 	%rd8, %rd27, %rd28;
	cvta.shared.u64 	%rd30, %rd8;
	mov.u32 	%r22, 0;
	st.local.u32 	[%rd2], %r22;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd32, %rd30, %rd12, %p12;
	ld.f32 	%f68, [%rd32];
	shfl.sync.down.b32	%f69, %f68, 16, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 8, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 4, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 2, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	shfl.sync.down.b32	%f77, %f76, 1, 31, -1;
	add.rn.f32 	%f78, %f76, %f77;
	st.f32 	[%rd32], %f78;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB286_4;
	ld.param.u64 	%rd9, [fusion_64_param_0];
	cvta.to.global.u64 	%rd1, %rd9;
	mul.wide.u32 	%rd25, %r2, 4;
	add.s64 	%rd4, %rd1, %rd25;
	ld.shared.f32 	%f79, [%rd8];
	atom.global.add.f32 	%f80, [%rd4], %f79;
LBB286_4:
	ret;

}
	// .globl	fusion_63
.visible .entry fusion_63(
	.param .u64 fusion_63_param_0,
	.param .u64 fusion_63_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_63_param_0];
	ld.param.u64 	%rd2, [fusion_63_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 42;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39638E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+19501504];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+19501504], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_62
.visible .entry fusion_62(
	.param .u64 fusion_62_param_0,
	.param .u64 fusion_62_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot288[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<7>;
	.reg .f32 	%f<44>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot288;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_62_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 30265792;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r1, 1;
	mul.lo.s32 	%r6, %r2, 784;
	add.s32 	%r7, %r6, %r3;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f7, [%rd13];
	add.rn.f32 	%f8, %f7, 0f00000000;
	cvt.u64.u32 	%rd14, %r6;
	cvt.u64.u32 	%rd15, %r3;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f9, [%rd3+4];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd3+1024];
	add.rn.f32 	%f13, %f10, %f11;
	add.rn.f32 	%f14, %f13, %f12;
	ld.global.nc.v2.f32 	{%f15, %f16}, [%rd3+2048];
	add.rn.f32 	%f17, %f14, %f15;
	add.rn.f32 	%f43, %f17, %f16;
	or.b32  	%r8, %r3, 768;
	setp.lt.u32 	%p1, %r8, 784;
	@%p1 bra 	LBB288_5;
	bra.uni 	LBB288_1;
LBB288_5:
	ld.global.nc.f32 	%f18, [%rd3+3072];
	add.rn.f32 	%f43, %f43, %f18;
LBB288_1:
	or.b32  	%r9, %r3, 769;
	setp.lt.u32 	%p2, %r9, 784;
	@%p2 bra 	LBB288_6;
	bra.uni 	LBB288_2;
LBB288_6:
	ld.global.nc.f32 	%f19, [%rd3+3076];
	add.rn.f32 	%f43, %f43, %f19;
LBB288_2:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f20, %f43, 16, 31, -1;
	add.rn.f32 	%f21, %f43, %f20;
	shfl.sync.down.b32	%f22, %f21, 8, 31, -1;
	add.rn.f32 	%f23, %f21, %f22;
	shfl.sync.down.b32	%f24, %f23, 4, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 2, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p3, %r4, 0;
	mov.u64 	%rd20, shared_cache_0172;
	@%p3 bra 	LBB288_7;
	bra.uni 	LBB288_3;
LBB288_7:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f27, %f28;
	st.shared.f32 	[%rd5], %f3;
LBB288_3:
	bar.sync 	0;
	setp.eq.s32 	%p4, %r5, 0;
	@%p4 bra 	LBB288_8;
	bra.uni 	LBB288_4;
LBB288_8:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r10, 0;
	st.local.u32 	[%rd2], %r10;
	setp.lt.u32 	%p5, %r1, 4;
	selp.b64 	%rd25, %rd23, %rd10, %p5;
	ld.f32 	%f29, [%rd25];
	shfl.sync.down.b32	%f30, %f29, 16, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 8, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 4, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 2, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 1, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	st.f32 	[%rd25], %f39;
	setp.ne.s32 	%p6, %r1, 0;
	@%p6 bra 	LBB288_4;
	ld.param.u64 	%rd7, [fusion_62_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f40, [%rd6];
	atom.global.add.f32 	%f41, [%rd4], %f40;
LBB288_4:
	ret;

}
	// .globl	fusion_60
.visible .entry fusion_60(
	.param .u64 fusion_60_param_0,
	.param .u64 fusion_60_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot289[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<7>;
	.reg .f32 	%f<76>;
	.reg .b32 	%r<39>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot289;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_60_param_0];
	ld.param.u64 	%rd9, [fusion_60_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 30265792;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r1, 1;
	mul.lo.s32 	%r4, %r2, 784;
	add.s32 	%r9, %r4, %r3;
	mul.wide.u32 	%rd13, %r9, 1402438301;
	shr.u64 	%rd14, %rd13, 40;
	cvt.u32.u64 	%r10, %rd14;
	and.b32  	%r11, %r10, 31;
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f7, [%rd16];
	mul.wide.u32 	%rd17, %r11, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f8, [%rd18];
	mul.rn.f32 	%f9, %f8, 0f3AA72F05;
	sub.rn.f32 	%f10, %f7, %f9;
	mul.rn.f32 	%f11, %f10, %f10;
	add.rn.f32 	%f12, %f11, 0f00000000;
	or.b32  	%r12, %r3, 1;
	add.s32 	%r13, %r12, %r4;
	mul.wide.u32 	%rd19, %r13, 1402438301;
	shr.u64 	%rd20, %rd19, 40;
	cvt.u32.u64 	%r14, %rd20;
	and.b32  	%r15, %r14, 31;
	cvt.u64.u32 	%rd21, %r4;
	cvt.u64.u32 	%rd22, %r3;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f13, [%rd4+4];
	mul.wide.u32 	%rd25, %r15, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f14, [%rd26];
	mul.rn.f32 	%f15, %f14, 0f3AA72F05;
	sub.rn.f32 	%f16, %f13, %f15;
	mul.rn.f32 	%f17, %f16, %f16;
	add.rn.f32 	%f18, %f12, %f17;
	or.b32  	%r16, %r3, 256;
	add.s32 	%r17, %r16, %r4;
	mul.wide.u32 	%rd27, %r17, 1402438301;
	shr.u64 	%rd28, %rd27, 40;
	cvt.u32.u64 	%r18, %rd28;
	and.b32  	%r19, %r18, 31;
	ld.global.nc.v2.f32 	{%f19, %f20}, [%rd4+1024];
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f21, [%rd30];
	mul.rn.f32 	%f22, %f21, 0f3AA72F05;
	sub.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f23, %f23;
	add.rn.f32 	%f25, %f18, %f24;
	or.b32  	%r20, %r3, 257;
	add.s32 	%r21, %r20, %r4;
	mul.wide.u32 	%rd31, %r21, 1402438301;
	shr.u64 	%rd32, %rd31, 40;
	cvt.u32.u64 	%r22, %rd32;
	and.b32  	%r23, %r22, 31;
	mul.wide.u32 	%rd33, %r23, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f26, [%rd34];
	mul.rn.f32 	%f27, %f26, 0f3AA72F05;
	sub.rn.f32 	%f28, %f20, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f25, %f29;
	or.b32  	%r24, %r3, 512;
	add.s32 	%r25, %r24, %r4;
	mul.wide.u32 	%rd35, %r25, 1402438301;
	shr.u64 	%rd36, %rd35, 40;
	cvt.u32.u64 	%r26, %rd36;
	and.b32  	%r27, %r26, 31;
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd4+2048];
	mul.wide.u32 	%rd37, %r27, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f33, [%rd38];
	mul.rn.f32 	%f34, %f33, 0f3AA72F05;
	sub.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f37, %f30, %f36;
	or.b32  	%r28, %r3, 513;
	add.s32 	%r29, %r28, %r4;
	mul.wide.u32 	%rd39, %r29, 1402438301;
	shr.u64 	%rd40, %rd39, 40;
	cvt.u32.u64 	%r30, %rd40;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd41, %r31, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f38, [%rd42];
	mul.rn.f32 	%f39, %f38, 0f3AA72F05;
	sub.rn.f32 	%f40, %f32, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f75, %f37, %f41;
	or.b32  	%r5, %r3, 768;
	setp.lt.u32 	%p1, %r5, 784;
	@%p1 bra 	LBB289_5;
	bra.uni 	LBB289_1;
LBB289_5:
	add.s32 	%r32, %r5, %r4;
	mul.wide.u32 	%rd43, %r32, 1402438301;
	shr.u64 	%rd44, %rd43, 40;
	cvt.u32.u64 	%r33, %rd44;
	and.b32  	%r34, %r33, 31;
	ld.global.nc.f32 	%f42, [%rd4+3072];
	mul.wide.u32 	%rd45, %r34, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0fBAA72F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f75, %f75, %f46;
LBB289_1:
	or.b32  	%r8, %r3, 769;
	setp.lt.u32 	%p2, %r8, 784;
	@%p2 bra 	LBB289_6;
	bra.uni 	LBB289_2;
LBB289_6:
	add.s32 	%r35, %r8, %r4;
	mul.wide.u32 	%rd47, %r35, 1402438301;
	shr.u64 	%rd48, %rd47, 40;
	cvt.u32.u64 	%r36, %rd48;
	and.b32  	%r37, %r36, 31;
	ld.global.nc.f32 	%f47, [%rd4+3076];
	mul.wide.u32 	%rd49, %r37, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f48, [%rd50];
	mul.rn.f32 	%f49, %f48, 0fBAA72F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f75, %f75, %f51;
LBB289_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f52, %f75, 16, 31, -1;
	add.rn.f32 	%f53, %f75, %f52;
	shfl.sync.down.b32	%f54, %f53, 8, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	shfl.sync.down.b32	%f56, %f55, 4, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 2, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p3, %r6, 0;
	mov.u64 	%rd53, shared_cache_0173;
	@%p3 bra 	LBB289_7;
	bra.uni 	LBB289_3;
LBB289_7:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f59, %f60;
	st.shared.f32 	[%rd6], %f3;
LBB289_3:
	bar.sync 	0;
	setp.eq.s32 	%p4, %r7, 0;
	@%p4 bra 	LBB289_8;
	bra.uni 	LBB289_4;
LBB289_8:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r38, 0;
	st.local.u32 	[%rd2], %r38;
	setp.lt.u32 	%p5, %r1, 4;
	selp.b64 	%rd58, %rd56, %rd11, %p5;
	ld.f32 	%f61, [%rd58];
	shfl.sync.down.b32	%f62, %f61, 16, 31, -1;
	add.rn.f32 	%f63, %f61, %f62;
	shfl.sync.down.b32	%f64, %f63, 8, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 4, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 2, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 1, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	st.f32 	[%rd58], %f71;
	setp.ne.s32 	%p6, %r1, 0;
	@%p6 bra 	LBB289_4;
	add.s64 	%rd3, %rd10, 30243264;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f72, [%rd7];
	atom.global.add.f32 	%f73, [%rd5], %f72;
LBB289_4:
	ret;

}
	// .globl	fusion_59
.visible .entry fusion_59(
	.param .u64 fusion_59_param_0,
	.param .u64 fusion_59_param_1,
	.param .u64 fusion_59_param_2,
	.param .u64 fusion_59_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<21>;
	.reg .b64 	%rd<44>;

	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 10;
	shl.b32 	%r9, %r7, 2;
	or.b32  	%r1, %r9, %r8;
	setp.lt.u32 	%p1, %r1, 25088;
	@%p1 bra 	LBB290_2;
	bra.uni 	LBB290_1;
LBB290_2:
	ld.param.u64 	%rd5, [fusion_59_param_0];
	ld.param.u64 	%rd6, [fusion_59_param_3];
	cvta.to.global.u64 	%rd1, %rd6;
	ld.param.u64 	%rd7, [fusion_59_param_1];
	ld.param.u64 	%rd8, [fusion_59_param_2];
	cvta.to.global.u64 	%rd2, %rd8;
	cvta.to.global.u64 	%rd3, %rd7;
	cvta.to.global.u64 	%rd4, %rd5;
	mul.wide.u32 	%rd9, %r1, 1402438301;
	shr.u64 	%rd10, %rd9, 36;
	cvt.u32.u64 	%r2, %rd10;
	or.b32  	%r10, %r1, 1;
	mul.wide.u32 	%rd11, %r10, 1402438301;
	shr.u64 	%rd12, %rd11, 36;
	cvt.u32.u64 	%r3, %rd12;
	or.b32  	%r11, %r1, 2;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 36;
	cvt.u32.u64 	%r4, %rd14;
	or.b32  	%r12, %r1, 3;
	mul.wide.u32 	%rd15, %r12, 1402438301;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r5, %rd16;
	and.b32  	%r13, %r5, 511;
	and.b32  	%r14, %r4, 511;
	and.b32  	%r15, %r3, 511;
	and.b32  	%r16, %r2, 511;
	add.s64 	%rd17, %rd1, 30243264;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd19+30265792];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd2, %rd20;
	ld.global.nc.f32 	%f5, [%rd21];
	bfe.u32 	%r17, %r2, 4, 5;
	mul.wide.u32 	%rd22, %r17, 4;
	add.s64 	%rd23, %rd17, %rd22;
	ld.global.nc.f32 	%f6, [%rd23];
	mul.rn.f32 	%f7, %f6, 0f3AA72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd24, %rd3, %rd20;
	ld.global.nc.f32 	%f12, [%rd24];
	add.s64 	%rd25, %rd4, %rd22;
	ld.global.nc.f32 	%f13, [%rd25];
	mul.rn.f32 	%f14, %f13, 0f3AA72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.wide.u32 	%rd26, %r15, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f19, [%rd27];
	bfe.u32 	%r18, %r3, 4, 5;
	mul.wide.u32 	%rd28, %r18, 4;
	add.s64 	%rd29, %rd17, %rd28;
	ld.global.nc.f32 	%f20, [%rd29];
	mul.rn.f32 	%f21, %f20, 0f3AA72F05;
	add.rn.f32 	%f22, %f21, 0f3727C5AC;
	rsqrt.approx.f32 	%f23, %f22;
	mul.rn.f32 	%f24, %f19, %f23;
	mul.rn.f32 	%f25, %f2, %f24;
	add.s64 	%rd30, %rd3, %rd26;
	ld.global.nc.f32 	%f26, [%rd30];
	add.s64 	%rd31, %rd4, %rd28;
	ld.global.nc.f32 	%f27, [%rd31];
	mul.rn.f32 	%f28, %f27, 0f3AA72F05;
	mul.rn.f32 	%f29, %f24, %f28;
	sub.rn.f32 	%f30, %f26, %f29;
	add.rn.f32 	%f31, %f25, %f30;
	max.f32 	%f32, %f31, 0f00000000;
	mul.wide.u32 	%rd32, %r14, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f33, [%rd33];
	bfe.u32 	%r19, %r4, 4, 5;
	mul.wide.u32 	%rd34, %r19, 4;
	add.s64 	%rd35, %rd17, %rd34;
	ld.global.nc.f32 	%f34, [%rd35];
	mul.rn.f32 	%f35, %f34, 0f3AA72F05;
	add.rn.f32 	%f36, %f35, 0f3727C5AC;
	rsqrt.approx.f32 	%f37, %f36;
	mul.rn.f32 	%f38, %f33, %f37;
	mul.rn.f32 	%f39, %f3, %f38;
	add.s64 	%rd36, %rd3, %rd32;
	ld.global.nc.f32 	%f40, [%rd36];
	add.s64 	%rd37, %rd4, %rd34;
	ld.global.nc.f32 	%f41, [%rd37];
	mul.rn.f32 	%f42, %f41, 0f3AA72F05;
	mul.rn.f32 	%f43, %f38, %f42;
	sub.rn.f32 	%f44, %f40, %f43;
	add.rn.f32 	%f45, %f39, %f44;
	max.f32 	%f46, %f45, 0f00000000;
	mul.wide.u32 	%rd38, %r13, 4;
	add.s64 	%rd39, %rd2, %rd38;
	ld.global.nc.f32 	%f47, [%rd39];
	bfe.u32 	%r20, %r5, 4, 5;
	mul.wide.u32 	%rd40, %r20, 4;
	add.s64 	%rd41, %rd17, %rd40;
	ld.global.nc.f32 	%f48, [%rd41];
	mul.rn.f32 	%f49, %f48, 0f3AA72F05;
	add.rn.f32 	%f50, %f49, 0f3727C5AC;
	rsqrt.approx.f32 	%f51, %f50;
	mul.rn.f32 	%f52, %f47, %f51;
	mul.rn.f32 	%f53, %f4, %f52;
	add.s64 	%rd42, %rd3, %rd38;
	ld.global.nc.f32 	%f54, [%rd42];
	add.s64 	%rd43, %rd4, %rd40;
	ld.global.nc.f32 	%f55, [%rd43];
	mul.rn.f32 	%f56, %f55, 0f3AA72F05;
	mul.rn.f32 	%f57, %f52, %f56;
	sub.rn.f32 	%f58, %f54, %f57;
	add.rn.f32 	%f59, %f53, %f58;
	max.f32 	%f60, %f59, 0f00000000;
	st.global.v4.f32 	[%rd19+30142912], {%f18, %f32, %f46, %f60};
LBB290_1:
	ret;

}
	// .globl	fusion_58
.visible .entry fusion_58(
	.param .u64 fusion_58_param_0,
	.param .u64 fusion_58_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<45>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_58_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 8192;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+262144];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+524288];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+786432];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+1048576];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+1310720];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+1572864];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+1835008];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+2097152];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+2359296];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+2621440];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+2883584];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+3145728];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+3407872];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+3670016];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+3932160];
	add.rn.f32 	%f33, %f31, %f32;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0174;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f33;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f34, [%rd18];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f1, %f42, %f43;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB291_2;
	bra.uni 	LBB291_1;
LBB291_2:
	ld.param.u64 	%rd3, [fusion_58_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 29741504;
	atom.global.add.f32 	%f44, [%rd1], %f1;
LBB291_1:
	ret;

}
	// .globl	fusion_447
.visible .entry fusion_447(
	.param .u64 fusion_447_param_0,
	.param .u64 fusion_447_param_1
)
.reqntid 64, 1, 1
{
	.local .align 4 .b8 	__local_depot292[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot292;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_447_param_0];
	ld.param.u64 	%rd6, [fusion_447_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 8192;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+29741504];
	mul.rn.f32 	%f4, %f3, 0f3B000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+8192];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+1048576];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+1056768];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+2097152];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+2105344];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+3145728];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+3153920];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0175;
	@%p1 bra 	LBB292_3;
	bra.uni 	LBB292_1;
LBB292_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB292_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB292_4;
	bra.uni 	LBB292_2;
LBB292_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 2;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB292_2;
	add.s64 	%rd2, %rd11, 29749696;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB292_2:
	ret;

}
	// .globl	fusion_55
.visible .entry fusion_55(
	.param .u64 fusion_55_param_0,
	.param .u64 fusion_55_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_55_param_0];
	ld.param.u64 	%rd2, [fusion_55_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 9;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 511;
	and.b32  	%r11, %r8, 510;
	and.b32  	%r12, %r7, 509;
	and.b32  	%r13, %r4, 508;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+29749696];
	mul.rn.f32 	%f2, %f1, 0f3B000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 8192;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+29741504];
	mul.rn.f32 	%f7, %f6, 0f3B000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 8192;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 8192;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 8192;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_78
.visible .entry fusion_78(
	.param .u64 fusion_78_param_0,
	.param .u64 fusion_78_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_78_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 8192;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+262144];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+524288];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+786432];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+1048576];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+1310720];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+1572864];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+1835008];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+2097152];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+2359296];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+2621440];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+2883584];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+3145728];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+3407872];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+3670016];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+3932160];
	add.rn.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd9+4194304];
	add.rn.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd9+4456448];
	add.rn.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd9+4718592];
	add.rn.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd9+4980736];
	add.rn.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd9+5242880];
	add.rn.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd9+5505024];
	add.rn.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd9+5767168];
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd9+6029312];
	add.rn.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd9+6291456];
	add.rn.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd9+6553600];
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd9+6815744];
	add.rn.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd9+7077888];
	add.rn.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd9+7340032];
	add.rn.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd9+7602176];
	add.rn.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd9+7864320];
	add.rn.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd9+8126464];
	add.rn.f32 	%f65, %f63, %f64;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0176;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f65;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f66, [%rd18];
	shfl.sync.down.b32	%f67, %f66, 16, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 8, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 4, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 2, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 1, 31, -1;
	add.rn.f32 	%f1, %f74, %f75;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB294_2;
	bra.uni 	LBB294_1;
LBB294_2:
	ld.param.u64 	%rd3, [fusion_78_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 30142912;
	atom.global.add.f32 	%f76, [%rd1], %f1;
LBB294_1:
	ret;

}
	// .globl	fusion_445
.visible .entry fusion_445(
	.param .u64 fusion_445_param_0,
	.param .u64 fusion_445_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot295[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot295;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_445_param_0];
	ld.param.u64 	%rd6, [fusion_445_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 8192;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+30142912];
	mul.rn.f32 	%f4, %f3, 0f3A800000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+8192];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+2097152];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+2105344];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+4194304];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+4202496];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+6291456];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+6299648];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0177;
	@%p1 bra 	LBB295_3;
	bra.uni 	LBB295_1;
LBB295_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB295_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB295_4;
	bra.uni 	LBB295_2;
LBB295_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 4;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB295_2;
	add.s64 	%rd2, %rd11, 30151104;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB295_2:
	ret;

}
	// .globl	fusion_75
.visible .entry fusion_75(
	.param .u64 fusion_75_param_0,
	.param .u64 fusion_75_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<18>;

	ld.param.u64 	%rd1, [fusion_75_param_0];
	ld.param.u64 	%rd2, [fusion_75_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	or.b32  	%r6, %r4, 1;
	or.b32  	%r7, %r4, 2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.f32 	%f1, [%rd6+30151104];
	mul.rn.f32 	%f2, %f1, 0f3A800000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd9, %r4, 8192;
	add.s64 	%rd10, %rd4, %rd9;
	add.s64 	%rd11, %rd10, %rd5;
	ld.global.nc.f32 	%f5, [%rd11];
	ld.global.nc.f32 	%f6, [%rd6+30142912];
	mul.rn.f32 	%f7, %f6, 0f3A800000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd12, %r6, 8192;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r7, 8192;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	ld.global.nc.f32 	%f16, [%rd11+24576];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd8+9601472], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_5781
.visible .entry add_5781(
	.param .u64 add_5781_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 100352;
	@%p1 bra 	LBB297_2;
	bra.uni 	LBB297_1;
LBB297_2:
	ld.param.u64 	%rd2, [add_5781_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+30142912];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+29741504];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+35655680], {%f9, %f10, %f11, %f12};
LBB297_1:
	ret;

}
	// .globl	fusion_54
.visible .entry fusion_54(
	.param .u64 fusion_54_param_0,
	.param .u64 fusion_54_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot298[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot298;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_54_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 35655680;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 3136;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+3328];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+6656];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB298_4;
	bra.uni 	LBB298_1;
LBB298_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+9984];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB298_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0178;
	@%p2 bra 	LBB298_5;
	bra.uni 	LBB298_2;
LBB298_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB298_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB298_6;
	bra.uni 	LBB298_3;
LBB298_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB298_3;
	ld.param.u64 	%rd7, [fusion_54_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB298_3:
	ret;

}
	// .globl	fusion_52
.visible .entry fusion_52(
	.param .u64 fusion_52_param_0,
	.param .u64 fusion_52_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot299[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot299;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_52_param_0];
	ld.param.u64 	%rd9, [fusion_52_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 35655680;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 3136;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 42;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 42;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 832;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 42;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+3328];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 833;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 42;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f39A72F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 1664;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 42;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+6656];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f39A72F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 1665;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 42;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f39A72F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB299_4;
	bra.uni 	LBB299_1;
LBB299_4:
	add.s32 	%r26, %r3, 2496;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 42;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+9984];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 2497;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 42;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f39A72F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB299_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0179;
	@%p2 bra 	LBB299_5;
	bra.uni 	LBB299_2;
LBB299_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB299_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB299_6;
	bra.uni 	LBB299_3;
LBB299_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB299_3;
	add.s64 	%rd3, %rd10, 36057088;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB299_3:
	ret;

}
	// .globl	fusion_51
.visible .entry fusion_51(
	.param .u64 fusion_51_param_0,
	.param .u64 fusion_51_param_1,
	.param .u64 fusion_51_param_2,
	.param .u64 fusion_51_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<61>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<48>;

	ld.param.u64 	%rd1, [fusion_51_param_0];
	ld.param.u64 	%rd2, [fusion_51_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_51_param_1];
	ld.param.u64 	%rd5, [fusion_51_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 36;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 2047;
	or.b32  	%r8, %r5, 1;
	mul.wide.u32 	%rd11, %r8, 1402438301;
	shr.u64 	%rd12, %rd11, 36;
	cvt.u32.u64 	%r9, %rd12;
	and.b32  	%r10, %r9, 2047;
	or.b32  	%r11, %r5, 2;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 36;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 2047;
	or.b32  	%r14, %r5, 3;
	mul.wide.u32 	%rd15, %r14, 1402438301;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r15, %rd16;
	and.b32  	%r16, %r15, 2047;
	add.s64 	%rd17, %rd3, 36057088;
	mul.wide.u32 	%rd18, %r5, 4;
	add.s64 	%rd19, %rd3, %rd18;
	shr.u64 	%rd20, %rd9, 42;
	cvt.u32.u64 	%r17, %rd20;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd19+35655680];
	mul.wide.u32 	%rd21, %r7, 4;
	add.s64 	%rd22, %rd7, %rd21;
	ld.global.nc.f32 	%f5, [%rd22];
	and.b32  	%r18, %r17, 31;
	mul.wide.u32 	%rd23, %r18, 4;
	add.s64 	%rd24, %rd17, %rd23;
	ld.global.nc.f32 	%f6, [%rd24];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd25, %rd8, %rd21;
	ld.global.nc.f32 	%f12, [%rd25];
	add.s64 	%rd26, %rd6, %rd23;
	ld.global.nc.f32 	%f13, [%rd26];
	mul.rn.f32 	%f14, %f13, 0f39A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	shr.u64 	%rd27, %rd11, 42;
	cvt.u32.u64 	%r19, %rd27;
	mul.wide.u32 	%rd28, %r10, 4;
	add.s64 	%rd29, %rd7, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd30, %r20, 4;
	add.s64 	%rd31, %rd17, %rd30;
	ld.global.nc.f32 	%f20, [%rd31];
	mul.rn.f32 	%f21, %f20, 0f39A72F05;
	add.rn.f32 	%f22, %f21, 0f3727C5AC;
	rsqrt.approx.f32 	%f23, %f22;
	mul.rn.f32 	%f24, %f19, %f23;
	mul.rn.f32 	%f25, %f2, %f24;
	add.s64 	%rd32, %rd8, %rd28;
	ld.global.nc.f32 	%f26, [%rd32];
	add.s64 	%rd33, %rd6, %rd30;
	ld.global.nc.f32 	%f27, [%rd33];
	mul.rn.f32 	%f28, %f27, 0f39A72F05;
	mul.rn.f32 	%f29, %f24, %f28;
	sub.rn.f32 	%f30, %f26, %f29;
	add.rn.f32 	%f31, %f25, %f30;
	max.f32 	%f32, %f31, 0f00000000;
	shr.u64 	%rd34, %rd13, 42;
	cvt.u32.u64 	%r21, %rd34;
	mul.wide.u32 	%rd35, %r13, 4;
	add.s64 	%rd36, %rd7, %rd35;
	ld.global.nc.f32 	%f33, [%rd36];
	and.b32  	%r22, %r21, 31;
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd17, %rd37;
	ld.global.nc.f32 	%f34, [%rd38];
	mul.rn.f32 	%f35, %f34, 0f39A72F05;
	add.rn.f32 	%f36, %f35, 0f3727C5AC;
	rsqrt.approx.f32 	%f37, %f36;
	mul.rn.f32 	%f38, %f33, %f37;
	mul.rn.f32 	%f39, %f3, %f38;
	add.s64 	%rd39, %rd8, %rd35;
	ld.global.nc.f32 	%f40, [%rd39];
	add.s64 	%rd40, %rd6, %rd37;
	ld.global.nc.f32 	%f41, [%rd40];
	mul.rn.f32 	%f42, %f41, 0f39A72F05;
	mul.rn.f32 	%f43, %f38, %f42;
	sub.rn.f32 	%f44, %f40, %f43;
	add.rn.f32 	%f45, %f39, %f44;
	max.f32 	%f46, %f45, 0f00000000;
	shr.u64 	%rd41, %rd15, 42;
	cvt.u32.u64 	%r23, %rd41;
	mul.wide.u32 	%rd42, %r16, 4;
	add.s64 	%rd43, %rd7, %rd42;
	ld.global.nc.f32 	%f47, [%rd43];
	and.b32  	%r24, %r23, 31;
	mul.wide.u32 	%rd44, %r24, 4;
	add.s64 	%rd45, %rd17, %rd44;
	ld.global.nc.f32 	%f48, [%rd45];
	mul.rn.f32 	%f49, %f48, 0f39A72F05;
	add.rn.f32 	%f50, %f49, 0f3727C5AC;
	rsqrt.approx.f32 	%f51, %f50;
	mul.rn.f32 	%f52, %f47, %f51;
	mul.rn.f32 	%f53, %f4, %f52;
	add.s64 	%rd46, %rd8, %rd42;
	ld.global.nc.f32 	%f54, [%rd46];
	add.s64 	%rd47, %rd6, %rd44;
	ld.global.nc.f32 	%f55, [%rd47];
	mul.rn.f32 	%f56, %f55, 0f39A72F05;
	mul.rn.f32 	%f57, %f52, %f56;
	sub.rn.f32 	%f58, %f54, %f57;
	add.rn.f32 	%f59, %f53, %f58;
	max.f32 	%f60, %f59, 0f00000000;
	st.global.v4.f32 	[%rd19+8892864], {%f18, %f32, %f46, %f60};
	ret;

}
	// .globl	fusion_50
.visible .entry fusion_50(
	.param .u64 fusion_50_param_0,
	.param .u64 fusion_50_param_1,
	.param .u64 fusion_50_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_50_param_0];
	ld.param.u64 	%rd6, [fusion_50_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB301_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 2048;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+65536];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+131072];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+196608];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+262144];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+327680];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+393216];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+458752];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 2048;
	@%p1 bra 	LBB301_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0180;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB301_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB301_4:
	ret;

}
	// .globl	fusion_448
.visible .entry fusion_448(
	.param .u64 fusion_448_param_0,
	.param .u64 fusion_448_param_1,
	.param .u64 fusion_448_param_2
)
.reqntid 256, 1, 1
{
	.local .align 4 .b8 	__local_depot302[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<25>;

	mov.u64 	%SPL, __local_depot302;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_448_param_0];
	ld.param.u64 	%rd8, [fusion_448_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd12, %r4, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd14, %r5, 2048;
	add.s64 	%rd15, %rd10, %rd14;
	add.s64 	%rd16, %rd15, %rd12;
	ld.global.nc.f32 	%f2, [%rd16];
	add.s64 	%rd17, %rd9, %rd12;
	ld.global.nc.f32 	%f3, [%rd17];
	mul.rn.f32 	%f4, %f3, 0f3A000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd16+2048];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd16+1048576];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd16+1050624];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd16+2097152];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd16+2099200];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd16+3145728];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd16+3147776];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd19, shared_cache_0181;
	@%p1 bra 	LBB302_3;
	bra.uni 	LBB302_1;
LBB302_3:
	mul.wide.u32 	%rd18, %r3, 4;
	add.s64 	%rd3, %rd19, %rd18;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB302_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB302_4;
	bra.uni 	LBB302_2;
LBB302_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd19, %rd20;
	cvta.shared.u64 	%rd22, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 8;
	selp.b64 	%rd24, %rd22, %rd11, %p3;
	ld.f32 	%f45, [%rd24];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd24], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB302_2;
	ld.param.u64 	%rd6, [fusion_448_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd13, %rd7, %rd12;
	add.s64 	%rd2, %rd13, 36057088;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB302_2:
	ret;

}
	// .globl	fusion_47
.visible .entry fusion_47(
	.param .u64 fusion_47_param_0,
	.param .u64 fusion_47_param_1,
	.param .u64 fusion_47_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_47_param_0];
	ld.param.u64 	%rd2, [fusion_47_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_47_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r1, 1;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 2047;
	and.b32  	%r11, %r8, 2046;
	and.b32  	%r12, %r7, 2045;
	and.b32  	%r13, %r5, 2044;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+36057088];
	mul.rn.f32 	%f2, %f1, 0f3A000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 2048;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 2048;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 2048;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 2048;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+4698560], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_46
.visible .entry fusion_46(
	.param .u64 fusion_46_param_0,
	.param .u64 fusion_46_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot304[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<7>;
	.reg .f32 	%f<44>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot304;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_46_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 9294272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r1, 1;
	mul.lo.s32 	%r6, %r2, 784;
	add.s32 	%r7, %r6, %r3;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f7, [%rd13];
	add.rn.f32 	%f8, %f7, 0f00000000;
	cvt.u64.u32 	%rd14, %r6;
	cvt.u64.u32 	%rd15, %r3;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f9, [%rd3+4];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd3+1024];
	add.rn.f32 	%f13, %f10, %f11;
	add.rn.f32 	%f14, %f13, %f12;
	ld.global.nc.v2.f32 	{%f15, %f16}, [%rd3+2048];
	add.rn.f32 	%f17, %f14, %f15;
	add.rn.f32 	%f43, %f17, %f16;
	or.b32  	%r8, %r3, 768;
	setp.lt.u32 	%p1, %r8, 784;
	@%p1 bra 	LBB304_5;
	bra.uni 	LBB304_1;
LBB304_5:
	ld.global.nc.f32 	%f18, [%rd3+3072];
	add.rn.f32 	%f43, %f43, %f18;
LBB304_1:
	or.b32  	%r9, %r3, 769;
	setp.lt.u32 	%p2, %r9, 784;
	@%p2 bra 	LBB304_6;
	bra.uni 	LBB304_2;
LBB304_6:
	ld.global.nc.f32 	%f19, [%rd3+3076];
	add.rn.f32 	%f43, %f43, %f19;
LBB304_2:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f20, %f43, 16, 31, -1;
	add.rn.f32 	%f21, %f43, %f20;
	shfl.sync.down.b32	%f22, %f21, 8, 31, -1;
	add.rn.f32 	%f23, %f21, %f22;
	shfl.sync.down.b32	%f24, %f23, 4, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 2, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p3, %r4, 0;
	mov.u64 	%rd20, shared_cache_0182;
	@%p3 bra 	LBB304_7;
	bra.uni 	LBB304_3;
LBB304_7:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f27, %f28;
	st.shared.f32 	[%rd5], %f3;
LBB304_3:
	bar.sync 	0;
	setp.eq.s32 	%p4, %r5, 0;
	@%p4 bra 	LBB304_8;
	bra.uni 	LBB304_4;
LBB304_8:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r10, 0;
	st.local.u32 	[%rd2], %r10;
	setp.lt.u32 	%p5, %r1, 4;
	selp.b64 	%rd25, %rd23, %rd10, %p5;
	ld.f32 	%f29, [%rd25];
	shfl.sync.down.b32	%f30, %f29, 16, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 8, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 4, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 2, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 1, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	st.f32 	[%rd25], %f39;
	setp.ne.s32 	%p6, %r1, 0;
	@%p6 bra 	LBB304_4;
	ld.param.u64 	%rd7, [fusion_46_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f40, [%rd6];
	atom.global.add.f32 	%f41, [%rd4], %f40;
LBB304_4:
	ret;

}
	// .globl	fusion_44
.visible .entry fusion_44(
	.param .u64 fusion_44_param_0,
	.param .u64 fusion_44_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot305[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<7>;
	.reg .f32 	%f<76>;
	.reg .b32 	%r<39>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot305;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_44_param_0];
	ld.param.u64 	%rd9, [fusion_44_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 9294272;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r1, 1;
	mul.lo.s32 	%r4, %r2, 784;
	add.s32 	%r9, %r4, %r3;
	mul.wide.u32 	%rd13, %r9, 1402438301;
	shr.u64 	%rd14, %rd13, 40;
	cvt.u32.u64 	%r10, %rd14;
	and.b32  	%r11, %r10, 31;
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f7, [%rd16];
	mul.wide.u32 	%rd17, %r11, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f8, [%rd18];
	mul.rn.f32 	%f9, %f8, 0f3AA72F05;
	sub.rn.f32 	%f10, %f7, %f9;
	mul.rn.f32 	%f11, %f10, %f10;
	add.rn.f32 	%f12, %f11, 0f00000000;
	or.b32  	%r12, %r3, 1;
	add.s32 	%r13, %r12, %r4;
	mul.wide.u32 	%rd19, %r13, 1402438301;
	shr.u64 	%rd20, %rd19, 40;
	cvt.u32.u64 	%r14, %rd20;
	and.b32  	%r15, %r14, 31;
	cvt.u64.u32 	%rd21, %r4;
	cvt.u64.u32 	%rd22, %r3;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f13, [%rd4+4];
	mul.wide.u32 	%rd25, %r15, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f14, [%rd26];
	mul.rn.f32 	%f15, %f14, 0f3AA72F05;
	sub.rn.f32 	%f16, %f13, %f15;
	mul.rn.f32 	%f17, %f16, %f16;
	add.rn.f32 	%f18, %f12, %f17;
	or.b32  	%r16, %r3, 256;
	add.s32 	%r17, %r16, %r4;
	mul.wide.u32 	%rd27, %r17, 1402438301;
	shr.u64 	%rd28, %rd27, 40;
	cvt.u32.u64 	%r18, %rd28;
	and.b32  	%r19, %r18, 31;
	ld.global.nc.v2.f32 	{%f19, %f20}, [%rd4+1024];
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f21, [%rd30];
	mul.rn.f32 	%f22, %f21, 0f3AA72F05;
	sub.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f23, %f23;
	add.rn.f32 	%f25, %f18, %f24;
	or.b32  	%r20, %r3, 257;
	add.s32 	%r21, %r20, %r4;
	mul.wide.u32 	%rd31, %r21, 1402438301;
	shr.u64 	%rd32, %rd31, 40;
	cvt.u32.u64 	%r22, %rd32;
	and.b32  	%r23, %r22, 31;
	mul.wide.u32 	%rd33, %r23, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f26, [%rd34];
	mul.rn.f32 	%f27, %f26, 0f3AA72F05;
	sub.rn.f32 	%f28, %f20, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f25, %f29;
	or.b32  	%r24, %r3, 512;
	add.s32 	%r25, %r24, %r4;
	mul.wide.u32 	%rd35, %r25, 1402438301;
	shr.u64 	%rd36, %rd35, 40;
	cvt.u32.u64 	%r26, %rd36;
	and.b32  	%r27, %r26, 31;
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd4+2048];
	mul.wide.u32 	%rd37, %r27, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f33, [%rd38];
	mul.rn.f32 	%f34, %f33, 0f3AA72F05;
	sub.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f37, %f30, %f36;
	or.b32  	%r28, %r3, 513;
	add.s32 	%r29, %r28, %r4;
	mul.wide.u32 	%rd39, %r29, 1402438301;
	shr.u64 	%rd40, %rd39, 40;
	cvt.u32.u64 	%r30, %rd40;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd41, %r31, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f38, [%rd42];
	mul.rn.f32 	%f39, %f38, 0f3AA72F05;
	sub.rn.f32 	%f40, %f32, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f75, %f37, %f41;
	or.b32  	%r5, %r3, 768;
	setp.lt.u32 	%p1, %r5, 784;
	@%p1 bra 	LBB305_5;
	bra.uni 	LBB305_1;
LBB305_5:
	add.s32 	%r32, %r5, %r4;
	mul.wide.u32 	%rd43, %r32, 1402438301;
	shr.u64 	%rd44, %rd43, 40;
	cvt.u32.u64 	%r33, %rd44;
	and.b32  	%r34, %r33, 31;
	ld.global.nc.f32 	%f42, [%rd4+3072];
	mul.wide.u32 	%rd45, %r34, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0fBAA72F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f75, %f75, %f46;
LBB305_1:
	or.b32  	%r8, %r3, 769;
	setp.lt.u32 	%p2, %r8, 784;
	@%p2 bra 	LBB305_6;
	bra.uni 	LBB305_2;
LBB305_6:
	add.s32 	%r35, %r8, %r4;
	mul.wide.u32 	%rd47, %r35, 1402438301;
	shr.u64 	%rd48, %rd47, 40;
	cvt.u32.u64 	%r36, %rd48;
	and.b32  	%r37, %r36, 31;
	ld.global.nc.f32 	%f47, [%rd4+3076];
	mul.wide.u32 	%rd49, %r37, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f48, [%rd50];
	mul.rn.f32 	%f49, %f48, 0fBAA72F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f75, %f75, %f51;
LBB305_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f52, %f75, 16, 31, -1;
	add.rn.f32 	%f53, %f75, %f52;
	shfl.sync.down.b32	%f54, %f53, 8, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	shfl.sync.down.b32	%f56, %f55, 4, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 2, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p3, %r6, 0;
	mov.u64 	%rd53, shared_cache_0183;
	@%p3 bra 	LBB305_7;
	bra.uni 	LBB305_3;
LBB305_7:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f59, %f60;
	st.shared.f32 	[%rd6], %f3;
LBB305_3:
	bar.sync 	0;
	setp.eq.s32 	%p4, %r7, 0;
	@%p4 bra 	LBB305_8;
	bra.uni 	LBB305_4;
LBB305_8:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r38, 0;
	st.local.u32 	[%rd2], %r38;
	setp.lt.u32 	%p5, %r1, 4;
	selp.b64 	%rd58, %rd56, %rd11, %p5;
	ld.f32 	%f61, [%rd58];
	shfl.sync.down.b32	%f62, %f61, 16, 31, -1;
	add.rn.f32 	%f63, %f61, %f62;
	shfl.sync.down.b32	%f64, %f63, 8, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 4, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 2, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 1, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	st.f32 	[%rd58], %f71;
	setp.ne.s32 	%p6, %r1, 0;
	@%p6 bra 	LBB305_4;
	add.s64 	%rd3, %rd10, 36222976;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f72, [%rd7];
	atom.global.add.f32 	%f73, [%rd5], %f72;
LBB305_4:
	ret;

}
	// .globl	fusion_43
.visible .entry fusion_43(
	.param .u64 fusion_43_param_0,
	.param .u64 fusion_43_param_1,
	.param .u64 fusion_43_param_2,
	.param .u64 fusion_43_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<14>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<82>;

	mov.u32 	%r20, %ctaid.x;
	mov.u32 	%r21, %tid.x;
	shl.b32 	%r22, %r20, 10;
	shl.b32 	%r23, %r21, 2;
	or.b32  	%r1, %r23, %r22;
	setp.lt.u32 	%p1, %r1, 41472;
	@%p1 bra 	LBB306_2;
	bra.uni 	LBB306_1;
LBB306_2:
	ld.param.u64 	%rd8, [fusion_43_param_0];
	ld.param.u64 	%rd9, [fusion_43_param_3];
	cvta.to.global.u64 	%rd10, %rd9;
	ld.param.u64 	%rd11, [fusion_43_param_1];
	ld.param.u64 	%rd12, [fusion_43_param_2];
	cvta.to.global.u64 	%rd1, %rd12;
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd8;
	add.s64 	%rd4, %rd10, 36057088;
	add.s64 	%rd5, %rd10, 36222976;
	add.s64 	%rd6, %rd10, 9294272;
	or.b32  	%r24, %r1, 1;
	mul.wide.u32 	%rd15, %r24, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r26, %rd16;
	mul.lo.s32 	%r27, %r26, 9;
	sub.s32 	%r3, %r24, %r27;
	mul.wide.u32 	%rd17, %r26, 954437177;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r28, %rd18;
	mul.lo.s32 	%r29, %r28, 9;
	sub.s32 	%r4, %r26, %r29;
	or.b32  	%r30, %r1, 2;
	mul.wide.u32 	%rd21, %r30, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r32, %rd22;
	mul.lo.s32 	%r33, %r32, 9;
	mul.wide.u32 	%rd23, %r32, 954437177;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r34, %rd24;
	mul.lo.s32 	%r35, %r34, 9;
	or.b32  	%r36, %r1, 3;
	mul.wide.u32 	%rd27, %r36, 954437177;
	shr.u64 	%rd28, %rd27, 33;
	cvt.u32.u64 	%r38, %rd28;
	mul.wide.u32 	%rd29, %r38, 954437177;
	shr.u64 	%rd30, %rd29, 33;
	cvt.u32.u64 	%r40, %rd30;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r42, %rs1, -7281;
	shr.u32 	%r43, %r42, 19;
	cvt.u16.u32 	%rs3, %r43;
	mul.wide.u16 	%r44, %rs3, -7281;
	shr.u32 	%r45, %r44, 19;
	cvt.u16.u32 	%rs4, %r45;
	mul.lo.s16 	%rs5, %rs4, 9;
	sub.s16 	%rs6, %rs3, %rs5;
	cvt.u32.u16 	%r46, %rs6;
	mul.lo.s16 	%rs7, %rs3, 9;
	sub.s16 	%rs8, %rs1, %rs7;
	cvt.u32.u16 	%r47, %rs8;
	add.s32 	%r12, %r46, -1;
	setp.lt.u32 	%p2, %r12, 7;
	add.s32 	%r13, %r47, -1;
	setp.lt.u32 	%p3, %r13, 7;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f72, 0f00000000;
	mov.f32 	%f69, %f72;
	@%p4 bra 	LBB306_7;
	bra.uni 	LBB306_3;
LBB306_7:
	mul.wide.u32 	%rd13, %r1, -901412889;
	shr.u64 	%rd14, %rd13, 38;
	cvt.u32.u64 	%r2, %rd14;
	bfe.u32 	%r48, %r2, 4, 5;
	and.b32  	%r49, %r2, 511;
	mul.wide.u32 	%rd33, %r49, 196;
	add.s64 	%rd34, %rd6, %rd33;
	mul.wide.u32 	%rd35, %r12, 28;
	add.s64 	%rd36, %rd34, %rd35;
	mul.wide.u32 	%rd37, %r13, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.global.nc.f32 	%f10, [%rd38];
	mul.wide.u32 	%rd39, %r49, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.nc.f32 	%f11, [%rd40];
	mul.wide.u32 	%rd41, %r48, 4;
	add.s64 	%rd42, %rd5, %rd41;
	ld.global.nc.f32 	%f12, [%rd42];
	mul.rn.f32 	%f13, %f12, 0f3AA72F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd43, %rd2, %rd39;
	ld.global.nc.f32 	%f18, [%rd43];
	add.s64 	%rd44, %rd3, %rd41;
	ld.global.nc.f32 	%f19, [%rd44];
	mul.rn.f32 	%f20, %f19, 0f3AA72F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB306_3:
	mul.lo.s32 	%r39, %r38, 9;
	mul.lo.s32 	%r41, %r40, 9;
	sub.s32 	%r6, %r30, %r33;
	sub.s32 	%r7, %r32, %r35;
	mul.wide.u32 	%rd45, %r1, 4;
	add.s64 	%rd7, %rd4, %rd45;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r14, %r4, -1;
	setp.lt.u32 	%p5, %r14, 7;
	add.s32 	%r15, %r3, -1;
	setp.lt.u32 	%p6, %r15, 7;
	and.pred  	%p7, %p6, %p5;
	mov.f32 	%f70, %f72;
	@%p7 bra 	LBB306_8;
	bra.uni 	LBB306_4;
LBB306_8:
	mul.wide.u32 	%rd19, %r24, -901412889;
	shr.u64 	%rd20, %rd19, 38;
	cvt.u32.u64 	%r5, %rd20;
	bfe.u32 	%r50, %r5, 4, 5;
	and.b32  	%r51, %r5, 511;
	mul.wide.u32 	%rd46, %r51, 196;
	add.s64 	%rd47, %rd6, %rd46;
	mul.wide.u32 	%rd48, %r14, 28;
	add.s64 	%rd49, %rd47, %rd48;
	mul.wide.u32 	%rd50, %r15, 4;
	add.s64 	%rd51, %rd49, %rd50;
	ld.global.nc.f32 	%f25, [%rd51];
	mul.wide.u32 	%rd52, %r51, 4;
	add.s64 	%rd53, %rd1, %rd52;
	ld.global.nc.f32 	%f26, [%rd53];
	mul.wide.u32 	%rd54, %r50, 4;
	add.s64 	%rd55, %rd5, %rd54;
	ld.global.nc.f32 	%f27, [%rd55];
	mul.rn.f32 	%f28, %f27, 0f3AA72F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd56, %rd2, %rd52;
	ld.global.nc.f32 	%f33, [%rd56];
	add.s64 	%rd57, %rd3, %rd54;
	ld.global.nc.f32 	%f34, [%rd57];
	mul.rn.f32 	%f35, %f34, 0f3AA72F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB306_4:
	sub.s32 	%r9, %r36, %r39;
	sub.s32 	%r10, %r38, %r41;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r16, %r7, -1;
	setp.lt.u32 	%p8, %r16, 7;
	add.s32 	%r17, %r6, -1;
	setp.lt.u32 	%p9, %r17, 7;
	and.pred  	%p10, %p9, %p8;
	mov.f32 	%f71, %f72;
	@%p10 bra 	LBB306_9;
	bra.uni 	LBB306_5;
LBB306_9:
	mul.wide.u32 	%rd25, %r30, -901412889;
	shr.u64 	%rd26, %rd25, 38;
	cvt.u32.u64 	%r8, %rd26;
	bfe.u32 	%r52, %r8, 4, 5;
	and.b32  	%r53, %r8, 511;
	mul.wide.u32 	%rd58, %r53, 196;
	add.s64 	%rd59, %rd6, %rd58;
	mul.wide.u32 	%rd60, %r16, 28;
	add.s64 	%rd61, %rd59, %rd60;
	mul.wide.u32 	%rd62, %r17, 4;
	add.s64 	%rd63, %rd61, %rd62;
	ld.global.nc.f32 	%f40, [%rd63];
	mul.wide.u32 	%rd64, %r53, 4;
	add.s64 	%rd65, %rd1, %rd64;
	ld.global.nc.f32 	%f41, [%rd65];
	mul.wide.u32 	%rd66, %r52, 4;
	add.s64 	%rd67, %rd5, %rd66;
	ld.global.nc.f32 	%f42, [%rd67];
	mul.rn.f32 	%f43, %f42, 0f3AA72F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd68, %rd2, %rd64;
	ld.global.nc.f32 	%f48, [%rd68];
	add.s64 	%rd69, %rd3, %rd66;
	ld.global.nc.f32 	%f49, [%rd69];
	mul.rn.f32 	%f50, %f49, 0f3AA72F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB306_5:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r18, %r10, -1;
	setp.lt.u32 	%p11, %r18, 7;
	add.s32 	%r19, %r9, -1;
	setp.lt.u32 	%p12, %r19, 7;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	LBB306_10;
	bra.uni 	LBB306_6;
LBB306_10:
	mul.wide.u32 	%rd31, %r36, -901412889;
	shr.u64 	%rd32, %rd31, 38;
	cvt.u32.u64 	%r11, %rd32;
	bfe.u32 	%r54, %r11, 4, 5;
	and.b32  	%r55, %r11, 511;
	mul.wide.u32 	%rd70, %r55, 196;
	add.s64 	%rd71, %rd6, %rd70;
	mul.wide.u32 	%rd72, %r18, 28;
	add.s64 	%rd73, %rd71, %rd72;
	mul.wide.u32 	%rd74, %r19, 4;
	add.s64 	%rd75, %rd73, %rd74;
	ld.global.nc.f32 	%f55, [%rd75];
	mul.wide.u32 	%rd76, %r55, 4;
	add.s64 	%rd77, %rd1, %rd76;
	ld.global.nc.f32 	%f56, [%rd77];
	mul.wide.u32 	%rd78, %r54, 4;
	add.s64 	%rd79, %rd5, %rd78;
	ld.global.nc.f32 	%f57, [%rd79];
	mul.rn.f32 	%f58, %f57, 0f3AA72F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd80, %rd2, %rd76;
	ld.global.nc.f32 	%f63, [%rd80];
	add.s64 	%rd81, %rd3, %rd78;
	ld.global.nc.f32 	%f64, [%rd81];
	mul.rn.f32 	%f65, %f64, 0f3AA72F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB306_6:
	st.global.f32 	[%rd7+12], %f72;
LBB306_1:
	ret;

}
	// .globl	fusion_42
.visible .entry fusion_42(
	.param .u64 fusion_42_param_0,
	.param .u64 fusion_42_param_1,
	.param .u64 fusion_42_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<35>;
	.reg .b64 	%rd<40>;

	ld.param.u64 	%rd5, [fusion_42_param_0];
	ld.param.u64 	%rd6, [fusion_42_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 4;
	setp.eq.s32 	%p1, %r13, 1;
	shl.b32 	%r3, %r13, 12;
	shl.b32 	%r14, %r12, 5;
	and.b32  	%r4, %r14, 480;
	selp.b32 	%r34, 16, 128, %p1;
	or.b32  	%r15, %r4, %r1;
	cvt.u64.u32 	%rd3, %r15;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r33, 0;
	shl.b64 	%rd17, %rd3, 2;
LBB307_1:
	or.b32  	%r16, %r33, %r2;
	add.s32 	%r17, %r16, %r3;
	and.b32  	%r18, %r17, 479;
	shr.u32 	%r19, %r17, 9;
	mul.wide.u32 	%rd7, %r19, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r20, %rd8;
	mul.lo.s32 	%r21, %r20, 3;
	sub.s32 	%r22, %r19, %r21;
	mul.wide.u32 	%rd9, %r17, -1431655765;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r23, %rd10;
	mul.wide.u32 	%rd11, %r22, 1048576;
	mul.wide.u32 	%rd12, %r23, 3145728;
	add.s64 	%rd13, %rd2, %rd12;
	add.s64 	%rd14, %rd13, %rd11;
	mul.wide.u32 	%rd15, %r18, 2048;
	add.s64 	%rd16, %rd14, %rd15;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.nc.f32 	%f5, [%rd18];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r24, %r16, 32;
	add.s32 	%r25, %r24, %r3;
	and.b32  	%r26, %r25, 511;
	shr.u32 	%r27, %r25, 9;
	mul.wide.u32 	%rd19, %r27, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.wide.u32 	%rd21, %r25, -1431655765;
	shr.u64 	%rd22, %rd21, 42;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r30, 1048576;
	mul.wide.u32 	%rd24, %r31, 3145728;
	add.s64 	%rd25, %rd2, %rd24;
	add.s64 	%rd26, %rd25, %rd23;
	mul.wide.u32 	%rd27, %r26, 2048;
	add.s64 	%rd28, %rd26, %rd27;
	add.s64 	%rd29, %rd28, %rd17;
	ld.global.nc.f32 	%f7, [%rd29];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r34, %r34, -2;
	add.s32 	%r33, %r33, 64;
	setp.ne.s32 	%p2, %r34, 0;
	@%p2 bra 	LBB307_1;
	mul.wide.u32 	%rd30, %r1, 132;
	mov.u64 	%rd31, shared_cache_0184;
	add.s64 	%rd32, %rd31, %rd30;
	mul.wide.u32 	%rd33, %r2, 4;
	add.s64 	%rd34, %rd32, %rd33;
	st.shared.f32 	[%rd34], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd35, %r2, 132;
	add.s64 	%rd36, %rd31, %rd35;
	mul.wide.u32 	%rd37, %r1, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.shared.f32 	%f8, [%rd38];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd38], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB307_4;
	or.b32  	%r32, %r4, %r2;
	mul.wide.u32 	%rd39, %r32, 4;
	add.s64 	%rd4, %rd1, %rd39;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB307_4:
	ret;

}
	// .globl	fusion_41
.visible .entry fusion_41(
	.param .u64 fusion_41_param_0,
	.param .u64 fusion_41_param_1,
	.param .u64 fusion_41_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_41_param_0];
	ld.param.u64 	%rd2, [fusion_41_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_41_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 42;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 511;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 511;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 511;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 511;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 3145728;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 1048576;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 2048;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39638E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 3145728;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 1048576;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 2048;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 3145728;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 1048576;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 2048;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 3145728;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 1048576;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 2048;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+26218496], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_40
.visible .entry fusion_40(
	.param .u64 fusion_40_param_0,
	.param .u64 fusion_40_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot309[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<33>;

	mov.u64 	%SPL, __local_depot309;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd10, [fusion_40_param_1];
	cvta.to.global.u64 	%rd11, %rd10;
	add.s64 	%rd3, %rd11, 26218496;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	@%p1 bra 	LBB309_1;
	bra.uni 	LBB309_5;
LBB309_1:
	mul.lo.s32 	%r20, %r2, 4608;
	add.s32 	%r21, %r5, %r20;
	mul.wide.u32 	%rd18, %r21, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f36, [%rd19];
	mul.rn.f32 	%f37, %f36, %f36;
	add.rn.f32 	%f38, %f37, 0f00000000;
	cvt.u64.u32 	%rd20, %r20;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd3, %rd23;
	ld.global.nc.f32 	%f39, [%rd24+4];
	mul.rn.f32 	%f40, %f39, %f39;
	add.rn.f32 	%f41, %f38, %f40;
	ld.global.nc.v2.f32 	{%f42, %f43}, [%rd24+4096];
	mul.rn.f32 	%f44, %f42, %f42;
	add.rn.f32 	%f45, %f41, %f44;
	mul.rn.f32 	%f46, %f43, %f43;
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.v2.f32 	{%f48, %f49}, [%rd24+8192];
	mul.rn.f32 	%f50, %f48, %f48;
	add.rn.f32 	%f51, %f47, %f50;
	mul.rn.f32 	%f52, %f49, %f49;
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.v2.f32 	{%f54, %f55}, [%rd24+12288];
	mul.rn.f32 	%f56, %f54, %f54;
	add.rn.f32 	%f57, %f53, %f56;
	mul.rn.f32 	%f58, %f55, %f55;
	add.rn.f32 	%f82, %f57, %f58;
	bra.uni 	LBB309_2;
LBB309_5:
	selp.b32 	%r3, 4096, 512, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mul.lo.s32 	%r8, %r2, 4608;
	mov.f32 	%f82, 0f00000000;
	@%p2 bra 	LBB309_14;
	bra.uni 	LBB309_6;
LBB309_14:
	add.s32 	%r12, %r5, %r8;
	mul.wide.u32 	%rd13, %r12, 4;
	add.s64 	%rd6, %rd3, %rd13;
	ld.global.nc.f32 	%f20, [%rd6];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f82, %f21, 0f00000000;
LBB309_6:
	or.b32  	%r13, %r4, 1;
	setp.lt.u32 	%p3, %r13, %r3;
	cvt.u64.u32 	%rd14, %r8;
	cvt.u64.u32 	%rd15, %r5;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd7, %rd3, %rd17;
	@%p3 bra 	LBB309_15;
	bra.uni 	LBB309_7;
LBB309_15:
	ld.global.nc.f32 	%f22, [%rd7+4];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f82, %f82, %f23;
LBB309_7:
	or.b32  	%r14, %r4, 1024;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB309_16;
	bra.uni 	LBB309_8;
LBB309_16:
	ld.global.nc.f32 	%f24, [%rd7+4096];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f82, %f82, %f25;
LBB309_8:
	or.b32  	%r15, %r4, 1025;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB309_17;
	bra.uni 	LBB309_9;
LBB309_17:
	ld.global.nc.f32 	%f26, [%rd7+4100];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f82, %f82, %f27;
LBB309_9:
	or.b32  	%r16, %r4, 2048;
	setp.lt.u32 	%p6, %r16, %r3;
	@%p6 bra 	LBB309_18;
	bra.uni 	LBB309_10;
LBB309_18:
	ld.global.nc.f32 	%f28, [%rd7+8192];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f82, %f82, %f29;
LBB309_10:
	or.b32  	%r17, %r4, 2049;
	setp.lt.u32 	%p7, %r17, %r3;
	@%p7 bra 	LBB309_19;
	bra.uni 	LBB309_11;
LBB309_19:
	ld.global.nc.f32 	%f30, [%rd7+8196];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f82, %f82, %f31;
LBB309_11:
	or.b32  	%r18, %r4, 3072;
	setp.lt.u32 	%p8, %r18, %r3;
	@%p8 bra 	LBB309_20;
	bra.uni 	LBB309_12;
LBB309_20:
	ld.global.nc.f32 	%f32, [%rd7+12288];
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f82, %f82, %f33;
LBB309_12:
	or.b32  	%r19, %r4, 3073;
	setp.lt.u32 	%p9, %r19, %r3;
	@%p9 bra 	LBB309_13;
	bra.uni 	LBB309_2;
LBB309_13:
	ld.global.nc.f32 	%f34, [%rd7+12292];
	mul.rn.f32 	%f35, %f34, %f34;
	add.rn.f32 	%f82, %f82, %f35;
LBB309_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f59, %f82, 16, 31, -1;
	add.rn.f32 	%f60, %f82, %f59;
	shfl.sync.down.b32	%f61, %f60, 8, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 4, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 2, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd27, shared_cache_0185;
	@%p10 bra 	LBB309_21;
	bra.uni 	LBB309_3;
LBB309_21:
	mul.wide.u32 	%rd26, %r7, 4;
	add.s64 	%rd5, %rd27, %rd26;
	add.rn.f32 	%f2, %f66, %f67;
	st.shared.f32 	[%rd5], %f2;
LBB309_3:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB309_22;
	bra.uni 	LBB309_4;
LBB309_22:
	add.u64 	%rd12, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd28, %r6, 4;
	add.s64 	%rd8, %rd27, %rd28;
	cvta.shared.u64 	%rd30, %rd8;
	mov.u32 	%r22, 0;
	st.local.u32 	[%rd2], %r22;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd32, %rd30, %rd12, %p12;
	ld.f32 	%f68, [%rd32];
	shfl.sync.down.b32	%f69, %f68, 16, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 8, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 4, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 2, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	shfl.sync.down.b32	%f77, %f76, 1, 31, -1;
	add.rn.f32 	%f78, %f76, %f77;
	st.f32 	[%rd32], %f78;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB309_4;
	ld.param.u64 	%rd9, [fusion_40_param_0];
	cvta.to.global.u64 	%rd1, %rd9;
	mul.wide.u32 	%rd25, %r2, 4;
	add.s64 	%rd4, %rd1, %rd25;
	ld.shared.f32 	%f79, [%rd8];
	atom.global.add.f32 	%f80, [%rd4], %f79;
LBB309_4:
	ret;

}
	// .globl	fusion_39
.visible .entry fusion_39(
	.param .u64 fusion_39_param_0,
	.param .u64 fusion_39_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_39_param_0];
	ld.param.u64 	%rd2, [fusion_39_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 42;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39638E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+26218496];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+26218496], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_38
.visible .entry fusion_38(
	.param .u64 fusion_38_param_0,
	.param .u64 fusion_38_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot311[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<7>;
	.reg .f32 	%f<44>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot311;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_38_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36222976;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r1, 1;
	mul.lo.s32 	%r6, %r2, 784;
	add.s32 	%r7, %r6, %r3;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f7, [%rd13];
	add.rn.f32 	%f8, %f7, 0f00000000;
	cvt.u64.u32 	%rd14, %r6;
	cvt.u64.u32 	%rd15, %r3;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f9, [%rd3+4];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd3+1024];
	add.rn.f32 	%f13, %f10, %f11;
	add.rn.f32 	%f14, %f13, %f12;
	ld.global.nc.v2.f32 	{%f15, %f16}, [%rd3+2048];
	add.rn.f32 	%f17, %f14, %f15;
	add.rn.f32 	%f43, %f17, %f16;
	or.b32  	%r8, %r3, 768;
	setp.lt.u32 	%p1, %r8, 784;
	@%p1 bra 	LBB311_5;
	bra.uni 	LBB311_1;
LBB311_5:
	ld.global.nc.f32 	%f18, [%rd3+3072];
	add.rn.f32 	%f43, %f43, %f18;
LBB311_1:
	or.b32  	%r9, %r3, 769;
	setp.lt.u32 	%p2, %r9, 784;
	@%p2 bra 	LBB311_6;
	bra.uni 	LBB311_2;
LBB311_6:
	ld.global.nc.f32 	%f19, [%rd3+3076];
	add.rn.f32 	%f43, %f43, %f19;
LBB311_2:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f20, %f43, 16, 31, -1;
	add.rn.f32 	%f21, %f43, %f20;
	shfl.sync.down.b32	%f22, %f21, 8, 31, -1;
	add.rn.f32 	%f23, %f21, %f22;
	shfl.sync.down.b32	%f24, %f23, 4, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 2, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p3, %r4, 0;
	mov.u64 	%rd20, shared_cache_0186;
	@%p3 bra 	LBB311_7;
	bra.uni 	LBB311_3;
LBB311_7:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f27, %f28;
	st.shared.f32 	[%rd5], %f3;
LBB311_3:
	bar.sync 	0;
	setp.eq.s32 	%p4, %r5, 0;
	@%p4 bra 	LBB311_8;
	bra.uni 	LBB311_4;
LBB311_8:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r10, 0;
	st.local.u32 	[%rd2], %r10;
	setp.lt.u32 	%p5, %r1, 4;
	selp.b64 	%rd25, %rd23, %rd10, %p5;
	ld.f32 	%f29, [%rd25];
	shfl.sync.down.b32	%f30, %f29, 16, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 8, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 4, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 2, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 1, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	st.f32 	[%rd25], %f39;
	setp.ne.s32 	%p6, %r1, 0;
	@%p6 bra 	LBB311_4;
	ld.param.u64 	%rd7, [fusion_38_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f40, [%rd6];
	atom.global.add.f32 	%f41, [%rd4], %f40;
LBB311_4:
	ret;

}
	// .globl	fusion_36
.visible .entry fusion_36(
	.param .u64 fusion_36_param_0,
	.param .u64 fusion_36_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot312[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<7>;
	.reg .f32 	%f<76>;
	.reg .b32 	%r<39>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot312;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_36_param_0];
	ld.param.u64 	%rd9, [fusion_36_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 36222976;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r1, 1;
	mul.lo.s32 	%r4, %r2, 784;
	add.s32 	%r9, %r4, %r3;
	mul.wide.u32 	%rd13, %r9, 1402438301;
	shr.u64 	%rd14, %rd13, 40;
	cvt.u32.u64 	%r10, %rd14;
	and.b32  	%r11, %r10, 31;
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f7, [%rd16];
	mul.wide.u32 	%rd17, %r11, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f8, [%rd18];
	mul.rn.f32 	%f9, %f8, 0f3AA72F05;
	sub.rn.f32 	%f10, %f7, %f9;
	mul.rn.f32 	%f11, %f10, %f10;
	add.rn.f32 	%f12, %f11, 0f00000000;
	or.b32  	%r12, %r3, 1;
	add.s32 	%r13, %r12, %r4;
	mul.wide.u32 	%rd19, %r13, 1402438301;
	shr.u64 	%rd20, %rd19, 40;
	cvt.u32.u64 	%r14, %rd20;
	and.b32  	%r15, %r14, 31;
	cvt.u64.u32 	%rd21, %r4;
	cvt.u64.u32 	%rd22, %r3;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f13, [%rd4+4];
	mul.wide.u32 	%rd25, %r15, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f14, [%rd26];
	mul.rn.f32 	%f15, %f14, 0f3AA72F05;
	sub.rn.f32 	%f16, %f13, %f15;
	mul.rn.f32 	%f17, %f16, %f16;
	add.rn.f32 	%f18, %f12, %f17;
	or.b32  	%r16, %r3, 256;
	add.s32 	%r17, %r16, %r4;
	mul.wide.u32 	%rd27, %r17, 1402438301;
	shr.u64 	%rd28, %rd27, 40;
	cvt.u32.u64 	%r18, %rd28;
	and.b32  	%r19, %r18, 31;
	ld.global.nc.v2.f32 	{%f19, %f20}, [%rd4+1024];
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f21, [%rd30];
	mul.rn.f32 	%f22, %f21, 0f3AA72F05;
	sub.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f23, %f23;
	add.rn.f32 	%f25, %f18, %f24;
	or.b32  	%r20, %r3, 257;
	add.s32 	%r21, %r20, %r4;
	mul.wide.u32 	%rd31, %r21, 1402438301;
	shr.u64 	%rd32, %rd31, 40;
	cvt.u32.u64 	%r22, %rd32;
	and.b32  	%r23, %r22, 31;
	mul.wide.u32 	%rd33, %r23, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f26, [%rd34];
	mul.rn.f32 	%f27, %f26, 0f3AA72F05;
	sub.rn.f32 	%f28, %f20, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f25, %f29;
	or.b32  	%r24, %r3, 512;
	add.s32 	%r25, %r24, %r4;
	mul.wide.u32 	%rd35, %r25, 1402438301;
	shr.u64 	%rd36, %rd35, 40;
	cvt.u32.u64 	%r26, %rd36;
	and.b32  	%r27, %r26, 31;
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd4+2048];
	mul.wide.u32 	%rd37, %r27, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f33, [%rd38];
	mul.rn.f32 	%f34, %f33, 0f3AA72F05;
	sub.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f37, %f30, %f36;
	or.b32  	%r28, %r3, 513;
	add.s32 	%r29, %r28, %r4;
	mul.wide.u32 	%rd39, %r29, 1402438301;
	shr.u64 	%rd40, %rd39, 40;
	cvt.u32.u64 	%r30, %rd40;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd41, %r31, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f38, [%rd42];
	mul.rn.f32 	%f39, %f38, 0f3AA72F05;
	sub.rn.f32 	%f40, %f32, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f75, %f37, %f41;
	or.b32  	%r5, %r3, 768;
	setp.lt.u32 	%p1, %r5, 784;
	@%p1 bra 	LBB312_5;
	bra.uni 	LBB312_1;
LBB312_5:
	add.s32 	%r32, %r5, %r4;
	mul.wide.u32 	%rd43, %r32, 1402438301;
	shr.u64 	%rd44, %rd43, 40;
	cvt.u32.u64 	%r33, %rd44;
	and.b32  	%r34, %r33, 31;
	ld.global.nc.f32 	%f42, [%rd4+3072];
	mul.wide.u32 	%rd45, %r34, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0fBAA72F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f75, %f75, %f46;
LBB312_1:
	or.b32  	%r8, %r3, 769;
	setp.lt.u32 	%p2, %r8, 784;
	@%p2 bra 	LBB312_6;
	bra.uni 	LBB312_2;
LBB312_6:
	add.s32 	%r35, %r8, %r4;
	mul.wide.u32 	%rd47, %r35, 1402438301;
	shr.u64 	%rd48, %rd47, 40;
	cvt.u32.u64 	%r36, %rd48;
	and.b32  	%r37, %r36, 31;
	ld.global.nc.f32 	%f47, [%rd4+3076];
	mul.wide.u32 	%rd49, %r37, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f48, [%rd50];
	mul.rn.f32 	%f49, %f48, 0fBAA72F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f75, %f75, %f51;
LBB312_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f52, %f75, 16, 31, -1;
	add.rn.f32 	%f53, %f75, %f52;
	shfl.sync.down.b32	%f54, %f53, 8, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	shfl.sync.down.b32	%f56, %f55, 4, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 2, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p3, %r6, 0;
	mov.u64 	%rd53, shared_cache_0187;
	@%p3 bra 	LBB312_7;
	bra.uni 	LBB312_3;
LBB312_7:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f59, %f60;
	st.shared.f32 	[%rd6], %f3;
LBB312_3:
	bar.sync 	0;
	setp.eq.s32 	%p4, %r7, 0;
	@%p4 bra 	LBB312_8;
	bra.uni 	LBB312_4;
LBB312_8:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r38, 0;
	st.local.u32 	[%rd2], %r38;
	setp.lt.u32 	%p5, %r1, 4;
	selp.b64 	%rd58, %rd56, %rd11, %p5;
	ld.f32 	%f61, [%rd58];
	shfl.sync.down.b32	%f62, %f61, 16, 31, -1;
	add.rn.f32 	%f63, %f61, %f62;
	shfl.sync.down.b32	%f64, %f63, 8, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 4, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 2, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 1, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	st.f32 	[%rd58], %f71;
	setp.ne.s32 	%p6, %r1, 0;
	@%p6 bra 	LBB312_4;
	add.s64 	%rd3, %rd10, 36157440;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f72, [%rd7];
	atom.global.add.f32 	%f73, [%rd5], %f72;
LBB312_4:
	ret;

}
	// .globl	fusion_35
.visible .entry fusion_35(
	.param .u64 fusion_35_param_0,
	.param .u64 fusion_35_param_1,
	.param .u64 fusion_35_param_2,
	.param .u64 fusion_35_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<21>;
	.reg .b64 	%rd<44>;

	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 10;
	shl.b32 	%r9, %r7, 2;
	or.b32  	%r1, %r9, %r8;
	setp.lt.u32 	%p1, %r1, 25088;
	@%p1 bra 	LBB313_2;
	bra.uni 	LBB313_1;
LBB313_2:
	ld.param.u64 	%rd5, [fusion_35_param_0];
	ld.param.u64 	%rd6, [fusion_35_param_3];
	cvta.to.global.u64 	%rd1, %rd6;
	ld.param.u64 	%rd7, [fusion_35_param_1];
	ld.param.u64 	%rd8, [fusion_35_param_2];
	cvta.to.global.u64 	%rd2, %rd8;
	cvta.to.global.u64 	%rd3, %rd7;
	cvta.to.global.u64 	%rd4, %rd5;
	mul.wide.u32 	%rd9, %r1, 1402438301;
	shr.u64 	%rd10, %rd9, 36;
	cvt.u32.u64 	%r2, %rd10;
	or.b32  	%r10, %r1, 1;
	mul.wide.u32 	%rd11, %r10, 1402438301;
	shr.u64 	%rd12, %rd11, 36;
	cvt.u32.u64 	%r3, %rd12;
	or.b32  	%r11, %r1, 2;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 36;
	cvt.u32.u64 	%r4, %rd14;
	or.b32  	%r12, %r1, 3;
	mul.wide.u32 	%rd15, %r12, 1402438301;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r5, %rd16;
	and.b32  	%r13, %r5, 511;
	and.b32  	%r14, %r4, 511;
	and.b32  	%r15, %r3, 511;
	and.b32  	%r16, %r2, 511;
	add.s64 	%rd17, %rd1, 36157440;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd19+36222976];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd2, %rd20;
	ld.global.nc.f32 	%f5, [%rd21];
	bfe.u32 	%r17, %r2, 4, 5;
	mul.wide.u32 	%rd22, %r17, 4;
	add.s64 	%rd23, %rd17, %rd22;
	ld.global.nc.f32 	%f6, [%rd23];
	mul.rn.f32 	%f7, %f6, 0f3AA72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd24, %rd3, %rd20;
	ld.global.nc.f32 	%f12, [%rd24];
	add.s64 	%rd25, %rd4, %rd22;
	ld.global.nc.f32 	%f13, [%rd25];
	mul.rn.f32 	%f14, %f13, 0f3AA72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.wide.u32 	%rd26, %r15, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f19, [%rd27];
	bfe.u32 	%r18, %r3, 4, 5;
	mul.wide.u32 	%rd28, %r18, 4;
	add.s64 	%rd29, %rd17, %rd28;
	ld.global.nc.f32 	%f20, [%rd29];
	mul.rn.f32 	%f21, %f20, 0f3AA72F05;
	add.rn.f32 	%f22, %f21, 0f3727C5AC;
	rsqrt.approx.f32 	%f23, %f22;
	mul.rn.f32 	%f24, %f19, %f23;
	mul.rn.f32 	%f25, %f2, %f24;
	add.s64 	%rd30, %rd3, %rd26;
	ld.global.nc.f32 	%f26, [%rd30];
	add.s64 	%rd31, %rd4, %rd28;
	ld.global.nc.f32 	%f27, [%rd31];
	mul.rn.f32 	%f28, %f27, 0f3AA72F05;
	mul.rn.f32 	%f29, %f24, %f28;
	sub.rn.f32 	%f30, %f26, %f29;
	add.rn.f32 	%f31, %f25, %f30;
	max.f32 	%f32, %f31, 0f00000000;
	mul.wide.u32 	%rd32, %r14, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f33, [%rd33];
	bfe.u32 	%r19, %r4, 4, 5;
	mul.wide.u32 	%rd34, %r19, 4;
	add.s64 	%rd35, %rd17, %rd34;
	ld.global.nc.f32 	%f34, [%rd35];
	mul.rn.f32 	%f35, %f34, 0f3AA72F05;
	add.rn.f32 	%f36, %f35, 0f3727C5AC;
	rsqrt.approx.f32 	%f37, %f36;
	mul.rn.f32 	%f38, %f33, %f37;
	mul.rn.f32 	%f39, %f3, %f38;
	add.s64 	%rd36, %rd3, %rd32;
	ld.global.nc.f32 	%f40, [%rd36];
	add.s64 	%rd37, %rd4, %rd34;
	ld.global.nc.f32 	%f41, [%rd37];
	mul.rn.f32 	%f42, %f41, 0f3AA72F05;
	mul.rn.f32 	%f43, %f38, %f42;
	sub.rn.f32 	%f44, %f40, %f43;
	add.rn.f32 	%f45, %f39, %f44;
	max.f32 	%f46, %f45, 0f00000000;
	mul.wide.u32 	%rd38, %r13, 4;
	add.s64 	%rd39, %rd2, %rd38;
	ld.global.nc.f32 	%f47, [%rd39];
	bfe.u32 	%r20, %r5, 4, 5;
	mul.wide.u32 	%rd40, %r20, 4;
	add.s64 	%rd41, %rd17, %rd40;
	ld.global.nc.f32 	%f48, [%rd41];
	mul.rn.f32 	%f49, %f48, 0f3AA72F05;
	add.rn.f32 	%f50, %f49, 0f3727C5AC;
	rsqrt.approx.f32 	%f51, %f50;
	mul.rn.f32 	%f52, %f47, %f51;
	mul.rn.f32 	%f53, %f4, %f52;
	add.s64 	%rd42, %rd3, %rd38;
	ld.global.nc.f32 	%f54, [%rd42];
	add.s64 	%rd43, %rd4, %rd40;
	ld.global.nc.f32 	%f55, [%rd43];
	mul.rn.f32 	%f56, %f55, 0f3AA72F05;
	mul.rn.f32 	%f57, %f52, %f56;
	sub.rn.f32 	%f58, %f54, %f57;
	add.rn.f32 	%f59, %f53, %f58;
	max.f32 	%f60, %f59, 0f00000000;
	st.global.v4.f32 	[%rd19+36057088], {%f18, %f32, %f46, %f60};
LBB313_1:
	ret;

}
	// .globl	fusion_34
.visible .entry fusion_34(
	.param .u64 fusion_34_param_0,
	.param .u64 fusion_34_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<45>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_34_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 8192;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+262144];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+524288];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+786432];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+1048576];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+1310720];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+1572864];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+1835008];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+2097152];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+2359296];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+2621440];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+2883584];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+3145728];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+3407872];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+3670016];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+3932160];
	add.rn.f32 	%f33, %f31, %f32;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0188;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f33;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f34, [%rd18];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f1, %f42, %f43;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB314_2;
	bra.uni 	LBB314_1;
LBB314_2:
	ld.param.u64 	%rd3, [fusion_34_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 36157440;
	atom.global.add.f32 	%f44, [%rd1], %f1;
LBB314_1:
	ret;

}
	// .globl	fusion_449
.visible .entry fusion_449(
	.param .u64 fusion_449_param_0,
	.param .u64 fusion_449_param_1
)
.reqntid 64, 1, 1
{
	.local .align 4 .b8 	__local_depot315[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot315;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_449_param_0];
	ld.param.u64 	%rd6, [fusion_449_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 8192;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+36157440];
	mul.rn.f32 	%f4, %f3, 0f3B000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+8192];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+1048576];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+1056768];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+2097152];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+2105344];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+3145728];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+3153920];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0189;
	@%p1 bra 	LBB315_3;
	bra.uni 	LBB315_1;
LBB315_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB315_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB315_4;
	bra.uni 	LBB315_2;
LBB315_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 2;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB315_2;
	add.s64 	%rd2, %rd11, 36165632;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB315_2:
	ret;

}
	// .globl	fusion_31
.visible .entry fusion_31(
	.param .u64 fusion_31_param_0,
	.param .u64 fusion_31_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_31_param_0];
	ld.param.u64 	%rd2, [fusion_31_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 9;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 511;
	and.b32  	%r11, %r8, 510;
	and.b32  	%r12, %r7, 509;
	and.b32  	%r13, %r4, 508;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+36165632];
	mul.rn.f32 	%f2, %f1, 0f3B000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 8192;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+36157440];
	mul.rn.f32 	%f7, %f6, 0f3B000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 8192;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 8192;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 8192;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	add_5985
.visible .entry add_5985(
	.param .u64 add_5985_param_0
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 9;
	shl.b32 	%r5, %r3, 2;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 100352;
	@%p1 bra 	LBB317_2;
	bra.uni 	LBB317_1;
LBB317_2:
	ld.param.u64 	%rd2, [add_5985_param_0];
	cvta.to.global.u64 	%rd1, %rd2;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+35655680];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+4194304];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4+35655680], {%f9, %f10, %f11, %f12};
LBB317_1:
	ret;

}
	// .globl	fusion_30
.visible .entry fusion_30(
	.param .u64 fusion_30_param_0,
	.param .u64 fusion_30_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot318[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot318;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_30_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 35655680;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 3136;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd3, %rd11, %rd12;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd13, %r6;
	cvt.u64.u32 	%rd14, %r5;
	add.s64 	%rd15, %rd14, %rd13;
	shl.b64 	%rd16, %rd15, 2;
	add.s64 	%rd17, %rd11, %rd16;
	ld.global.nc.f32 	%f7, [%rd17+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+3328];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+6656];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB318_4;
	bra.uni 	LBB318_1;
LBB318_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+9984];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB318_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd20, shared_cache_0190;
	@%p2 bra 	LBB318_5;
	bra.uni 	LBB318_2;
LBB318_5:
	mul.wide.u32 	%rd19, %r4, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB318_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB318_6;
	bra.uni 	LBB318_3;
LBB318_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r3, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd25, %rd23, %rd10, %p4;
	ld.f32 	%f28, [%rd25];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd25], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB318_3;
	ld.param.u64 	%rd7, [fusion_30_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB318_3:
	ret;

}
	// .globl	fusion_28
.visible .entry fusion_28(
	.param .u64 fusion_28_param_0,
	.param .u64 fusion_28_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot319[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot319;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_28_param_0];
	ld.param.u64 	%rd9, [fusion_28_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 35655680;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 3136;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd13, %r3, 1402438301;
	shr.u64 	%rd14, %rd13, 42;
	cvt.u32.u64 	%r8, %rd14;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd4, %rd12, %rd15;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd16, %r9, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.nc.f32 	%f6, [%rd17];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd18, %r11, 1402438301;
	shr.u64 	%rd19, %rd18, 42;
	cvt.u32.u64 	%r12, %rd19;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd20, %r7;
	cvt.u64.u32 	%rd21, %r6;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd12, %rd23;
	ld.global.nc.f32 	%f11, [%rd24+4];
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f12, [%rd26];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 832;
	mul.wide.u32 	%rd27, %r14, 1402438301;
	shr.u64 	%rd28, %rd27, 42;
	cvt.u32.u64 	%r15, %rd28;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+3328];
	mul.wide.u32 	%rd29, %r16, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f19, [%rd30];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 833;
	mul.wide.u32 	%rd31, %r17, 1402438301;
	shr.u64 	%rd32, %rd31, 42;
	cvt.u32.u64 	%r18, %rd32;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd33, %r19, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f24, [%rd34];
	mul.rn.f32 	%f25, %f24, 0f39A72F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 1664;
	mul.wide.u32 	%rd35, %r20, 1402438301;
	shr.u64 	%rd36, %rd35, 42;
	cvt.u32.u64 	%r21, %rd36;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+6656];
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f31, [%rd38];
	mul.rn.f32 	%f32, %f31, 0f39A72F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 1665;
	mul.wide.u32 	%rd39, %r23, 1402438301;
	shr.u64 	%rd40, %rd39, 42;
	cvt.u32.u64 	%r24, %rd40;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd41, %r25, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f36, [%rd42];
	mul.rn.f32 	%f37, %f36, 0f39A72F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB319_4;
	bra.uni 	LBB319_1;
LBB319_4:
	add.s32 	%r26, %r3, 2496;
	mul.wide.u32 	%rd43, %r26, 1402438301;
	shr.u64 	%rd44, %rd43, 42;
	cvt.u32.u64 	%r27, %rd44;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+9984];
	mul.wide.u32 	%rd45, %r28, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f42, [%rd46];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 2497;
	mul.wide.u32 	%rd47, %r29, 1402438301;
	shr.u64 	%rd48, %rd47, 42;
	cvt.u32.u64 	%r30, %rd48;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd49, %r31, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f47, [%rd50];
	mul.rn.f32 	%f48, %f47, 0f39A72F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB319_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd53, shared_cache_0191;
	@%p2 bra 	LBB319_5;
	bra.uni 	LBB319_2;
LBB319_5:
	mul.wide.u32 	%rd52, %r5, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB319_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB319_6;
	bra.uni 	LBB319_3;
LBB319_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r4, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd58, %rd56, %rd11, %p4;
	ld.f32 	%f60, [%rd58];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd58], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB319_3;
	add.s64 	%rd3, %rd10, 36057088;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB319_3:
	ret;

}
	// .globl	fusion_27
.visible .entry fusion_27(
	.param .u64 fusion_27_param_0,
	.param .u64 fusion_27_param_1,
	.param .u64 fusion_27_param_2,
	.param .u64 fusion_27_param_3
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<61>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<48>;

	ld.param.u64 	%rd1, [fusion_27_param_0];
	ld.param.u64 	%rd2, [fusion_27_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_27_param_1];
	ld.param.u64 	%rd5, [fusion_27_param_2];
	cvta.to.global.u64 	%rd6, %rd5;
	cvta.to.global.u64 	%rd7, %rd4;
	cvta.to.global.u64 	%rd8, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd9, %r5, 1402438301;
	shr.u64 	%rd10, %rd9, 36;
	cvt.u32.u64 	%r6, %rd10;
	and.b32  	%r7, %r6, 2047;
	or.b32  	%r8, %r5, 1;
	mul.wide.u32 	%rd11, %r8, 1402438301;
	shr.u64 	%rd12, %rd11, 36;
	cvt.u32.u64 	%r9, %rd12;
	and.b32  	%r10, %r9, 2047;
	or.b32  	%r11, %r5, 2;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 36;
	cvt.u32.u64 	%r12, %rd14;
	and.b32  	%r13, %r12, 2047;
	or.b32  	%r14, %r5, 3;
	mul.wide.u32 	%rd15, %r14, 1402438301;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r15, %rd16;
	and.b32  	%r16, %r15, 2047;
	add.s64 	%rd17, %rd3, 36057088;
	mul.wide.u32 	%rd18, %r5, 4;
	add.s64 	%rd19, %rd3, %rd18;
	shr.u64 	%rd20, %rd9, 42;
	cvt.u32.u64 	%r17, %rd20;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd19+35655680];
	mul.wide.u32 	%rd21, %r7, 4;
	add.s64 	%rd22, %rd7, %rd21;
	ld.global.nc.f32 	%f5, [%rd22];
	and.b32  	%r18, %r17, 31;
	mul.wide.u32 	%rd23, %r18, 4;
	add.s64 	%rd24, %rd17, %rd23;
	ld.global.nc.f32 	%f6, [%rd24];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd25, %rd8, %rd21;
	ld.global.nc.f32 	%f12, [%rd25];
	add.s64 	%rd26, %rd6, %rd23;
	ld.global.nc.f32 	%f13, [%rd26];
	mul.rn.f32 	%f14, %f13, 0f39A72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	shr.u64 	%rd27, %rd11, 42;
	cvt.u32.u64 	%r19, %rd27;
	mul.wide.u32 	%rd28, %r10, 4;
	add.s64 	%rd29, %rd7, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	and.b32  	%r20, %r19, 31;
	mul.wide.u32 	%rd30, %r20, 4;
	add.s64 	%rd31, %rd17, %rd30;
	ld.global.nc.f32 	%f20, [%rd31];
	mul.rn.f32 	%f21, %f20, 0f39A72F05;
	add.rn.f32 	%f22, %f21, 0f3727C5AC;
	rsqrt.approx.f32 	%f23, %f22;
	mul.rn.f32 	%f24, %f19, %f23;
	mul.rn.f32 	%f25, %f2, %f24;
	add.s64 	%rd32, %rd8, %rd28;
	ld.global.nc.f32 	%f26, [%rd32];
	add.s64 	%rd33, %rd6, %rd30;
	ld.global.nc.f32 	%f27, [%rd33];
	mul.rn.f32 	%f28, %f27, 0f39A72F05;
	mul.rn.f32 	%f29, %f24, %f28;
	sub.rn.f32 	%f30, %f26, %f29;
	add.rn.f32 	%f31, %f25, %f30;
	max.f32 	%f32, %f31, 0f00000000;
	shr.u64 	%rd34, %rd13, 42;
	cvt.u32.u64 	%r21, %rd34;
	mul.wide.u32 	%rd35, %r13, 4;
	add.s64 	%rd36, %rd7, %rd35;
	ld.global.nc.f32 	%f33, [%rd36];
	and.b32  	%r22, %r21, 31;
	mul.wide.u32 	%rd37, %r22, 4;
	add.s64 	%rd38, %rd17, %rd37;
	ld.global.nc.f32 	%f34, [%rd38];
	mul.rn.f32 	%f35, %f34, 0f39A72F05;
	add.rn.f32 	%f36, %f35, 0f3727C5AC;
	rsqrt.approx.f32 	%f37, %f36;
	mul.rn.f32 	%f38, %f33, %f37;
	mul.rn.f32 	%f39, %f3, %f38;
	add.s64 	%rd39, %rd8, %rd35;
	ld.global.nc.f32 	%f40, [%rd39];
	add.s64 	%rd40, %rd6, %rd37;
	ld.global.nc.f32 	%f41, [%rd40];
	mul.rn.f32 	%f42, %f41, 0f39A72F05;
	mul.rn.f32 	%f43, %f38, %f42;
	sub.rn.f32 	%f44, %f40, %f43;
	add.rn.f32 	%f45, %f39, %f44;
	max.f32 	%f46, %f45, 0f00000000;
	shr.u64 	%rd41, %rd15, 42;
	cvt.u32.u64 	%r23, %rd41;
	mul.wide.u32 	%rd42, %r16, 4;
	add.s64 	%rd43, %rd7, %rd42;
	ld.global.nc.f32 	%f47, [%rd43];
	and.b32  	%r24, %r23, 31;
	mul.wide.u32 	%rd44, %r24, 4;
	add.s64 	%rd45, %rd17, %rd44;
	ld.global.nc.f32 	%f48, [%rd45];
	mul.rn.f32 	%f49, %f48, 0f39A72F05;
	add.rn.f32 	%f50, %f49, 0f3727C5AC;
	rsqrt.approx.f32 	%f51, %f50;
	mul.rn.f32 	%f52, %f47, %f51;
	mul.rn.f32 	%f53, %f4, %f52;
	add.s64 	%rd46, %rd8, %rd42;
	ld.global.nc.f32 	%f54, [%rd46];
	add.s64 	%rd47, %rd6, %rd44;
	ld.global.nc.f32 	%f55, [%rd47];
	mul.rn.f32 	%f56, %f55, 0f39A72F05;
	mul.rn.f32 	%f57, %f52, %f56;
	sub.rn.f32 	%f58, %f54, %f57;
	add.rn.f32 	%f59, %f53, %f58;
	max.f32 	%f60, %f59, 0f00000000;
	st.global.v4.f32 	[%rd19+8892864], {%f18, %f32, %f46, %f60};
	ret;

}
	// .globl	fusion_26
.visible .entry fusion_26(
	.param .u64 fusion_26_param_0,
	.param .u64 fusion_26_param_1,
	.param .u64 fusion_26_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<32>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd5, [fusion_26_param_0];
	ld.param.u64 	%rd6, [fusion_26_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r7, %tid.x;
	and.b32  	%r1, %r7, 31;
	shr.u32 	%r2, %r7, 5;
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r3, %r8, 5;
	or.b32  	%r9, %r3, %r1;
	cvt.u64.u32 	%rd3, %r9;
	mov.f32 	%f31, 0f00000000;
	mov.u32 	%r12, 0;
	shl.b64 	%rd9, %rd3, 2;
LBB321_1:
	or.b32  	%r10, %r12, %r2;
	mul.wide.u32 	%rd7, %r10, 2048;
	add.s64 	%rd8, %rd2, %rd7;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.nc.f32 	%f5, [%rd10];
	add.rn.f32 	%f6, %f31, %f5;
	ld.global.nc.f32 	%f7, [%rd10+65536];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.f32 	%f9, [%rd10+131072];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.f32 	%f11, [%rd10+196608];
	add.rn.f32 	%f12, %f10, %f11;
	ld.global.nc.f32 	%f13, [%rd10+262144];
	add.rn.f32 	%f14, %f12, %f13;
	ld.global.nc.f32 	%f15, [%rd10+327680];
	add.rn.f32 	%f16, %f14, %f15;
	ld.global.nc.f32 	%f17, [%rd10+393216];
	add.rn.f32 	%f18, %f16, %f17;
	ld.global.nc.f32 	%f19, [%rd10+458752];
	add.rn.f32 	%f31, %f18, %f19;
	add.s32 	%r12, %r12, 256;
	setp.ne.s32 	%p1, %r12, 2048;
	@%p1 bra 	LBB321_1;
	mul.wide.u32 	%rd11, %r1, 132;
	mov.u64 	%rd12, shared_cache_0192;
	add.s64 	%rd13, %rd12, %rd11;
	mul.wide.u32 	%rd14, %r2, 4;
	add.s64 	%rd15, %rd13, %rd14;
	st.shared.f32 	[%rd15], %f31;
	bar.sync 	0;
	mul.wide.u32 	%rd16, %r2, 132;
	add.s64 	%rd17, %rd12, %rd16;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd17, %rd18;
	ld.shared.f32 	%f20, [%rd19];
	shfl.sync.down.b32	%f21, %f20, 16, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 8, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 4, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 2, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 1, 31, -1;
	add.rn.f32 	%f3, %f28, %f29;
	st.shared.f32 	[%rd19], %f3;
	setp.ne.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB321_4;
	or.b32  	%r11, %r3, %r2;
	mul.wide.u32 	%rd20, %r11, 4;
	add.s64 	%rd4, %rd1, %rd20;
	atom.global.add.f32 	%f30, [%rd4], %f3;
LBB321_4:
	ret;

}
	// .globl	fusion_450
.visible .entry fusion_450(
	.param .u64 fusion_450_param_0,
	.param .u64 fusion_450_param_1,
	.param .u64 fusion_450_param_2
)
.reqntid 256, 1, 1
{
	.local .align 4 .b8 	__local_depot322[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<25>;

	mov.u64 	%SPL, __local_depot322;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_450_param_0];
	ld.param.u64 	%rd8, [fusion_450_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	cvta.to.global.u64 	%rd10, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd12, %r4, 4;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd14, %r5, 2048;
	add.s64 	%rd15, %rd10, %rd14;
	add.s64 	%rd16, %rd15, %rd12;
	ld.global.nc.f32 	%f2, [%rd16];
	add.s64 	%rd17, %rd9, %rd12;
	ld.global.nc.f32 	%f3, [%rd17];
	mul.rn.f32 	%f4, %f3, 0f3A000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd16+2048];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd16+1048576];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd16+1050624];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd16+2097152];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd16+2099200];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd16+3145728];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd16+3147776];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd19, shared_cache_0193;
	@%p1 bra 	LBB322_3;
	bra.uni 	LBB322_1;
LBB322_3:
	mul.wide.u32 	%rd18, %r3, 4;
	add.s64 	%rd3, %rd19, %rd18;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB322_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB322_4;
	bra.uni 	LBB322_2;
LBB322_4:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd20, %r2, 4;
	add.s64 	%rd4, %rd19, %rd20;
	cvta.shared.u64 	%rd22, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 8;
	selp.b64 	%rd24, %rd22, %rd11, %p3;
	ld.f32 	%f45, [%rd24];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd24], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB322_2;
	ld.param.u64 	%rd6, [fusion_450_param_2];
	cvta.to.global.u64 	%rd7, %rd6;
	add.s64 	%rd13, %rd7, %rd12;
	add.s64 	%rd2, %rd13, 36057088;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB322_2:
	ret;

}
	// .globl	fusion_23
.visible .entry fusion_23(
	.param .u64 fusion_23_param_0,
	.param .u64 fusion_23_param_1,
	.param .u64 fusion_23_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<24>;

	ld.param.u64 	%rd1, [fusion_23_param_0];
	ld.param.u64 	%rd2, [fusion_23_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_23_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r1, 1;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	and.b32  	%r10, %r9, 2047;
	and.b32  	%r11, %r8, 2046;
	and.b32  	%r12, %r7, 2045;
	and.b32  	%r13, %r5, 2044;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r5, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f1, [%rd8+36057088];
	mul.rn.f32 	%f2, %f1, 0f3A000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd11, %r13, 2048;
	add.s64 	%rd12, %rd6, %rd11;
	add.s64 	%rd13, %rd12, %rd7;
	ld.global.nc.f32 	%f5, [%rd13];
	add.s64 	%rd14, %rd5, %rd7;
	ld.global.nc.f32 	%f6, [%rd14];
	mul.rn.f32 	%f7, %f6, 0f3A000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd15, %r12, 2048;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd16, %rd7;
	ld.global.nc.f32 	%f10, [%rd17];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd18, %r11, 2048;
	add.s64 	%rd19, %rd6, %rd18;
	add.s64 	%rd20, %rd19, %rd7;
	ld.global.nc.f32 	%f13, [%rd20];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd21, %r10, 2048;
	add.s64 	%rd22, %rd6, %rd21;
	add.s64 	%rd23, %rd22, %rd7;
	ld.global.nc.f32 	%f16, [%rd23];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd10+4698560], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_22
.visible .entry fusion_22(
	.param .u64 fusion_22_param_0,
	.param .u64 fusion_22_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot324[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<7>;
	.reg .f32 	%f<44>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot324;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_22_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36222976;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r1, 1;
	mul.lo.s32 	%r6, %r2, 784;
	add.s32 	%r7, %r6, %r3;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f7, [%rd13];
	add.rn.f32 	%f8, %f7, 0f00000000;
	cvt.u64.u32 	%rd14, %r6;
	cvt.u64.u32 	%rd15, %r3;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f9, [%rd3+4];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd3+1024];
	add.rn.f32 	%f13, %f10, %f11;
	add.rn.f32 	%f14, %f13, %f12;
	ld.global.nc.v2.f32 	{%f15, %f16}, [%rd3+2048];
	add.rn.f32 	%f17, %f14, %f15;
	add.rn.f32 	%f43, %f17, %f16;
	or.b32  	%r8, %r3, 768;
	setp.lt.u32 	%p1, %r8, 784;
	@%p1 bra 	LBB324_5;
	bra.uni 	LBB324_1;
LBB324_5:
	ld.global.nc.f32 	%f18, [%rd3+3072];
	add.rn.f32 	%f43, %f43, %f18;
LBB324_1:
	or.b32  	%r9, %r3, 769;
	setp.lt.u32 	%p2, %r9, 784;
	@%p2 bra 	LBB324_6;
	bra.uni 	LBB324_2;
LBB324_6:
	ld.global.nc.f32 	%f19, [%rd3+3076];
	add.rn.f32 	%f43, %f43, %f19;
LBB324_2:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f20, %f43, 16, 31, -1;
	add.rn.f32 	%f21, %f43, %f20;
	shfl.sync.down.b32	%f22, %f21, 8, 31, -1;
	add.rn.f32 	%f23, %f21, %f22;
	shfl.sync.down.b32	%f24, %f23, 4, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 2, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p3, %r4, 0;
	mov.u64 	%rd20, shared_cache_0194;
	@%p3 bra 	LBB324_7;
	bra.uni 	LBB324_3;
LBB324_7:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f27, %f28;
	st.shared.f32 	[%rd5], %f3;
LBB324_3:
	bar.sync 	0;
	setp.eq.s32 	%p4, %r5, 0;
	@%p4 bra 	LBB324_8;
	bra.uni 	LBB324_4;
LBB324_8:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r10, 0;
	st.local.u32 	[%rd2], %r10;
	setp.lt.u32 	%p5, %r1, 4;
	selp.b64 	%rd25, %rd23, %rd10, %p5;
	ld.f32 	%f29, [%rd25];
	shfl.sync.down.b32	%f30, %f29, 16, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 8, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 4, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 2, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 1, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	st.f32 	[%rd25], %f39;
	setp.ne.s32 	%p6, %r1, 0;
	@%p6 bra 	LBB324_4;
	ld.param.u64 	%rd7, [fusion_22_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f40, [%rd6];
	atom.global.add.f32 	%f41, [%rd4], %f40;
LBB324_4:
	ret;

}
	// .globl	fusion_20
.visible .entry fusion_20(
	.param .u64 fusion_20_param_0,
	.param .u64 fusion_20_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot325[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<7>;
	.reg .f32 	%f<76>;
	.reg .b32 	%r<39>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot325;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_20_param_0];
	ld.param.u64 	%rd9, [fusion_20_param_1];
	cvta.to.global.u64 	%rd1, %rd9;
	cvta.to.global.u64 	%rd2, %rd8;
	add.s64 	%rd11, %rd1, 36222976;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r1, 1;
	mul.lo.s32 	%r4, %r2, 784;
	add.s32 	%r9, %r4, %r3;
	mul.wide.u32 	%rd12, %r9, 1402438301;
	shr.u64 	%rd13, %rd12, 40;
	cvt.u32.u64 	%r10, %rd13;
	and.b32  	%r11, %r10, 31;
	mul.wide.u32 	%rd14, %r9, 4;
	add.s64 	%rd15, %rd11, %rd14;
	ld.global.nc.f32 	%f7, [%rd15];
	mul.wide.u32 	%rd16, %r11, 4;
	add.s64 	%rd17, %rd2, %rd16;
	ld.global.nc.f32 	%f8, [%rd17];
	mul.rn.f32 	%f9, %f8, 0f3AA72F05;
	sub.rn.f32 	%f10, %f7, %f9;
	mul.rn.f32 	%f11, %f10, %f10;
	add.rn.f32 	%f12, %f11, 0f00000000;
	or.b32  	%r12, %r3, 1;
	add.s32 	%r13, %r12, %r4;
	mul.wide.u32 	%rd18, %r13, 1402438301;
	shr.u64 	%rd19, %rd18, 40;
	cvt.u32.u64 	%r14, %rd19;
	and.b32  	%r15, %r14, 31;
	cvt.u64.u32 	%rd20, %r4;
	cvt.u64.u32 	%rd21, %r3;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd4, %rd11, %rd23;
	ld.global.nc.f32 	%f13, [%rd4+4];
	mul.wide.u32 	%rd24, %r15, 4;
	add.s64 	%rd25, %rd2, %rd24;
	ld.global.nc.f32 	%f14, [%rd25];
	mul.rn.f32 	%f15, %f14, 0f3AA72F05;
	sub.rn.f32 	%f16, %f13, %f15;
	mul.rn.f32 	%f17, %f16, %f16;
	add.rn.f32 	%f18, %f12, %f17;
	or.b32  	%r16, %r3, 256;
	add.s32 	%r17, %r16, %r4;
	mul.wide.u32 	%rd26, %r17, 1402438301;
	shr.u64 	%rd27, %rd26, 40;
	cvt.u32.u64 	%r18, %rd27;
	and.b32  	%r19, %r18, 31;
	ld.global.nc.v2.f32 	{%f19, %f20}, [%rd4+1024];
	mul.wide.u32 	%rd28, %r19, 4;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.f32 	%f21, [%rd29];
	mul.rn.f32 	%f22, %f21, 0f3AA72F05;
	sub.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f23, %f23;
	add.rn.f32 	%f25, %f18, %f24;
	or.b32  	%r20, %r3, 257;
	add.s32 	%r21, %r20, %r4;
	mul.wide.u32 	%rd30, %r21, 1402438301;
	shr.u64 	%rd31, %rd30, 40;
	cvt.u32.u64 	%r22, %rd31;
	and.b32  	%r23, %r22, 31;
	mul.wide.u32 	%rd32, %r23, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f26, [%rd33];
	mul.rn.f32 	%f27, %f26, 0f3AA72F05;
	sub.rn.f32 	%f28, %f20, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f25, %f29;
	or.b32  	%r24, %r3, 512;
	add.s32 	%r25, %r24, %r4;
	mul.wide.u32 	%rd34, %r25, 1402438301;
	shr.u64 	%rd35, %rd34, 40;
	cvt.u32.u64 	%r26, %rd35;
	and.b32  	%r27, %r26, 31;
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd4+2048];
	mul.wide.u32 	%rd36, %r27, 4;
	add.s64 	%rd37, %rd2, %rd36;
	ld.global.nc.f32 	%f33, [%rd37];
	mul.rn.f32 	%f34, %f33, 0f3AA72F05;
	sub.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f37, %f30, %f36;
	or.b32  	%r28, %r3, 513;
	add.s32 	%r29, %r28, %r4;
	mul.wide.u32 	%rd38, %r29, 1402438301;
	shr.u64 	%rd39, %rd38, 40;
	cvt.u32.u64 	%r30, %rd39;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd40, %r31, 4;
	add.s64 	%rd41, %rd2, %rd40;
	ld.global.nc.f32 	%f38, [%rd41];
	mul.rn.f32 	%f39, %f38, 0f3AA72F05;
	sub.rn.f32 	%f40, %f32, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f75, %f37, %f41;
	or.b32  	%r5, %r3, 768;
	setp.lt.u32 	%p1, %r5, 784;
	@%p1 bra 	LBB325_5;
	bra.uni 	LBB325_1;
LBB325_5:
	add.s32 	%r32, %r5, %r4;
	mul.wide.u32 	%rd42, %r32, 1402438301;
	shr.u64 	%rd43, %rd42, 40;
	cvt.u32.u64 	%r33, %rd43;
	and.b32  	%r34, %r33, 31;
	ld.global.nc.f32 	%f42, [%rd4+3072];
	mul.wide.u32 	%rd44, %r34, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.nc.f32 	%f43, [%rd45];
	mul.rn.f32 	%f44, %f43, 0fBAA72F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f75, %f75, %f46;
LBB325_1:
	or.b32  	%r8, %r3, 769;
	setp.lt.u32 	%p2, %r8, 784;
	@%p2 bra 	LBB325_6;
	bra.uni 	LBB325_2;
LBB325_6:
	add.s32 	%r35, %r8, %r4;
	mul.wide.u32 	%rd46, %r35, 1402438301;
	shr.u64 	%rd47, %rd46, 40;
	cvt.u32.u64 	%r36, %rd47;
	and.b32  	%r37, %r36, 31;
	ld.global.nc.f32 	%f47, [%rd4+3076];
	mul.wide.u32 	%rd48, %r37, 4;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.nc.f32 	%f48, [%rd49];
	mul.rn.f32 	%f49, %f48, 0fBAA72F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f75, %f75, %f51;
LBB325_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f52, %f75, 16, 31, -1;
	add.rn.f32 	%f53, %f75, %f52;
	shfl.sync.down.b32	%f54, %f53, 8, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	shfl.sync.down.b32	%f56, %f55, 4, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 2, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p3, %r6, 0;
	mov.u64 	%rd52, shared_cache_0195;
	@%p3 bra 	LBB325_7;
	bra.uni 	LBB325_3;
LBB325_7:
	mul.wide.u32 	%rd51, %r7, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f59, %f60;
	st.shared.f32 	[%rd6], %f3;
LBB325_3:
	bar.sync 	0;
	setp.eq.s32 	%p4, %r7, 0;
	@%p4 bra 	LBB325_8;
	bra.uni 	LBB325_4;
LBB325_8:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mul.wide.u32 	%rd53, %r6, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r38, 0;
	st.local.u32 	[%rd3], %r38;
	setp.lt.u32 	%p5, %r1, 4;
	selp.b64 	%rd57, %rd55, %rd10, %p5;
	ld.f32 	%f61, [%rd57];
	shfl.sync.down.b32	%f62, %f61, 16, 31, -1;
	add.rn.f32 	%f63, %f61, %f62;
	shfl.sync.down.b32	%f64, %f63, 8, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 4, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 2, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 1, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	st.f32 	[%rd57], %f71;
	setp.ne.s32 	%p6, %r1, 0;
	@%p6 bra 	LBB325_4;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd1, %rd50;
	ld.shared.f32 	%f72, [%rd7];
	atom.global.add.f32 	%f73, [%rd5], %f72;
LBB325_4:
	ret;

}
	// .globl	fusion_19
.visible .entry fusion_19(
	.param .u64 fusion_19_param_0,
	.param .u64 fusion_19_param_1,
	.param .u64 fusion_19_param_2,
	.param .u64 fusion_19_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<14>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<73>;
	.reg .b32 	%r<56>;
	.reg .b64 	%rd<81>;

	mov.u32 	%r20, %ctaid.x;
	mov.u32 	%r21, %tid.x;
	shl.b32 	%r22, %r20, 10;
	shl.b32 	%r23, %r21, 2;
	or.b32  	%r1, %r23, %r22;
	setp.lt.u32 	%p1, %r1, 41472;
	@%p1 bra 	LBB326_2;
	bra.uni 	LBB326_1;
LBB326_2:
	ld.param.u64 	%rd8, [fusion_19_param_0];
	ld.param.u64 	%rd9, [fusion_19_param_3];
	cvta.to.global.u64 	%rd1, %rd9;
	ld.param.u64 	%rd10, [fusion_19_param_1];
	ld.param.u64 	%rd11, [fusion_19_param_2];
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd8;
	add.s64 	%rd5, %rd1, 36057088;
	add.s64 	%rd6, %rd1, 36222976;
	or.b32  	%r24, %r1, 1;
	mul.wide.u32 	%rd14, %r24, 954437177;
	shr.u64 	%rd15, %rd14, 33;
	cvt.u32.u64 	%r26, %rd15;
	mul.lo.s32 	%r27, %r26, 9;
	sub.s32 	%r3, %r24, %r27;
	mul.wide.u32 	%rd16, %r26, 954437177;
	shr.u64 	%rd17, %rd16, 33;
	cvt.u32.u64 	%r28, %rd17;
	mul.lo.s32 	%r29, %r28, 9;
	sub.s32 	%r4, %r26, %r29;
	or.b32  	%r30, %r1, 2;
	mul.wide.u32 	%rd20, %r30, 954437177;
	shr.u64 	%rd21, %rd20, 33;
	cvt.u32.u64 	%r32, %rd21;
	mul.lo.s32 	%r33, %r32, 9;
	mul.wide.u32 	%rd22, %r32, 954437177;
	shr.u64 	%rd23, %rd22, 33;
	cvt.u32.u64 	%r34, %rd23;
	mul.lo.s32 	%r35, %r34, 9;
	or.b32  	%r36, %r1, 3;
	mul.wide.u32 	%rd26, %r36, 954437177;
	shr.u64 	%rd27, %rd26, 33;
	cvt.u32.u64 	%r38, %rd27;
	mul.wide.u32 	%rd28, %r38, 954437177;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r42, %rs1, -7281;
	shr.u32 	%r43, %r42, 19;
	cvt.u16.u32 	%rs3, %r43;
	mul.wide.u16 	%r44, %rs3, -7281;
	shr.u32 	%r45, %r44, 19;
	cvt.u16.u32 	%rs4, %r45;
	mul.lo.s16 	%rs5, %rs4, 9;
	sub.s16 	%rs6, %rs3, %rs5;
	cvt.u32.u16 	%r46, %rs6;
	mul.lo.s16 	%rs7, %rs3, 9;
	sub.s16 	%rs8, %rs1, %rs7;
	cvt.u32.u16 	%r47, %rs8;
	add.s32 	%r12, %r46, -1;
	setp.lt.u32 	%p2, %r12, 7;
	add.s32 	%r13, %r47, -1;
	setp.lt.u32 	%p3, %r13, 7;
	and.pred  	%p4, %p3, %p2;
	mov.f32 	%f72, 0f00000000;
	mov.f32 	%f69, %f72;
	@%p4 bra 	LBB326_7;
	bra.uni 	LBB326_3;
LBB326_7:
	mul.wide.u32 	%rd12, %r1, -901412889;
	shr.u64 	%rd13, %rd12, 38;
	cvt.u32.u64 	%r2, %rd13;
	bfe.u32 	%r48, %r2, 4, 5;
	and.b32  	%r49, %r2, 511;
	mul.wide.u32 	%rd32, %r49, 196;
	add.s64 	%rd33, %rd6, %rd32;
	mul.wide.u32 	%rd34, %r12, 28;
	add.s64 	%rd35, %rd33, %rd34;
	mul.wide.u32 	%rd36, %r13, 4;
	add.s64 	%rd37, %rd35, %rd36;
	ld.global.nc.f32 	%f10, [%rd37];
	mul.wide.u32 	%rd38, %r49, 4;
	add.s64 	%rd39, %rd2, %rd38;
	ld.global.nc.f32 	%f11, [%rd39];
	mul.wide.u32 	%rd40, %r48, 4;
	add.s64 	%rd41, %rd1, %rd40;
	ld.global.nc.f32 	%f12, [%rd41];
	mul.rn.f32 	%f13, %f12, 0f3AA72F05;
	add.rn.f32 	%f14, %f13, 0f3727C5AC;
	rsqrt.approx.f32 	%f15, %f14;
	mul.rn.f32 	%f16, %f11, %f15;
	mul.rn.f32 	%f17, %f10, %f16;
	add.s64 	%rd42, %rd3, %rd38;
	ld.global.nc.f32 	%f18, [%rd42];
	add.s64 	%rd43, %rd4, %rd40;
	ld.global.nc.f32 	%f19, [%rd43];
	mul.rn.f32 	%f20, %f19, 0f3AA72F05;
	mul.rn.f32 	%f21, %f16, %f20;
	sub.rn.f32 	%f22, %f18, %f21;
	add.rn.f32 	%f23, %f17, %f22;
	max.f32 	%f69, %f23, 0f00000000;
LBB326_3:
	mul.lo.s32 	%r39, %r38, 9;
	mul.lo.s32 	%r41, %r40, 9;
	sub.s32 	%r6, %r30, %r33;
	sub.s32 	%r7, %r32, %r35;
	mul.wide.u32 	%rd44, %r1, 4;
	add.s64 	%rd7, %rd5, %rd44;
	st.global.f32 	[%rd7], %f69;
	add.s32 	%r14, %r4, -1;
	setp.lt.u32 	%p5, %r14, 7;
	add.s32 	%r15, %r3, -1;
	setp.lt.u32 	%p6, %r15, 7;
	and.pred  	%p7, %p6, %p5;
	mov.f32 	%f70, %f72;
	@%p7 bra 	LBB326_8;
	bra.uni 	LBB326_4;
LBB326_8:
	mul.wide.u32 	%rd18, %r24, -901412889;
	shr.u64 	%rd19, %rd18, 38;
	cvt.u32.u64 	%r5, %rd19;
	bfe.u32 	%r50, %r5, 4, 5;
	and.b32  	%r51, %r5, 511;
	mul.wide.u32 	%rd45, %r51, 196;
	add.s64 	%rd46, %rd6, %rd45;
	mul.wide.u32 	%rd47, %r14, 28;
	add.s64 	%rd48, %rd46, %rd47;
	mul.wide.u32 	%rd49, %r15, 4;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.nc.f32 	%f25, [%rd50];
	mul.wide.u32 	%rd51, %r51, 4;
	add.s64 	%rd52, %rd2, %rd51;
	ld.global.nc.f32 	%f26, [%rd52];
	mul.wide.u32 	%rd53, %r50, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.global.nc.f32 	%f27, [%rd54];
	mul.rn.f32 	%f28, %f27, 0f3AA72F05;
	add.rn.f32 	%f29, %f28, 0f3727C5AC;
	rsqrt.approx.f32 	%f30, %f29;
	mul.rn.f32 	%f31, %f26, %f30;
	mul.rn.f32 	%f32, %f25, %f31;
	add.s64 	%rd55, %rd3, %rd51;
	ld.global.nc.f32 	%f33, [%rd55];
	add.s64 	%rd56, %rd4, %rd53;
	ld.global.nc.f32 	%f34, [%rd56];
	mul.rn.f32 	%f35, %f34, 0f3AA72F05;
	mul.rn.f32 	%f36, %f31, %f35;
	sub.rn.f32 	%f37, %f33, %f36;
	add.rn.f32 	%f38, %f32, %f37;
	max.f32 	%f70, %f38, 0f00000000;
LBB326_4:
	sub.s32 	%r9, %r36, %r39;
	sub.s32 	%r10, %r38, %r41;
	st.global.f32 	[%rd7+4], %f70;
	add.s32 	%r16, %r7, -1;
	setp.lt.u32 	%p8, %r16, 7;
	add.s32 	%r17, %r6, -1;
	setp.lt.u32 	%p9, %r17, 7;
	and.pred  	%p10, %p9, %p8;
	mov.f32 	%f71, %f72;
	@%p10 bra 	LBB326_9;
	bra.uni 	LBB326_5;
LBB326_9:
	mul.wide.u32 	%rd24, %r30, -901412889;
	shr.u64 	%rd25, %rd24, 38;
	cvt.u32.u64 	%r8, %rd25;
	bfe.u32 	%r52, %r8, 4, 5;
	and.b32  	%r53, %r8, 511;
	mul.wide.u32 	%rd57, %r53, 196;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r16, 28;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r17, 4;
	add.s64 	%rd62, %rd60, %rd61;
	ld.global.nc.f32 	%f40, [%rd62];
	mul.wide.u32 	%rd63, %r53, 4;
	add.s64 	%rd64, %rd2, %rd63;
	ld.global.nc.f32 	%f41, [%rd64];
	mul.wide.u32 	%rd65, %r52, 4;
	add.s64 	%rd66, %rd1, %rd65;
	ld.global.nc.f32 	%f42, [%rd66];
	mul.rn.f32 	%f43, %f42, 0f3AA72F05;
	add.rn.f32 	%f44, %f43, 0f3727C5AC;
	rsqrt.approx.f32 	%f45, %f44;
	mul.rn.f32 	%f46, %f41, %f45;
	mul.rn.f32 	%f47, %f40, %f46;
	add.s64 	%rd67, %rd3, %rd63;
	ld.global.nc.f32 	%f48, [%rd67];
	add.s64 	%rd68, %rd4, %rd65;
	ld.global.nc.f32 	%f49, [%rd68];
	mul.rn.f32 	%f50, %f49, 0f3AA72F05;
	mul.rn.f32 	%f51, %f46, %f50;
	sub.rn.f32 	%f52, %f48, %f51;
	add.rn.f32 	%f53, %f47, %f52;
	max.f32 	%f71, %f53, 0f00000000;
LBB326_5:
	st.global.f32 	[%rd7+8], %f71;
	add.s32 	%r18, %r10, -1;
	setp.lt.u32 	%p11, %r18, 7;
	add.s32 	%r19, %r9, -1;
	setp.lt.u32 	%p12, %r19, 7;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	LBB326_10;
	bra.uni 	LBB326_6;
LBB326_10:
	mul.wide.u32 	%rd30, %r36, -901412889;
	shr.u64 	%rd31, %rd30, 38;
	cvt.u32.u64 	%r11, %rd31;
	bfe.u32 	%r54, %r11, 4, 5;
	and.b32  	%r55, %r11, 511;
	mul.wide.u32 	%rd69, %r55, 196;
	add.s64 	%rd70, %rd6, %rd69;
	mul.wide.u32 	%rd71, %r18, 28;
	add.s64 	%rd72, %rd70, %rd71;
	mul.wide.u32 	%rd73, %r19, 4;
	add.s64 	%rd74, %rd72, %rd73;
	ld.global.nc.f32 	%f55, [%rd74];
	mul.wide.u32 	%rd75, %r55, 4;
	add.s64 	%rd76, %rd2, %rd75;
	ld.global.nc.f32 	%f56, [%rd76];
	mul.wide.u32 	%rd77, %r54, 4;
	add.s64 	%rd78, %rd1, %rd77;
	ld.global.nc.f32 	%f57, [%rd78];
	mul.rn.f32 	%f58, %f57, 0f3AA72F05;
	add.rn.f32 	%f59, %f58, 0f3727C5AC;
	rsqrt.approx.f32 	%f60, %f59;
	mul.rn.f32 	%f61, %f56, %f60;
	mul.rn.f32 	%f62, %f55, %f61;
	add.s64 	%rd79, %rd3, %rd75;
	ld.global.nc.f32 	%f63, [%rd79];
	add.s64 	%rd80, %rd4, %rd77;
	ld.global.nc.f32 	%f64, [%rd80];
	mul.rn.f32 	%f65, %f64, 0f3AA72F05;
	mul.rn.f32 	%f66, %f61, %f65;
	sub.rn.f32 	%f67, %f63, %f66;
	add.rn.f32 	%f68, %f62, %f67;
	max.f32 	%f72, %f68, 0f00000000;
LBB326_6:
	st.global.f32 	[%rd7+12], %f72;
LBB326_1:
	ret;

}
	// .globl	fusion_18
.visible .entry fusion_18(
	.param .u64 fusion_18_param_0,
	.param .u64 fusion_18_param_1,
	.param .u64 fusion_18_param_2
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<35>;
	.reg .b64 	%rd<40>;

	ld.param.u64 	%rd5, [fusion_18_param_0];
	ld.param.u64 	%rd6, [fusion_18_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r1, %r11, 31;
	shr.u32 	%r2, %r11, 5;
	mov.u32 	%r12, %ctaid.x;
	shr.u32 	%r13, %r12, 4;
	setp.eq.s32 	%p1, %r13, 1;
	shl.b32 	%r3, %r13, 12;
	shl.b32 	%r14, %r12, 5;
	and.b32  	%r4, %r14, 480;
	selp.b32 	%r34, 16, 128, %p1;
	or.b32  	%r15, %r4, %r1;
	cvt.u64.u32 	%rd3, %r15;
	mov.f32 	%f19, 0f00000000;
	mov.u32 	%r33, 0;
	shl.b64 	%rd17, %rd3, 2;
LBB327_1:
	or.b32  	%r16, %r33, %r2;
	add.s32 	%r17, %r16, %r3;
	and.b32  	%r18, %r17, 479;
	shr.u32 	%r19, %r17, 9;
	mul.wide.u32 	%rd7, %r19, -1431655765;
	shr.u64 	%rd8, %rd7, 33;
	cvt.u32.u64 	%r20, %rd8;
	mul.lo.s32 	%r21, %r20, 3;
	sub.s32 	%r22, %r19, %r21;
	mul.wide.u32 	%rd9, %r17, -1431655765;
	shr.u64 	%rd10, %rd9, 42;
	cvt.u32.u64 	%r23, %rd10;
	mul.wide.u32 	%rd11, %r22, 1048576;
	mul.wide.u32 	%rd12, %r23, 3145728;
	add.s64 	%rd13, %rd2, %rd12;
	add.s64 	%rd14, %rd13, %rd11;
	mul.wide.u32 	%rd15, %r18, 2048;
	add.s64 	%rd16, %rd14, %rd15;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.nc.f32 	%f5, [%rd18];
	add.rn.f32 	%f6, %f19, %f5;
	or.b32  	%r24, %r16, 32;
	add.s32 	%r25, %r24, %r3;
	and.b32  	%r26, %r25, 511;
	shr.u32 	%r27, %r25, 9;
	mul.wide.u32 	%rd19, %r27, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r28, %rd20;
	mul.lo.s32 	%r29, %r28, 3;
	sub.s32 	%r30, %r27, %r29;
	mul.wide.u32 	%rd21, %r25, -1431655765;
	shr.u64 	%rd22, %rd21, 42;
	cvt.u32.u64 	%r31, %rd22;
	mul.wide.u32 	%rd23, %r30, 1048576;
	mul.wide.u32 	%rd24, %r31, 3145728;
	add.s64 	%rd25, %rd2, %rd24;
	add.s64 	%rd26, %rd25, %rd23;
	mul.wide.u32 	%rd27, %r26, 2048;
	add.s64 	%rd28, %rd26, %rd27;
	add.s64 	%rd29, %rd28, %rd17;
	ld.global.nc.f32 	%f7, [%rd29];
	add.rn.f32 	%f19, %f6, %f7;
	add.s32 	%r34, %r34, -2;
	add.s32 	%r33, %r33, 64;
	setp.ne.s32 	%p2, %r34, 0;
	@%p2 bra 	LBB327_1;
	mul.wide.u32 	%rd30, %r1, 132;
	mov.u64 	%rd31, shared_cache_0196;
	add.s64 	%rd32, %rd31, %rd30;
	mul.wide.u32 	%rd33, %r2, 4;
	add.s64 	%rd34, %rd32, %rd33;
	st.shared.f32 	[%rd34], %f19;
	bar.sync 	0;
	mul.wide.u32 	%rd35, %r2, 132;
	add.s64 	%rd36, %rd31, %rd35;
	mul.wide.u32 	%rd37, %r1, 4;
	add.s64 	%rd38, %rd36, %rd37;
	ld.shared.f32 	%f8, [%rd38];
	shfl.sync.down.b32	%f9, %f8, 16, 31, -1;
	add.rn.f32 	%f10, %f8, %f9;
	shfl.sync.down.b32	%f11, %f10, 8, 31, -1;
	add.rn.f32 	%f12, %f10, %f11;
	shfl.sync.down.b32	%f13, %f12, 4, 31, -1;
	add.rn.f32 	%f14, %f12, %f13;
	shfl.sync.down.b32	%f15, %f14, 2, 31, -1;
	add.rn.f32 	%f16, %f14, %f15;
	shfl.sync.down.b32	%f17, %f16, 1, 31, -1;
	add.rn.f32 	%f3, %f16, %f17;
	st.shared.f32 	[%rd38], %f3;
	setp.ne.s32 	%p3, %r1, 0;
	@%p3 bra 	LBB327_4;
	or.b32  	%r32, %r4, %r2;
	mul.wide.u32 	%rd39, %r32, 4;
	add.s64 	%rd4, %rd1, %rd39;
	atom.global.add.f32 	%f18, [%rd4], %f3;
LBB327_4:
	ret;

}
	// .globl	fusion_17
.visible .entry fusion_17(
	.param .u64 fusion_17_param_0,
	.param .u64 fusion_17_param_1,
	.param .u64 fusion_17_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<11>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<64>;

	ld.param.u64 	%rd1, [fusion_17_param_0];
	ld.param.u64 	%rd2, [fusion_17_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_17_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd7, %r5, 954437177;
	shr.u64 	%rd8, %rd7, 42;
	cvt.u32.u64 	%r6, %rd8;
	or.b32  	%r7, %r5, 1;
	or.b32  	%r8, %r5, 2;
	or.b32  	%r9, %r5, 3;
	mul.wide.u32 	%rd9, %r9, 954437177;
	shr.u64 	%rd10, %rd9, 33;
	cvt.u32.u64 	%r10, %rd10;
	and.b32  	%r11, %r10, 511;
	mul.wide.u32 	%rd11, %r9, -1431655765;
	shr.u64 	%rd12, %rd11, 33;
	cvt.u32.u64 	%r13, %rd12;
	mul.wide.u32 	%rd13, %r13, -1431655765;
	shr.u64 	%rd14, %rd13, 33;
	cvt.u32.u64 	%r14, %rd14;
	mul.lo.s32 	%r15, %r14, 3;
	sub.s32 	%r16, %r13, %r15;
	mul.lo.s32 	%r17, %r13, 3;
	sub.s32 	%r18, %r9, %r17;
	mul.wide.u32 	%rd15, %r8, 954437177;
	shr.u64 	%rd16, %rd15, 33;
	cvt.u32.u64 	%r19, %rd16;
	and.b32  	%r20, %r19, 511;
	mul.wide.u32 	%rd17, %r8, -1431655765;
	shr.u64 	%rd18, %rd17, 33;
	cvt.u32.u64 	%r22, %rd18;
	mul.wide.u32 	%rd19, %r22, -1431655765;
	shr.u64 	%rd20, %rd19, 33;
	cvt.u32.u64 	%r23, %rd20;
	mul.lo.s32 	%r24, %r23, 3;
	sub.s32 	%r25, %r22, %r24;
	mul.lo.s32 	%r26, %r22, 3;
	sub.s32 	%r27, %r8, %r26;
	mul.wide.u32 	%rd21, %r7, 954437177;
	shr.u64 	%rd22, %rd21, 33;
	cvt.u32.u64 	%r28, %rd22;
	and.b32  	%r29, %r28, 511;
	mul.wide.u32 	%rd23, %r7, -1431655765;
	shr.u64 	%rd24, %rd23, 33;
	cvt.u32.u64 	%r31, %rd24;
	mul.wide.u32 	%rd25, %r31, -1431655765;
	shr.u64 	%rd26, %rd25, 33;
	cvt.u32.u64 	%r32, %rd26;
	mul.lo.s32 	%r33, %r32, 3;
	sub.s32 	%r34, %r31, %r33;
	mul.lo.s32 	%r35, %r31, 3;
	sub.s32 	%r36, %r7, %r35;
	shr.u64 	%rd27, %rd7, 33;
	cvt.u32.u64 	%r37, %rd27;
	and.b32  	%r38, %r37, 511;
	mul.wide.u32 	%rd28, %r5, -1431655765;
	shr.u64 	%rd29, %rd28, 33;
	cvt.u32.u64 	%r40, %rd29;
	mul.wide.u32 	%rd30, %r40, -1431655765;
	shr.u64 	%rd31, %rd30, 33;
	cvt.u32.u64 	%r41, %rd31;
	mul.lo.s32 	%r42, %r41, 3;
	sub.s32 	%r43, %r40, %r42;
	mul.lo.s32 	%r44, %r40, 3;
	sub.s32 	%r45, %r5, %r44;
	mul.wide.u32 	%rd32, %r5, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r43, 3145728;
	add.s64 	%rd35, %rd6, %rd34;
	mul.wide.u32 	%rd36, %r45, 1048576;
	add.s64 	%rd37, %rd35, %rd36;
	mul.wide.u32 	%rd38, %r38, 2048;
	add.s64 	%rd39, %rd37, %rd38;
	mul.wide.u32 	%rd40, %r6, 4;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.f32 	%f1, [%rd41];
	add.s64 	%rd42, %rd5, %rd40;
	ld.global.nc.f32 	%f2, [%rd42];
	mul.rn.f32 	%f3, %f2, 0f39638E39;
	sub.rn.f32 	%f4, %f1, %f3;
	mul.wide.u32 	%rd43, %r34, 3145728;
	add.s64 	%rd44, %rd6, %rd43;
	mul.wide.u32 	%rd45, %r36, 1048576;
	add.s64 	%rd46, %rd44, %rd45;
	mul.wide.u32 	%rd47, %r29, 2048;
	add.s64 	%rd48, %rd46, %rd47;
	add.s64 	%rd49, %rd48, %rd40;
	ld.global.nc.f32 	%f5, [%rd49];
	sub.rn.f32 	%f6, %f5, %f3;
	mul.wide.u32 	%rd50, %r25, 3145728;
	add.s64 	%rd51, %rd6, %rd50;
	mul.wide.u32 	%rd52, %r27, 1048576;
	add.s64 	%rd53, %rd51, %rd52;
	mul.wide.u32 	%rd54, %r20, 2048;
	add.s64 	%rd55, %rd53, %rd54;
	add.s64 	%rd56, %rd55, %rd40;
	ld.global.nc.f32 	%f7, [%rd56];
	sub.rn.f32 	%f8, %f7, %f3;
	mul.wide.u32 	%rd57, %r16, 3145728;
	add.s64 	%rd58, %rd6, %rd57;
	mul.wide.u32 	%rd59, %r18, 1048576;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.u32 	%rd61, %r11, 2048;
	add.s64 	%rd62, %rd60, %rd61;
	add.s64 	%rd63, %rd62, %rd40;
	ld.global.nc.f32 	%f9, [%rd63];
	sub.rn.f32 	%f10, %f9, %f3;
	st.global.v4.f32 	[%rd33+26218496], {%f4, %f6, %f8, %f10};
	ret;

}
	// .globl	fusion_16
.visible .entry fusion_16(
	.param .u64 fusion_16_param_0,
	.param .u64 fusion_16_param_1
)
.reqntid 512, 1, 1
{
	.local .align 4 .b8 	__local_depot329[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<14>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<33>;

	mov.u64 	%SPL, __local_depot329;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd10, [fusion_16_param_1];
	cvta.to.global.u64 	%rd11, %rd10;
	add.s64 	%rd3, %rd11, 26218496;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	and.b32  	%r10, %r9, 1;
	shr.u32 	%r2, %r9, 1;
	setp.eq.s32 	%p1, %r10, 0;
	shl.b32 	%r11, %r10, 12;
	shl.b32 	%r4, %r1, 1;
	or.b32  	%r5, %r11, %r4;
	@%p1 bra 	LBB329_1;
	bra.uni 	LBB329_5;
LBB329_1:
	mul.lo.s32 	%r20, %r2, 4608;
	add.s32 	%r21, %r5, %r20;
	mul.wide.u32 	%rd18, %r21, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.f32 	%f36, [%rd19];
	mul.rn.f32 	%f37, %f36, %f36;
	add.rn.f32 	%f38, %f37, 0f00000000;
	cvt.u64.u32 	%rd20, %r20;
	cvt.u64.u32 	%rd21, %r5;
	add.s64 	%rd22, %rd21, %rd20;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd24, %rd3, %rd23;
	ld.global.nc.f32 	%f39, [%rd24+4];
	mul.rn.f32 	%f40, %f39, %f39;
	add.rn.f32 	%f41, %f38, %f40;
	ld.global.nc.v2.f32 	{%f42, %f43}, [%rd24+4096];
	mul.rn.f32 	%f44, %f42, %f42;
	add.rn.f32 	%f45, %f41, %f44;
	mul.rn.f32 	%f46, %f43, %f43;
	add.rn.f32 	%f47, %f45, %f46;
	ld.global.nc.v2.f32 	{%f48, %f49}, [%rd24+8192];
	mul.rn.f32 	%f50, %f48, %f48;
	add.rn.f32 	%f51, %f47, %f50;
	mul.rn.f32 	%f52, %f49, %f49;
	add.rn.f32 	%f53, %f51, %f52;
	ld.global.nc.v2.f32 	{%f54, %f55}, [%rd24+12288];
	mul.rn.f32 	%f56, %f54, %f54;
	add.rn.f32 	%f57, %f53, %f56;
	mul.rn.f32 	%f58, %f55, %f55;
	add.rn.f32 	%f82, %f57, %f58;
	bra.uni 	LBB329_2;
LBB329_5:
	selp.b32 	%r3, 4096, 512, %p1;
	setp.lt.u32 	%p2, %r4, %r3;
	mul.lo.s32 	%r8, %r2, 4608;
	mov.f32 	%f82, 0f00000000;
	@%p2 bra 	LBB329_14;
	bra.uni 	LBB329_6;
LBB329_14:
	add.s32 	%r12, %r5, %r8;
	mul.wide.u32 	%rd13, %r12, 4;
	add.s64 	%rd6, %rd3, %rd13;
	ld.global.nc.f32 	%f20, [%rd6];
	mul.rn.f32 	%f21, %f20, %f20;
	add.rn.f32 	%f82, %f21, 0f00000000;
LBB329_6:
	or.b32  	%r13, %r4, 1;
	setp.lt.u32 	%p3, %r13, %r3;
	cvt.u64.u32 	%rd14, %r8;
	cvt.u64.u32 	%rd15, %r5;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd7, %rd3, %rd17;
	@%p3 bra 	LBB329_15;
	bra.uni 	LBB329_7;
LBB329_15:
	ld.global.nc.f32 	%f22, [%rd7+4];
	mul.rn.f32 	%f23, %f22, %f22;
	add.rn.f32 	%f82, %f82, %f23;
LBB329_7:
	or.b32  	%r14, %r4, 1024;
	setp.lt.u32 	%p4, %r14, %r3;
	@%p4 bra 	LBB329_16;
	bra.uni 	LBB329_8;
LBB329_16:
	ld.global.nc.f32 	%f24, [%rd7+4096];
	mul.rn.f32 	%f25, %f24, %f24;
	add.rn.f32 	%f82, %f82, %f25;
LBB329_8:
	or.b32  	%r15, %r4, 1025;
	setp.lt.u32 	%p5, %r15, %r3;
	@%p5 bra 	LBB329_17;
	bra.uni 	LBB329_9;
LBB329_17:
	ld.global.nc.f32 	%f26, [%rd7+4100];
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f82, %f82, %f27;
LBB329_9:
	or.b32  	%r16, %r4, 2048;
	setp.lt.u32 	%p6, %r16, %r3;
	@%p6 bra 	LBB329_18;
	bra.uni 	LBB329_10;
LBB329_18:
	ld.global.nc.f32 	%f28, [%rd7+8192];
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f82, %f82, %f29;
LBB329_10:
	or.b32  	%r17, %r4, 2049;
	setp.lt.u32 	%p7, %r17, %r3;
	@%p7 bra 	LBB329_19;
	bra.uni 	LBB329_11;
LBB329_19:
	ld.global.nc.f32 	%f30, [%rd7+8196];
	mul.rn.f32 	%f31, %f30, %f30;
	add.rn.f32 	%f82, %f82, %f31;
LBB329_11:
	or.b32  	%r18, %r4, 3072;
	setp.lt.u32 	%p8, %r18, %r3;
	@%p8 bra 	LBB329_20;
	bra.uni 	LBB329_12;
LBB329_20:
	ld.global.nc.f32 	%f32, [%rd7+12288];
	mul.rn.f32 	%f33, %f32, %f32;
	add.rn.f32 	%f82, %f82, %f33;
LBB329_12:
	or.b32  	%r19, %r4, 3073;
	setp.lt.u32 	%p9, %r19, %r3;
	@%p9 bra 	LBB329_13;
	bra.uni 	LBB329_2;
LBB329_13:
	ld.global.nc.f32 	%f34, [%rd7+12292];
	mul.rn.f32 	%f35, %f34, %f34;
	add.rn.f32 	%f82, %f82, %f35;
LBB329_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f59, %f82, 16, 31, -1;
	add.rn.f32 	%f60, %f82, %f59;
	shfl.sync.down.b32	%f61, %f60, 8, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 4, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 2, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p10, %r6, 0;
	mov.u64 	%rd27, shared_cache_0197;
	@%p10 bra 	LBB329_21;
	bra.uni 	LBB329_3;
LBB329_21:
	mul.wide.u32 	%rd26, %r7, 4;
	add.s64 	%rd5, %rd27, %rd26;
	add.rn.f32 	%f2, %f66, %f67;
	st.shared.f32 	[%rd5], %f2;
LBB329_3:
	bar.sync 	0;
	setp.eq.s32 	%p11, %r7, 0;
	@%p11 bra 	LBB329_22;
	bra.uni 	LBB329_4;
LBB329_22:
	add.u64 	%rd12, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd28, %r6, 4;
	add.s64 	%rd8, %rd27, %rd28;
	cvta.shared.u64 	%rd30, %rd8;
	mov.u32 	%r22, 0;
	st.local.u32 	[%rd2], %r22;
	setp.lt.u32 	%p12, %r1, 16;
	selp.b64 	%rd32, %rd30, %rd12, %p12;
	ld.f32 	%f68, [%rd32];
	shfl.sync.down.b32	%f69, %f68, 16, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	shfl.sync.down.b32	%f71, %f70, 8, 31, -1;
	add.rn.f32 	%f72, %f70, %f71;
	shfl.sync.down.b32	%f73, %f72, 4, 31, -1;
	add.rn.f32 	%f74, %f72, %f73;
	shfl.sync.down.b32	%f75, %f74, 2, 31, -1;
	add.rn.f32 	%f76, %f74, %f75;
	shfl.sync.down.b32	%f77, %f76, 1, 31, -1;
	add.rn.f32 	%f78, %f76, %f77;
	st.f32 	[%rd32], %f78;
	setp.ne.s32 	%p13, %r1, 0;
	@%p13 bra 	LBB329_4;
	ld.param.u64 	%rd9, [fusion_16_param_0];
	cvta.to.global.u64 	%rd1, %rd9;
	mul.wide.u32 	%rd25, %r2, 4;
	add.s64 	%rd4, %rd1, %rd25;
	ld.shared.f32 	%f79, [%rd8];
	atom.global.add.f32 	%f80, [%rd4], %f79;
LBB329_4:
	ret;

}
	// .globl	fusion_15
.visible .entry fusion_15(
	.param .u64 fusion_15_param_0,
	.param .u64 fusion_15_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_15_param_0];
	ld.param.u64 	%rd2, [fusion_15_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd5, %r5, 954437177;
	shr.u64 	%rd6, %rd5, 42;
	cvt.u32.u64 	%r6, %rd6;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd3, %rd7;
	mul.wide.u32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f1, [%rd10];
	mul.rn.f32 	%f2, %f1, 0f39638E39;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd8+26218496];
	mul.rn.f32 	%f9, %f4, %f5;
	mul.rn.f32 	%f10, %f4, %f6;
	mul.rn.f32 	%f11, %f4, %f7;
	mul.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd8+26218496], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_14
.visible .entry fusion_14(
	.param .u64 fusion_14_param_0,
	.param .u64 fusion_14_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot331[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<7>;
	.reg .f32 	%f<44>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<26>;

	mov.u64 	%SPL, __local_depot331;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_14_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	add.s64 	%rd11, %rd9, 36222976;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r1, 1;
	mul.lo.s32 	%r6, %r2, 784;
	add.s32 	%r7, %r6, %r3;
	mul.wide.u32 	%rd12, %r7, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.nc.f32 	%f7, [%rd13];
	add.rn.f32 	%f8, %f7, 0f00000000;
	cvt.u64.u32 	%rd14, %r6;
	cvt.u64.u32 	%rd15, %r3;
	add.s64 	%rd16, %rd15, %rd14;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd3, %rd11, %rd17;
	ld.global.nc.f32 	%f9, [%rd3+4];
	add.rn.f32 	%f10, %f8, %f9;
	ld.global.nc.v2.f32 	{%f11, %f12}, [%rd3+1024];
	add.rn.f32 	%f13, %f10, %f11;
	add.rn.f32 	%f14, %f13, %f12;
	ld.global.nc.v2.f32 	{%f15, %f16}, [%rd3+2048];
	add.rn.f32 	%f17, %f14, %f15;
	add.rn.f32 	%f43, %f17, %f16;
	or.b32  	%r8, %r3, 768;
	setp.lt.u32 	%p1, %r8, 784;
	@%p1 bra 	LBB331_5;
	bra.uni 	LBB331_1;
LBB331_5:
	ld.global.nc.f32 	%f18, [%rd3+3072];
	add.rn.f32 	%f43, %f43, %f18;
LBB331_1:
	or.b32  	%r9, %r3, 769;
	setp.lt.u32 	%p2, %r9, 784;
	@%p2 bra 	LBB331_6;
	bra.uni 	LBB331_2;
LBB331_6:
	ld.global.nc.f32 	%f19, [%rd3+3076];
	add.rn.f32 	%f43, %f43, %f19;
LBB331_2:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f20, %f43, 16, 31, -1;
	add.rn.f32 	%f21, %f43, %f20;
	shfl.sync.down.b32	%f22, %f21, 8, 31, -1;
	add.rn.f32 	%f23, %f21, %f22;
	shfl.sync.down.b32	%f24, %f23, 4, 31, -1;
	add.rn.f32 	%f25, %f23, %f24;
	shfl.sync.down.b32	%f26, %f25, 2, 31, -1;
	add.rn.f32 	%f27, %f25, %f26;
	shfl.sync.down.b32	%f28, %f27, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p3, %r4, 0;
	mov.u64 	%rd20, shared_cache_0198;
	@%p3 bra 	LBB331_7;
	bra.uni 	LBB331_3;
LBB331_7:
	mul.wide.u32 	%rd19, %r5, 4;
	add.s64 	%rd5, %rd20, %rd19;
	add.rn.f32 	%f3, %f27, %f28;
	st.shared.f32 	[%rd5], %f3;
LBB331_3:
	bar.sync 	0;
	setp.eq.s32 	%p4, %r5, 0;
	@%p4 bra 	LBB331_8;
	bra.uni 	LBB331_4;
LBB331_8:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd21, %r4, 4;
	add.s64 	%rd6, %rd20, %rd21;
	cvta.shared.u64 	%rd23, %rd6;
	mov.u32 	%r10, 0;
	st.local.u32 	[%rd2], %r10;
	setp.lt.u32 	%p5, %r1, 4;
	selp.b64 	%rd25, %rd23, %rd10, %p5;
	ld.f32 	%f29, [%rd25];
	shfl.sync.down.b32	%f30, %f29, 16, 31, -1;
	add.rn.f32 	%f31, %f29, %f30;
	shfl.sync.down.b32	%f32, %f31, 8, 31, -1;
	add.rn.f32 	%f33, %f31, %f32;
	shfl.sync.down.b32	%f34, %f33, 4, 31, -1;
	add.rn.f32 	%f35, %f33, %f34;
	shfl.sync.down.b32	%f36, %f35, 2, 31, -1;
	add.rn.f32 	%f37, %f35, %f36;
	shfl.sync.down.b32	%f38, %f37, 1, 31, -1;
	add.rn.f32 	%f39, %f37, %f38;
	st.f32 	[%rd25], %f39;
	setp.ne.s32 	%p6, %r1, 0;
	@%p6 bra 	LBB331_4;
	ld.param.u64 	%rd7, [fusion_14_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd18, %r2, 4;
	add.s64 	%rd4, %rd1, %rd18;
	ld.shared.f32 	%f40, [%rd6];
	atom.global.add.f32 	%f41, [%rd4], %f40;
LBB331_4:
	ret;

}
	// .globl	fusion_12
.visible .entry fusion_12(
	.param .u64 fusion_12_param_0,
	.param .u64 fusion_12_param_1
)
.reqntid 128, 1, 1
{
	.local .align 4 .b8 	__local_depot332[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<7>;
	.reg .f32 	%f<76>;
	.reg .b32 	%r<39>;
	.reg .b64 	%rd<59>;

	mov.u64 	%SPL, __local_depot332;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_12_param_0];
	ld.param.u64 	%rd9, [fusion_12_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	add.s64 	%rd12, %rd10, 36222976;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r1, 1;
	mul.lo.s32 	%r4, %r2, 784;
	add.s32 	%r9, %r4, %r3;
	mul.wide.u32 	%rd13, %r9, 1402438301;
	shr.u64 	%rd14, %rd13, 40;
	cvt.u32.u64 	%r10, %rd14;
	and.b32  	%r11, %r10, 31;
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.nc.f32 	%f7, [%rd16];
	mul.wide.u32 	%rd17, %r11, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f8, [%rd18];
	mul.rn.f32 	%f9, %f8, 0f3AA72F05;
	sub.rn.f32 	%f10, %f7, %f9;
	mul.rn.f32 	%f11, %f10, %f10;
	add.rn.f32 	%f12, %f11, 0f00000000;
	or.b32  	%r12, %r3, 1;
	add.s32 	%r13, %r12, %r4;
	mul.wide.u32 	%rd19, %r13, 1402438301;
	shr.u64 	%rd20, %rd19, 40;
	cvt.u32.u64 	%r14, %rd20;
	and.b32  	%r15, %r14, 31;
	cvt.u64.u32 	%rd21, %r4;
	cvt.u64.u32 	%rd22, %r3;
	add.s64 	%rd23, %rd22, %rd21;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd4, %rd12, %rd24;
	ld.global.nc.f32 	%f13, [%rd4+4];
	mul.wide.u32 	%rd25, %r15, 4;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.nc.f32 	%f14, [%rd26];
	mul.rn.f32 	%f15, %f14, 0f3AA72F05;
	sub.rn.f32 	%f16, %f13, %f15;
	mul.rn.f32 	%f17, %f16, %f16;
	add.rn.f32 	%f18, %f12, %f17;
	or.b32  	%r16, %r3, 256;
	add.s32 	%r17, %r16, %r4;
	mul.wide.u32 	%rd27, %r17, 1402438301;
	shr.u64 	%rd28, %rd27, 40;
	cvt.u32.u64 	%r18, %rd28;
	and.b32  	%r19, %r18, 31;
	ld.global.nc.v2.f32 	{%f19, %f20}, [%rd4+1024];
	mul.wide.u32 	%rd29, %r19, 4;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.nc.f32 	%f21, [%rd30];
	mul.rn.f32 	%f22, %f21, 0f3AA72F05;
	sub.rn.f32 	%f23, %f19, %f22;
	mul.rn.f32 	%f24, %f23, %f23;
	add.rn.f32 	%f25, %f18, %f24;
	or.b32  	%r20, %r3, 257;
	add.s32 	%r21, %r20, %r4;
	mul.wide.u32 	%rd31, %r21, 1402438301;
	shr.u64 	%rd32, %rd31, 40;
	cvt.u32.u64 	%r22, %rd32;
	and.b32  	%r23, %r22, 31;
	mul.wide.u32 	%rd33, %r23, 4;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.nc.f32 	%f26, [%rd34];
	mul.rn.f32 	%f27, %f26, 0f3AA72F05;
	sub.rn.f32 	%f28, %f20, %f27;
	mul.rn.f32 	%f29, %f28, %f28;
	add.rn.f32 	%f30, %f25, %f29;
	or.b32  	%r24, %r3, 512;
	add.s32 	%r25, %r24, %r4;
	mul.wide.u32 	%rd35, %r25, 1402438301;
	shr.u64 	%rd36, %rd35, 40;
	cvt.u32.u64 	%r26, %rd36;
	and.b32  	%r27, %r26, 31;
	ld.global.nc.v2.f32 	{%f31, %f32}, [%rd4+2048];
	mul.wide.u32 	%rd37, %r27, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f33, [%rd38];
	mul.rn.f32 	%f34, %f33, 0f3AA72F05;
	sub.rn.f32 	%f35, %f31, %f34;
	mul.rn.f32 	%f36, %f35, %f35;
	add.rn.f32 	%f37, %f30, %f36;
	or.b32  	%r28, %r3, 513;
	add.s32 	%r29, %r28, %r4;
	mul.wide.u32 	%rd39, %r29, 1402438301;
	shr.u64 	%rd40, %rd39, 40;
	cvt.u32.u64 	%r30, %rd40;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd41, %r31, 4;
	add.s64 	%rd42, %rd1, %rd41;
	ld.global.nc.f32 	%f38, [%rd42];
	mul.rn.f32 	%f39, %f38, 0f3AA72F05;
	sub.rn.f32 	%f40, %f32, %f39;
	mul.rn.f32 	%f41, %f40, %f40;
	add.rn.f32 	%f75, %f37, %f41;
	or.b32  	%r5, %r3, 768;
	setp.lt.u32 	%p1, %r5, 784;
	@%p1 bra 	LBB332_5;
	bra.uni 	LBB332_1;
LBB332_5:
	add.s32 	%r32, %r5, %r4;
	mul.wide.u32 	%rd43, %r32, 1402438301;
	shr.u64 	%rd44, %rd43, 40;
	cvt.u32.u64 	%r33, %rd44;
	and.b32  	%r34, %r33, 31;
	ld.global.nc.f32 	%f42, [%rd4+3072];
	mul.wide.u32 	%rd45, %r34, 4;
	add.s64 	%rd46, %rd1, %rd45;
	ld.global.nc.f32 	%f43, [%rd46];
	mul.rn.f32 	%f44, %f43, 0fBAA72F05;
	add.rn.f32 	%f45, %f42, %f44;
	mul.rn.f32 	%f46, %f45, %f45;
	add.rn.f32 	%f75, %f75, %f46;
LBB332_1:
	or.b32  	%r8, %r3, 769;
	setp.lt.u32 	%p2, %r8, 784;
	@%p2 bra 	LBB332_6;
	bra.uni 	LBB332_2;
LBB332_6:
	add.s32 	%r35, %r8, %r4;
	mul.wide.u32 	%rd47, %r35, 1402438301;
	shr.u64 	%rd48, %rd47, 40;
	cvt.u32.u64 	%r36, %rd48;
	and.b32  	%r37, %r36, 31;
	ld.global.nc.f32 	%f47, [%rd4+3076];
	mul.wide.u32 	%rd49, %r37, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f48, [%rd50];
	mul.rn.f32 	%f49, %f48, 0fBAA72F05;
	add.rn.f32 	%f50, %f47, %f49;
	mul.rn.f32 	%f51, %f50, %f50;
	add.rn.f32 	%f75, %f75, %f51;
LBB332_2:
	and.b32  	%r6, %r1, 31;
	shfl.sync.down.b32	%f52, %f75, 16, 31, -1;
	add.rn.f32 	%f53, %f75, %f52;
	shfl.sync.down.b32	%f54, %f53, 8, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	shfl.sync.down.b32	%f56, %f55, 4, 31, -1;
	add.rn.f32 	%f57, %f55, %f56;
	shfl.sync.down.b32	%f58, %f57, 2, 31, -1;
	add.rn.f32 	%f59, %f57, %f58;
	shfl.sync.down.b32	%f60, %f59, 1, 31, -1;
	shr.u32 	%r7, %r1, 5;
	setp.eq.s32 	%p3, %r6, 0;
	mov.u64 	%rd53, shared_cache_0199;
	@%p3 bra 	LBB332_7;
	bra.uni 	LBB332_3;
LBB332_7:
	mul.wide.u32 	%rd52, %r7, 4;
	add.s64 	%rd6, %rd53, %rd52;
	add.rn.f32 	%f3, %f59, %f60;
	st.shared.f32 	[%rd6], %f3;
LBB332_3:
	bar.sync 	0;
	setp.eq.s32 	%p4, %r7, 0;
	@%p4 bra 	LBB332_8;
	bra.uni 	LBB332_4;
LBB332_8:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd54, %r6, 4;
	add.s64 	%rd7, %rd53, %rd54;
	cvta.shared.u64 	%rd56, %rd7;
	mov.u32 	%r38, 0;
	st.local.u32 	[%rd2], %r38;
	setp.lt.u32 	%p5, %r1, 4;
	selp.b64 	%rd58, %rd56, %rd11, %p5;
	ld.f32 	%f61, [%rd58];
	shfl.sync.down.b32	%f62, %f61, 16, 31, -1;
	add.rn.f32 	%f63, %f61, %f62;
	shfl.sync.down.b32	%f64, %f63, 8, 31, -1;
	add.rn.f32 	%f65, %f63, %f64;
	shfl.sync.down.b32	%f66, %f65, 4, 31, -1;
	add.rn.f32 	%f67, %f65, %f66;
	shfl.sync.down.b32	%f68, %f67, 2, 31, -1;
	add.rn.f32 	%f69, %f67, %f68;
	shfl.sync.down.b32	%f70, %f69, 1, 31, -1;
	add.rn.f32 	%f71, %f69, %f70;
	st.f32 	[%rd58], %f71;
	setp.ne.s32 	%p6, %r1, 0;
	@%p6 bra 	LBB332_4;
	add.s64 	%rd3, %rd10, 36157440;
	mul.wide.u32 	%rd51, %r2, 4;
	add.s64 	%rd5, %rd3, %rd51;
	ld.shared.f32 	%f72, [%rd7];
	atom.global.add.f32 	%f73, [%rd5], %f72;
LBB332_4:
	ret;

}
	// .globl	fusion_11
.visible .entry fusion_11(
	.param .u64 fusion_11_param_0,
	.param .u64 fusion_11_param_1,
	.param .u64 fusion_11_param_2,
	.param .u64 fusion_11_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<21>;
	.reg .b64 	%rd<44>;

	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 10;
	shl.b32 	%r9, %r7, 2;
	or.b32  	%r1, %r9, %r8;
	setp.lt.u32 	%p1, %r1, 25088;
	@%p1 bra 	LBB333_2;
	bra.uni 	LBB333_1;
LBB333_2:
	ld.param.u64 	%rd5, [fusion_11_param_0];
	ld.param.u64 	%rd6, [fusion_11_param_3];
	cvta.to.global.u64 	%rd1, %rd6;
	ld.param.u64 	%rd7, [fusion_11_param_1];
	ld.param.u64 	%rd8, [fusion_11_param_2];
	cvta.to.global.u64 	%rd2, %rd8;
	cvta.to.global.u64 	%rd3, %rd7;
	cvta.to.global.u64 	%rd4, %rd5;
	mul.wide.u32 	%rd9, %r1, 1402438301;
	shr.u64 	%rd10, %rd9, 36;
	cvt.u32.u64 	%r2, %rd10;
	or.b32  	%r10, %r1, 1;
	mul.wide.u32 	%rd11, %r10, 1402438301;
	shr.u64 	%rd12, %rd11, 36;
	cvt.u32.u64 	%r3, %rd12;
	or.b32  	%r11, %r1, 2;
	mul.wide.u32 	%rd13, %r11, 1402438301;
	shr.u64 	%rd14, %rd13, 36;
	cvt.u32.u64 	%r4, %rd14;
	or.b32  	%r12, %r1, 3;
	mul.wide.u32 	%rd15, %r12, 1402438301;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r5, %rd16;
	and.b32  	%r13, %r5, 511;
	and.b32  	%r14, %r4, 511;
	and.b32  	%r15, %r3, 511;
	and.b32  	%r16, %r2, 511;
	add.s64 	%rd17, %rd1, 36157440;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd19+36222976];
	mul.wide.u32 	%rd20, %r16, 4;
	add.s64 	%rd21, %rd2, %rd20;
	ld.global.nc.f32 	%f5, [%rd21];
	bfe.u32 	%r17, %r2, 4, 5;
	mul.wide.u32 	%rd22, %r17, 4;
	add.s64 	%rd23, %rd17, %rd22;
	ld.global.nc.f32 	%f6, [%rd23];
	mul.rn.f32 	%f7, %f6, 0f3AA72F05;
	add.rn.f32 	%f8, %f7, 0f3727C5AC;
	rsqrt.approx.f32 	%f9, %f8;
	mul.rn.f32 	%f10, %f5, %f9;
	mul.rn.f32 	%f11, %f1, %f10;
	add.s64 	%rd24, %rd3, %rd20;
	ld.global.nc.f32 	%f12, [%rd24];
	add.s64 	%rd25, %rd4, %rd22;
	ld.global.nc.f32 	%f13, [%rd25];
	mul.rn.f32 	%f14, %f13, 0f3AA72F05;
	mul.rn.f32 	%f15, %f10, %f14;
	sub.rn.f32 	%f16, %f12, %f15;
	add.rn.f32 	%f17, %f11, %f16;
	max.f32 	%f18, %f17, 0f00000000;
	mul.wide.u32 	%rd26, %r15, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.nc.f32 	%f19, [%rd27];
	bfe.u32 	%r18, %r3, 4, 5;
	mul.wide.u32 	%rd28, %r18, 4;
	add.s64 	%rd29, %rd17, %rd28;
	ld.global.nc.f32 	%f20, [%rd29];
	mul.rn.f32 	%f21, %f20, 0f3AA72F05;
	add.rn.f32 	%f22, %f21, 0f3727C5AC;
	rsqrt.approx.f32 	%f23, %f22;
	mul.rn.f32 	%f24, %f19, %f23;
	mul.rn.f32 	%f25, %f2, %f24;
	add.s64 	%rd30, %rd3, %rd26;
	ld.global.nc.f32 	%f26, [%rd30];
	add.s64 	%rd31, %rd4, %rd28;
	ld.global.nc.f32 	%f27, [%rd31];
	mul.rn.f32 	%f28, %f27, 0f3AA72F05;
	mul.rn.f32 	%f29, %f24, %f28;
	sub.rn.f32 	%f30, %f26, %f29;
	add.rn.f32 	%f31, %f25, %f30;
	max.f32 	%f32, %f31, 0f00000000;
	mul.wide.u32 	%rd32, %r14, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.nc.f32 	%f33, [%rd33];
	bfe.u32 	%r19, %r4, 4, 5;
	mul.wide.u32 	%rd34, %r19, 4;
	add.s64 	%rd35, %rd17, %rd34;
	ld.global.nc.f32 	%f34, [%rd35];
	mul.rn.f32 	%f35, %f34, 0f3AA72F05;
	add.rn.f32 	%f36, %f35, 0f3727C5AC;
	rsqrt.approx.f32 	%f37, %f36;
	mul.rn.f32 	%f38, %f33, %f37;
	mul.rn.f32 	%f39, %f3, %f38;
	add.s64 	%rd36, %rd3, %rd32;
	ld.global.nc.f32 	%f40, [%rd36];
	add.s64 	%rd37, %rd4, %rd34;
	ld.global.nc.f32 	%f41, [%rd37];
	mul.rn.f32 	%f42, %f41, 0f3AA72F05;
	mul.rn.f32 	%f43, %f38, %f42;
	sub.rn.f32 	%f44, %f40, %f43;
	add.rn.f32 	%f45, %f39, %f44;
	max.f32 	%f46, %f45, 0f00000000;
	mul.wide.u32 	%rd38, %r13, 4;
	add.s64 	%rd39, %rd2, %rd38;
	ld.global.nc.f32 	%f47, [%rd39];
	bfe.u32 	%r20, %r5, 4, 5;
	mul.wide.u32 	%rd40, %r20, 4;
	add.s64 	%rd41, %rd17, %rd40;
	ld.global.nc.f32 	%f48, [%rd41];
	mul.rn.f32 	%f49, %f48, 0f3AA72F05;
	add.rn.f32 	%f50, %f49, 0f3727C5AC;
	rsqrt.approx.f32 	%f51, %f50;
	mul.rn.f32 	%f52, %f47, %f51;
	mul.rn.f32 	%f53, %f4, %f52;
	add.s64 	%rd42, %rd3, %rd38;
	ld.global.nc.f32 	%f54, [%rd42];
	add.s64 	%rd43, %rd4, %rd40;
	ld.global.nc.f32 	%f55, [%rd43];
	mul.rn.f32 	%f56, %f55, 0f3AA72F05;
	mul.rn.f32 	%f57, %f52, %f56;
	sub.rn.f32 	%f58, %f54, %f57;
	add.rn.f32 	%f59, %f53, %f58;
	max.f32 	%f60, %f59, 0f00000000;
	st.global.v4.f32 	[%rd19+36057088], {%f18, %f32, %f46, %f60};
LBB333_1:
	ret;

}
	// .globl	fusion_10
.visible .entry fusion_10(
	.param .u64 fusion_10_param_0,
	.param .u64 fusion_10_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<45>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd2, [fusion_10_param_0];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r6, %r5, %r2;
	mul.wide.u32 	%rd6, %r3, 8192;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r6, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.f32 	%f2, [%rd9];
	add.rn.f32 	%f3, %f2, 0f00000000;
	ld.global.nc.f32 	%f4, [%rd9+262144];
	add.rn.f32 	%f5, %f3, %f4;
	ld.global.nc.f32 	%f6, [%rd9+524288];
	add.rn.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd9+786432];
	add.rn.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd9+1048576];
	add.rn.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd9+1310720];
	add.rn.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd9+1572864];
	add.rn.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd9+1835008];
	add.rn.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd9+2097152];
	add.rn.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd9+2359296];
	add.rn.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd9+2621440];
	add.rn.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd9+2883584];
	add.rn.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd9+3145728];
	add.rn.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd9+3407872];
	add.rn.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd9+3670016];
	add.rn.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd9+3932160];
	add.rn.f32 	%f33, %f31, %f32;
	mul.wide.u32 	%rd10, %r2, 132;
	mov.u64 	%rd11, shared_cache_0200;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r3, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.shared.f32 	[%rd14], %f33;
	bar.sync 	0;
	mul.wide.u32 	%rd15, %r3, 132;
	add.s64 	%rd16, %rd11, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.shared.f32 	%f34, [%rd18];
	shfl.sync.down.b32	%f35, %f34, 16, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	add.rn.f32 	%f1, %f42, %f43;
	st.shared.f32 	[%rd18], %f1;
	setp.eq.s32 	%p1, %r2, 0;
	@%p1 bra 	LBB334_2;
	bra.uni 	LBB334_1;
LBB334_2:
	ld.param.u64 	%rd3, [fusion_10_param_1];
	cvta.to.global.u64 	%rd4, %rd3;
	or.b32  	%r7, %r5, %r3;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd4, %rd19;
	add.s64 	%rd1, %rd20, 36157440;
	atom.global.add.f32 	%f44, [%rd1], %f1;
LBB334_1:
	ret;

}
	// .globl	fusion_451
.visible .entry fusion_451(
	.param .u64 fusion_451_param_0,
	.param .u64 fusion_451_param_1
)
.reqntid 64, 1, 1
{
	.local .align 4 .b8 	__local_depot335[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<22>;

	mov.u64 	%SPL, __local_depot335;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd5, [fusion_451_param_0];
	ld.param.u64 	%rd6, [fusion_451_param_1];
	cvta.to.global.u64 	%rd7, %rd6;
	cvta.to.global.u64 	%rd8, %rd5;
	mov.u32 	%r4, %ctaid.x;
	mul.wide.u32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd7, %rd10;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r5, %r1, 1;
	mul.wide.u32 	%rd12, %r5, 8192;
	add.s64 	%rd13, %rd8, %rd12;
	add.s64 	%rd14, %rd13, %rd10;
	ld.global.nc.f32 	%f2, [%rd14];
	ld.global.nc.f32 	%f3, [%rd11+36157440];
	mul.rn.f32 	%f4, %f3, 0f3B000000;
	sub.rn.f32 	%f5, %f2, %f4;
	mul.rn.f32 	%f6, %f5, %f5;
	add.rn.f32 	%f7, %f6, 0f00000000;
	ld.global.nc.f32 	%f8, [%rd14+8192];
	sub.rn.f32 	%f9, %f8, %f4;
	mul.rn.f32 	%f10, %f9, %f9;
	add.rn.f32 	%f11, %f10, %f7;
	ld.global.nc.f32 	%f12, [%rd14+1048576];
	sub.rn.f32 	%f13, %f12, %f4;
	mul.rn.f32 	%f14, %f13, %f13;
	add.rn.f32 	%f15, %f14, %f11;
	ld.global.nc.f32 	%f16, [%rd14+1056768];
	sub.rn.f32 	%f17, %f16, %f4;
	mul.rn.f32 	%f18, %f17, %f17;
	add.rn.f32 	%f19, %f18, %f15;
	ld.global.nc.f32 	%f20, [%rd14+2097152];
	sub.rn.f32 	%f21, %f20, %f4;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f22, %f19;
	ld.global.nc.f32 	%f24, [%rd14+2105344];
	sub.rn.f32 	%f25, %f24, %f4;
	mul.rn.f32 	%f26, %f25, %f25;
	add.rn.f32 	%f27, %f26, %f23;
	ld.global.nc.f32 	%f28, [%rd14+3145728];
	sub.rn.f32 	%f29, %f28, %f4;
	mul.rn.f32 	%f30, %f29, %f29;
	add.rn.f32 	%f31, %f30, %f27;
	ld.global.nc.f32 	%f32, [%rd14+3153920];
	sub.rn.f32 	%f33, %f32, %f4;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f34, %f31;
	and.b32  	%r2, %r1, 31;
	shfl.sync.down.b32	%f36, %f35, 16, 31, -1;
	add.rn.f32 	%f37, %f36, %f35;
	shfl.sync.down.b32	%f38, %f37, 8, 31, -1;
	add.rn.f32 	%f39, %f38, %f37;
	shfl.sync.down.b32	%f40, %f39, 4, 31, -1;
	add.rn.f32 	%f41, %f40, %f39;
	shfl.sync.down.b32	%f42, %f41, 2, 31, -1;
	add.rn.f32 	%f43, %f42, %f41;
	shfl.sync.down.b32	%f44, %f43, 1, 31, -1;
	shr.u32 	%r3, %r1, 5;
	setp.eq.s32 	%p1, %r2, 0;
	mov.u64 	%rd16, shared_cache_0201;
	@%p1 bra 	LBB335_3;
	bra.uni 	LBB335_1;
LBB335_3:
	mul.wide.u32 	%rd15, %r3, 4;
	add.s64 	%rd3, %rd16, %rd15;
	add.rn.f32 	%f1, %f44, %f43;
	st.shared.f32 	[%rd3], %f1;
LBB335_1:
	bar.sync 	0;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	LBB335_4;
	bra.uni 	LBB335_2;
LBB335_4:
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd16, %rd17;
	cvta.shared.u64 	%rd19, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	setp.lt.u32 	%p3, %r1, 2;
	selp.b64 	%rd21, %rd19, %rd9, %p3;
	ld.f32 	%f45, [%rd21];
	shfl.sync.down.b32	%f46, %f45, 16, 31, -1;
	add.rn.f32 	%f47, %f45, %f46;
	shfl.sync.down.b32	%f48, %f47, 8, 31, -1;
	add.rn.f32 	%f49, %f47, %f48;
	shfl.sync.down.b32	%f50, %f49, 4, 31, -1;
	add.rn.f32 	%f51, %f49, %f50;
	shfl.sync.down.b32	%f52, %f51, 2, 31, -1;
	add.rn.f32 	%f53, %f51, %f52;
	shfl.sync.down.b32	%f54, %f53, 1, 31, -1;
	add.rn.f32 	%f55, %f53, %f54;
	st.f32 	[%rd21], %f55;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	LBB335_2;
	add.s64 	%rd2, %rd11, 36165632;
	ld.shared.f32 	%f56, [%rd4];
	atom.global.add.f32 	%f57, [%rd2], %f56;
LBB335_2:
	ret;

}
	// .globl	fusion_7
.visible .entry fusion_7(
	.param .u64 fusion_7_param_0,
	.param .u64 fusion_7_param_1
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<19>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<21>;

	ld.param.u64 	%rd1, [fusion_7_param_0];
	ld.param.u64 	%rd2, [fusion_7_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	shr.u32 	%r6, %r5, 9;
	or.b32  	%r7, %r4, 1;
	or.b32  	%r8, %r4, 2;
	or.b32  	%r9, %r4, 3;
	and.b32  	%r10, %r9, 511;
	and.b32  	%r11, %r8, 510;
	and.b32  	%r12, %r7, 509;
	and.b32  	%r13, %r4, 508;
	mul.wide.u32 	%rd5, %r6, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.nc.f32 	%f1, [%rd6+36165632];
	mul.rn.f32 	%f2, %f1, 0f3B000000;
	add.rn.f32 	%f3, %f2, 0f2EDBE6FF;
	rsqrt.approx.f32 	%f4, %f3;
	mul.wide.u32 	%rd7, %r13, 8192;
	add.s64 	%rd8, %rd4, %rd7;
	add.s64 	%rd9, %rd8, %rd5;
	ld.global.nc.f32 	%f5, [%rd9];
	ld.global.nc.f32 	%f6, [%rd6+36157440];
	mul.rn.f32 	%f7, %f6, 0f3B000000;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f4, %f8;
	mul.wide.u32 	%rd10, %r5, 4;
	add.s64 	%rd11, %rd3, %rd10;
	mul.wide.u32 	%rd12, %r12, 8192;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd14, %rd13, %rd5;
	ld.global.nc.f32 	%f10, [%rd14];
	sub.rn.f32 	%f11, %f10, %f7;
	mul.rn.f32 	%f12, %f4, %f11;
	mul.wide.u32 	%rd15, %r11, 8192;
	add.s64 	%rd16, %rd4, %rd15;
	add.s64 	%rd17, %rd16, %rd5;
	ld.global.nc.f32 	%f13, [%rd17];
	sub.rn.f32 	%f14, %f13, %f7;
	mul.rn.f32 	%f15, %f4, %f14;
	mul.wide.u32 	%rd18, %r10, 8192;
	add.s64 	%rd19, %rd4, %rd18;
	add.s64 	%rd20, %rd19, %rd5;
	ld.global.nc.f32 	%f16, [%rd20];
	sub.rn.f32 	%f17, %f16, %f7;
	mul.rn.f32 	%f18, %f4, %f17;
	st.global.v4.f32 	[%rd11], {%f9, %f12, %f15, %f18};
	ret;

}
	// .globl	fusion_6
.visible .entry fusion_6(
	.param .u64 fusion_6_param_0
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<5>;

	ld.param.u64 	%rd1, [fusion_6_param_0];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 10;
	shl.b32 	%r4, %r2, 2;
	or.b32  	%r5, %r4, %r3;
	mul.wide.u32 	%rd3, %r5, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd4+35655680];
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd4+4194304];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd4], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_5
.visible .entry fusion_5(
	.param .u64 fusion_5_param_0,
	.param .u64 fusion_5_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot338[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<25>;

	mov.u64 	%SPL, __local_depot338;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_5_param_1];
	cvta.to.global.u64 	%rd9, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r5, %r1, 1;
	mul.lo.s32 	%r6, %r2, 3136;
	add.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd11, %r7, 4;
	add.s64 	%rd3, %rd9, %rd11;
	ld.global.nc.f32 	%f5, [%rd3];
	add.rn.f32 	%f6, %f5, 0f00000000;
	cvt.u64.u32 	%rd12, %r6;
	cvt.u64.u32 	%rd13, %r5;
	add.s64 	%rd14, %rd13, %rd12;
	shl.b64 	%rd15, %rd14, 2;
	add.s64 	%rd16, %rd9, %rd15;
	ld.global.nc.f32 	%f7, [%rd16+4];
	add.rn.f32 	%f8, %f6, %f7;
	ld.global.nc.v2.f32 	{%f9, %f10}, [%rd3+3328];
	add.rn.f32 	%f11, %f8, %f9;
	add.rn.f32 	%f12, %f11, %f10;
	ld.global.nc.v2.f32 	{%f13, %f14}, [%rd3+6656];
	add.rn.f32 	%f15, %f12, %f13;
	add.rn.f32 	%f41, %f15, %f14;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB338_4;
	bra.uni 	LBB338_1;
LBB338_4:
	ld.global.nc.v2.f32 	{%f16, %f17}, [%rd3+9984];
	add.rn.f32 	%f18, %f41, %f16;
	add.rn.f32 	%f41, %f18, %f17;
LBB338_1:
	and.b32  	%r3, %r1, 31;
	shfl.sync.down.b32	%f19, %f41, 16, 31, -1;
	add.rn.f32 	%f20, %f41, %f19;
	shfl.sync.down.b32	%f21, %f20, 8, 31, -1;
	add.rn.f32 	%f22, %f20, %f21;
	shfl.sync.down.b32	%f23, %f22, 4, 31, -1;
	add.rn.f32 	%f24, %f22, %f23;
	shfl.sync.down.b32	%f25, %f24, 2, 31, -1;
	add.rn.f32 	%f26, %f24, %f25;
	shfl.sync.down.b32	%f27, %f26, 1, 31, -1;
	shr.u32 	%r4, %r1, 5;
	setp.eq.s32 	%p2, %r3, 0;
	mov.u64 	%rd19, shared_cache_0202;
	@%p2 bra 	LBB338_5;
	bra.uni 	LBB338_2;
LBB338_5:
	mul.wide.u32 	%rd18, %r4, 4;
	add.s64 	%rd5, %rd19, %rd18;
	add.rn.f32 	%f3, %f26, %f27;
	st.shared.f32 	[%rd5], %f3;
LBB338_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r4, 0;
	@%p3 bra 	LBB338_6;
	bra.uni 	LBB338_3;
LBB338_6:
	add.u64 	%rd10, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd20, %r3, 4;
	add.s64 	%rd6, %rd19, %rd20;
	cvta.shared.u64 	%rd22, %rd6;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd2], %r8;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd24, %rd22, %rd10, %p4;
	ld.f32 	%f28, [%rd24];
	shfl.sync.down.b32	%f29, %f28, 16, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 8, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 4, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 2, 31, -1;
	add.rn.f32 	%f36, %f34, %f35;
	shfl.sync.down.b32	%f37, %f36, 1, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	st.f32 	[%rd24], %f38;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB338_3;
	ld.param.u64 	%rd7, [fusion_5_param_0];
	cvta.to.global.u64 	%rd1, %rd7;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd4, %rd1, %rd17;
	ld.shared.f32 	%f39, [%rd6];
	atom.global.add.f32 	%f40, [%rd4], %f39;
LBB338_3:
	ret;

}
	// .globl	fusion_3
.visible .entry fusion_3(
	.param .u64 fusion_3_param_0,
	.param .u64 fusion_3_param_1
)
.reqntid 416, 1, 1
{
	.local .align 4 .b8 	__local_depot339[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<6>;
	.reg .f32 	%f<74>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<58>;

	mov.u64 	%SPL, __local_depot339;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd8, [fusion_3_param_0];
	ld.param.u64 	%rd9, [fusion_3_param_1];
	cvta.to.global.u64 	%rd10, %rd9;
	cvta.to.global.u64 	%rd1, %rd8;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r6, %r1, 1;
	mul.lo.s32 	%r7, %r2, 3136;
	add.s32 	%r3, %r7, %r6;
	mul.wide.u32 	%rd12, %r3, 1402438301;
	shr.u64 	%rd13, %rd12, 42;
	cvt.u32.u64 	%r8, %rd13;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd14, %r3, 4;
	add.s64 	%rd4, %rd10, %rd14;
	ld.global.nc.f32 	%f5, [%rd4];
	mul.wide.u32 	%rd15, %r9, 4;
	add.s64 	%rd16, %rd1, %rd15;
	ld.global.nc.f32 	%f6, [%rd16];
	mul.rn.f32 	%f7, %f6, 0f39A72F05;
	sub.rn.f32 	%f8, %f5, %f7;
	mul.rn.f32 	%f9, %f8, %f8;
	add.rn.f32 	%f10, %f9, 0f00000000;
	or.b32  	%r10, %r6, 1;
	add.s32 	%r11, %r10, %r7;
	mul.wide.u32 	%rd17, %r11, 1402438301;
	shr.u64 	%rd18, %rd17, 42;
	cvt.u32.u64 	%r12, %rd18;
	and.b32  	%r13, %r12, 31;
	cvt.u64.u32 	%rd19, %r7;
	cvt.u64.u32 	%rd20, %r6;
	add.s64 	%rd21, %rd20, %rd19;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd10, %rd22;
	ld.global.nc.f32 	%f11, [%rd23+4];
	mul.wide.u32 	%rd24, %r13, 4;
	add.s64 	%rd25, %rd1, %rd24;
	ld.global.nc.f32 	%f12, [%rd25];
	mul.rn.f32 	%f13, %f12, 0f39A72F05;
	sub.rn.f32 	%f14, %f11, %f13;
	mul.rn.f32 	%f15, %f14, %f14;
	add.rn.f32 	%f16, %f10, %f15;
	add.s32 	%r14, %r3, 832;
	mul.wide.u32 	%rd26, %r14, 1402438301;
	shr.u64 	%rd27, %rd26, 42;
	cvt.u32.u64 	%r15, %rd27;
	and.b32  	%r16, %r15, 31;
	ld.global.nc.v2.f32 	{%f17, %f18}, [%rd4+3328];
	mul.wide.u32 	%rd28, %r16, 4;
	add.s64 	%rd29, %rd1, %rd28;
	ld.global.nc.f32 	%f19, [%rd29];
	mul.rn.f32 	%f20, %f19, 0f39A72F05;
	sub.rn.f32 	%f21, %f17, %f20;
	mul.rn.f32 	%f22, %f21, %f21;
	add.rn.f32 	%f23, %f16, %f22;
	add.s32 	%r17, %r3, 833;
	mul.wide.u32 	%rd30, %r17, 1402438301;
	shr.u64 	%rd31, %rd30, 42;
	cvt.u32.u64 	%r18, %rd31;
	and.b32  	%r19, %r18, 31;
	mul.wide.u32 	%rd32, %r19, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.global.nc.f32 	%f24, [%rd33];
	mul.rn.f32 	%f25, %f24, 0f39A72F05;
	sub.rn.f32 	%f26, %f18, %f25;
	mul.rn.f32 	%f27, %f26, %f26;
	add.rn.f32 	%f28, %f23, %f27;
	add.s32 	%r20, %r3, 1664;
	mul.wide.u32 	%rd34, %r20, 1402438301;
	shr.u64 	%rd35, %rd34, 42;
	cvt.u32.u64 	%r21, %rd35;
	and.b32  	%r22, %r21, 31;
	ld.global.nc.v2.f32 	{%f29, %f30}, [%rd4+6656];
	mul.wide.u32 	%rd36, %r22, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.nc.f32 	%f31, [%rd37];
	mul.rn.f32 	%f32, %f31, 0f39A72F05;
	sub.rn.f32 	%f33, %f29, %f32;
	mul.rn.f32 	%f34, %f33, %f33;
	add.rn.f32 	%f35, %f28, %f34;
	add.s32 	%r23, %r3, 1665;
	mul.wide.u32 	%rd38, %r23, 1402438301;
	shr.u64 	%rd39, %rd38, 42;
	cvt.u32.u64 	%r24, %rd39;
	and.b32  	%r25, %r24, 31;
	mul.wide.u32 	%rd40, %r25, 4;
	add.s64 	%rd41, %rd1, %rd40;
	ld.global.nc.f32 	%f36, [%rd41];
	mul.rn.f32 	%f37, %f36, 0f39A72F05;
	sub.rn.f32 	%f38, %f30, %f37;
	mul.rn.f32 	%f39, %f38, %f38;
	add.rn.f32 	%f73, %f35, %f39;
	setp.lt.u32 	%p1, %r1, 320;
	@%p1 bra 	LBB339_4;
	bra.uni 	LBB339_1;
LBB339_4:
	add.s32 	%r26, %r3, 2496;
	mul.wide.u32 	%rd42, %r26, 1402438301;
	shr.u64 	%rd43, %rd42, 42;
	cvt.u32.u64 	%r27, %rd43;
	and.b32  	%r28, %r27, 31;
	ld.global.nc.v2.f32 	{%f40, %f41}, [%rd4+9984];
	mul.wide.u32 	%rd44, %r28, 4;
	add.s64 	%rd45, %rd1, %rd44;
	ld.global.nc.f32 	%f42, [%rd45];
	mul.rn.f32 	%f43, %f42, 0f39A72F05;
	sub.rn.f32 	%f44, %f40, %f43;
	mul.rn.f32 	%f45, %f44, %f44;
	add.rn.f32 	%f46, %f73, %f45;
	add.s32 	%r29, %r3, 2497;
	mul.wide.u32 	%rd46, %r29, 1402438301;
	shr.u64 	%rd47, %rd46, 42;
	cvt.u32.u64 	%r30, %rd47;
	and.b32  	%r31, %r30, 31;
	mul.wide.u32 	%rd48, %r31, 4;
	add.s64 	%rd49, %rd1, %rd48;
	ld.global.nc.f32 	%f47, [%rd49];
	mul.rn.f32 	%f48, %f47, 0f39A72F05;
	sub.rn.f32 	%f49, %f41, %f48;
	mul.rn.f32 	%f50, %f49, %f49;
	add.rn.f32 	%f73, %f46, %f50;
LBB339_1:
	and.b32  	%r4, %r1, 31;
	shfl.sync.down.b32	%f51, %f73, 16, 31, -1;
	add.rn.f32 	%f52, %f73, %f51;
	shfl.sync.down.b32	%f53, %f52, 8, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	shfl.sync.down.b32	%f55, %f54, 4, 31, -1;
	add.rn.f32 	%f56, %f54, %f55;
	shfl.sync.down.b32	%f57, %f56, 2, 31, -1;
	add.rn.f32 	%f58, %f56, %f57;
	shfl.sync.down.b32	%f59, %f58, 1, 31, -1;
	shr.u32 	%r5, %r1, 5;
	setp.eq.s32 	%p2, %r4, 0;
	mov.u64 	%rd52, shared_cache_0203;
	@%p2 bra 	LBB339_5;
	bra.uni 	LBB339_2;
LBB339_5:
	mul.wide.u32 	%rd51, %r5, 4;
	add.s64 	%rd6, %rd52, %rd51;
	add.rn.f32 	%f3, %f58, %f59;
	st.shared.f32 	[%rd6], %f3;
LBB339_2:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r5, 0;
	@%p3 bra 	LBB339_6;
	bra.uni 	LBB339_3;
LBB339_6:
	add.u64 	%rd11, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mul.wide.u32 	%rd53, %r4, 4;
	add.s64 	%rd7, %rd52, %rd53;
	cvta.shared.u64 	%rd55, %rd7;
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd2], %r32;
	setp.lt.u32 	%p4, %r1, 13;
	selp.b64 	%rd57, %rd55, %rd11, %p4;
	ld.f32 	%f60, [%rd57];
	shfl.sync.down.b32	%f61, %f60, 16, 31, -1;
	add.rn.f32 	%f62, %f60, %f61;
	shfl.sync.down.b32	%f63, %f62, 8, 31, -1;
	add.rn.f32 	%f64, %f62, %f63;
	shfl.sync.down.b32	%f65, %f64, 4, 31, -1;
	add.rn.f32 	%f66, %f64, %f65;
	shfl.sync.down.b32	%f67, %f66, 2, 31, -1;
	add.rn.f32 	%f68, %f66, %f67;
	shfl.sync.down.b32	%f69, %f68, 1, 31, -1;
	add.rn.f32 	%f70, %f68, %f69;
	st.f32 	[%rd57], %f70;
	setp.ne.s32 	%p5, %r1, 0;
	@%p5 bra 	LBB339_3;
	add.s64 	%rd3, %rd10, 409600;
	mul.wide.u32 	%rd50, %r2, 4;
	add.s64 	%rd5, %rd3, %rd50;
	ld.shared.f32 	%f71, [%rd7];
	atom.global.add.f32 	%f72, [%rd5], %f71;
LBB339_3:
	ret;

}
	// .globl	fusion_2
.visible .entry fusion_2(
	.param .u64 fusion_2_param_0,
	.param .u64 fusion_2_param_1,
	.param .u64 fusion_2_param_2,
	.param .u64 fusion_2_param_3
)
.reqntid 32, 1, 1
{
	.local .align 4 .b8 	__local_depot340[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<4>;
	.reg .f32 	%f<58>;
	.reg .b32 	%r<16>;
	.reg .b64 	%rd<46>;

	mov.u64 	%SPL, __local_depot340;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd10, [fusion_2_param_0];
	ld.param.u64 	%rd11, [fusion_2_param_3];
	cvta.to.global.u64 	%rd1, %rd11;
	ld.param.u64 	%rd12, [fusion_2_param_1];
	ld.param.u64 	%rd13, [fusion_2_param_2];
	cvta.to.global.u64 	%rd2, %rd13;
	cvta.to.global.u64 	%rd3, %rd12;
	cvta.to.global.u64 	%rd4, %rd10;
	add.u64 	%rd14, %SP, 0;
	add.s64 	%rd7, %rd1, 409600;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	mul.lo.s32 	%r3, %r2, 49;
	add.s32 	%r5, %r3, %r1;
	mul.wide.u32 	%rd15, %r5, 1402438301;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r6, %rd16;
	mul.wide.u32 	%rd17, %r5, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.f32 	%f5, [%rd18];
	and.b32  	%r7, %r6, 2047;
	mul.wide.u32 	%rd19, %r7, 4;
	add.s64 	%rd20, %rd3, %rd19;
	ld.global.nc.f32 	%f6, [%rd20];
	shr.u64 	%rd21, %rd15, 42;
	cvt.u32.u64 	%r8, %rd21;
	and.b32  	%r9, %r8, 31;
	mul.wide.u32 	%rd22, %r9, 4;
	add.s64 	%rd23, %rd7, %rd22;
	ld.global.nc.f32 	%f7, [%rd23];
	mul.rn.f32 	%f8, %f7, 0f39A72F05;
	add.rn.f32 	%f9, %f8, 0f3727C5AC;
	rsqrt.approx.f32 	%f10, %f9;
	mul.rn.f32 	%f11, %f6, %f10;
	mul.rn.f32 	%f12, %f5, %f11;
	add.s64 	%rd24, %rd4, %rd19;
	ld.global.nc.f32 	%f13, [%rd24];
	add.s64 	%rd25, %rd2, %rd22;
	ld.global.nc.f32 	%f14, [%rd25];
	mul.rn.f32 	%f15, %f14, 0f39A72F05;
	mul.rn.f32 	%f16, %f11, %f15;
	sub.rn.f32 	%f17, %f13, %f16;
	add.rn.f32 	%f18, %f12, %f17;
	max.f32 	%f19, %f18, 0f00000000;
	add.rn.f32 	%f57, %f19, 0f00000000;
	or.b32  	%r4, %r1, 32;
	setp.lt.u32 	%p1, %r4, 49;
	@%p1 bra 	LBB340_4;
	bra.uni 	LBB340_1;
LBB340_4:
	add.s32 	%r10, %r3, %r4;
	mul.wide.u32 	%rd26, %r10, 1402438301;
	shr.u64 	%rd27, %rd26, 36;
	cvt.u32.u64 	%r11, %rd27;
	cvt.u64.u32 	%rd28, %r3;
	cvt.u64.u32 	%rd29, %r1;
	add.s64 	%rd30, %rd28, %rd29;
	shl.b64 	%rd31, %rd30, 2;
	add.s64 	%rd32, %rd1, %rd31;
	ld.global.nc.f32 	%f20, [%rd32+128];
	and.b32  	%r12, %r11, 2047;
	mul.wide.u32 	%rd33, %r12, 4;
	add.s64 	%rd34, %rd3, %rd33;
	ld.global.nc.f32 	%f21, [%rd34];
	shr.u64 	%rd35, %rd26, 42;
	cvt.u32.u64 	%r13, %rd35;
	and.b32  	%r14, %r13, 31;
	mul.wide.u32 	%rd36, %r14, 4;
	add.s64 	%rd37, %rd7, %rd36;
	ld.global.nc.f32 	%f22, [%rd37];
	mul.rn.f32 	%f23, %f22, 0f39A72F05;
	add.rn.f32 	%f24, %f23, 0f3727C5AC;
	rsqrt.approx.f32 	%f25, %f24;
	mul.rn.f32 	%f26, %f21, %f25;
	mul.rn.f32 	%f27, %f20, %f26;
	add.s64 	%rd38, %rd4, %rd33;
	ld.global.nc.f32 	%f28, [%rd38];
	add.s64 	%rd39, %rd2, %rd36;
	ld.global.nc.f32 	%f29, [%rd39];
	mul.rn.f32 	%f30, %f29, 0f39A72F05;
	mul.rn.f32 	%f31, %f26, %f30;
	sub.rn.f32 	%f32, %f28, %f31;
	add.rn.f32 	%f33, %f27, %f32;
	max.f32 	%f34, %f33, 0f00000000;
	add.rn.f32 	%f57, %f57, %f34;
LBB340_1:
	cvta.to.local.u64 	%rd5, %rd14;
	shfl.sync.down.b32	%f35, %f57, 16, 31, -1;
	add.rn.f32 	%f36, %f57, %f35;
	shfl.sync.down.b32	%f37, %f36, 8, 31, -1;
	add.rn.f32 	%f38, %f36, %f37;
	shfl.sync.down.b32	%f39, %f38, 4, 31, -1;
	add.rn.f32 	%f40, %f38, %f39;
	shfl.sync.down.b32	%f41, %f40, 2, 31, -1;
	add.rn.f32 	%f42, %f40, %f41;
	shfl.sync.down.b32	%f43, %f42, 1, 31, -1;
	setp.eq.s32 	%p2, %r1, 0;
	@%p2 bra 	LBB340_5;
	bra.uni 	LBB340_2;
LBB340_5:
	add.rn.f32 	%f3, %f42, %f43;
	st.shared.f32 	[shared_cache_0204], %f3;
LBB340_2:
	bar.sync 	0;
	mul.wide.u32 	%rd41, %r1, 4;
	mov.u64 	%rd42, shared_cache_0204;
	add.s64 	%rd9, %rd42, %rd41;
	cvta.shared.u64 	%rd43, %rd9;
	mov.u32 	%r15, 0;
	st.local.u32 	[%rd5], %r15;
	selp.b64 	%rd45, %rd43, %rd14, %p2;
	ld.f32 	%f44, [%rd45];
	shfl.sync.down.b32	%f45, %f44, 16, 31, -1;
	add.rn.f32 	%f46, %f44, %f45;
	shfl.sync.down.b32	%f47, %f46, 8, 31, -1;
	add.rn.f32 	%f48, %f46, %f47;
	shfl.sync.down.b32	%f49, %f48, 4, 31, -1;
	add.rn.f32 	%f50, %f48, %f49;
	shfl.sync.down.b32	%f51, %f50, 2, 31, -1;
	add.rn.f32 	%f52, %f50, %f51;
	shfl.sync.down.b32	%f53, %f52, 1, 31, -1;
	add.rn.f32 	%f54, %f52, %f53;
	st.f32 	[%rd45], %f54;
	@%p2 bra 	LBB340_6;
	bra.uni 	LBB340_3;
LBB340_6:
	add.s64 	%rd6, %rd1, 401408;
	mul.wide.u32 	%rd40, %r2, 4;
	add.s64 	%rd8, %rd6, %rd40;
	ld.shared.f32 	%f55, [%rd9];
	atom.global.add.f32 	%f56, [%rd8], %f55;
LBB340_3:
	ret;

}
	// .globl	fusion_452
.visible .entry fusion_452(
	.param .u64 fusion_452_param_0,
	.param .u64 fusion_452_param_1
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<39>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<41>;

	ld.param.u64 	%rd6, [fusion_452_param_1];
	cvta.to.global.u64 	%rd1, %rd6;
	mov.u32 	%r8, %tid.x;
	and.b32  	%r1, %r8, 31;
	shr.u32 	%r2, %r8, 5;
	mov.u32 	%r9, %ctaid.x;
	setp.eq.s32 	%p1, %r9, 31;
	selp.b32 	%r3, 8, 32, %p1;
	shl.b32 	%r4, %r9, 5;
	setp.ge.u32 	%p2, %r1, %r3;
	mov.f32 	%f38, 0f00000000;
	@%p2 bra 	LBB341_3;
	ld.param.u64 	%rd5, [fusion_452_param_0];
	cvta.to.global.u64 	%rd2, %rd5;
	add.s64 	%rd3, %rd1, 401408;
	or.b32  	%r5, %r4, %r1;
	mov.f32 	%f38, 0f00000000;
	mov.u32 	%r24, 0;
LBB341_2:
	or.b32  	%r11, %r24, %r2;
	mad.lo.s32 	%r12, %r11, 1000, %r5;
	mul.wide.u32 	%rd7, %r12, 274877907;
	shr.u64 	%rd8, %rd7, 38;
	cvt.u32.u64 	%r13, %rd8;
	mul.wide.u32 	%rd9, %r13, 4;
	add.s64 	%rd10, %rd3, %rd9;
	ld.global.nc.f32 	%f7, [%rd10];
	mul.rn.f32 	%f8, %f7, 0f3CA72F05;
	mul.wide.u32 	%rd11, %r12, 4;
	add.s64 	%rd12, %rd2, %rd11;
	ld.global.nc.f32 	%f9, [%rd12];
	mul.rn.f32 	%f10, %f8, %f9;
	add.rn.f32 	%f11, %f38, %f10;
	or.b32  	%r14, %r11, 32;
	mad.lo.s32 	%r15, %r14, 1000, %r5;
	mul.wide.u32 	%rd13, %r15, 274877907;
	shr.u64 	%rd14, %rd13, 38;
	cvt.u32.u64 	%r16, %rd14;
	mul.wide.u32 	%rd15, %r16, 4;
	add.s64 	%rd16, %rd3, %rd15;
	ld.global.nc.f32 	%f12, [%rd16];
	mul.rn.f32 	%f13, %f12, 0f3CA72F05;
	mul.wide.u32 	%rd17, %r15, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.nc.f32 	%f14, [%rd18];
	mul.rn.f32 	%f15, %f13, %f14;
	add.rn.f32 	%f16, %f11, %f15;
	or.b32  	%r17, %r11, 64;
	mad.lo.s32 	%r18, %r17, 1000, %r5;
	mul.wide.u32 	%rd19, %r18, 274877907;
	shr.u64 	%rd20, %rd19, 38;
	cvt.u32.u64 	%r19, %rd20;
	mul.wide.u32 	%rd21, %r19, 4;
	add.s64 	%rd22, %rd3, %rd21;
	ld.global.nc.f32 	%f17, [%rd22];
	mul.rn.f32 	%f18, %f17, 0f3CA72F05;
	mul.wide.u32 	%rd23, %r18, 4;
	add.s64 	%rd24, %rd2, %rd23;
	ld.global.nc.f32 	%f19, [%rd24];
	mul.rn.f32 	%f20, %f18, %f19;
	add.rn.f32 	%f21, %f16, %f20;
	or.b32  	%r20, %r11, 96;
	mad.lo.s32 	%r21, %r20, 1000, %r5;
	mul.wide.u32 	%rd25, %r21, 274877907;
	shr.u64 	%rd26, %rd25, 38;
	cvt.u32.u64 	%r22, %rd26;
	mul.wide.u32 	%rd27, %r22, 4;
	add.s64 	%rd28, %rd3, %rd27;
	ld.global.nc.f32 	%f22, [%rd28];
	mul.rn.f32 	%f23, %f22, 0f3CA72F05;
	mul.wide.u32 	%rd29, %r21, 4;
	add.s64 	%rd30, %rd2, %rd29;
	ld.global.nc.f32 	%f24, [%rd30];
	mul.rn.f32 	%f25, %f23, %f24;
	add.rn.f32 	%f38, %f21, %f25;
	add.s32 	%r24, %r24, 128;
	setp.eq.s32 	%p3, %r24, 2048;
	@%p3 bra 	LBB341_3;
	bra.uni 	LBB341_2;
LBB341_3:
	mul.wide.u32 	%rd31, %r1, 132;
	mov.u64 	%rd32, shared_cache_0205;
	add.s64 	%rd33, %rd32, %rd31;
	mul.wide.u32 	%rd34, %r2, 4;
	add.s64 	%rd35, %rd33, %rd34;
	st.shared.f32 	[%rd35], %f38;
	bar.sync 	0;
	mul.wide.u32 	%rd36, %r2, 132;
	add.s64 	%rd37, %rd32, %rd36;
	mul.wide.u32 	%rd38, %r1, 4;
	add.s64 	%rd39, %rd37, %rd38;
	ld.shared.f32 	%f26, [%rd39];
	shfl.sync.down.b32	%f27, %f26, 16, 31, -1;
	add.rn.f32 	%f28, %f26, %f27;
	shfl.sync.down.b32	%f29, %f28, 8, 31, -1;
	add.rn.f32 	%f30, %f28, %f29;
	shfl.sync.down.b32	%f31, %f30, 4, 31, -1;
	add.rn.f32 	%f32, %f30, %f31;
	shfl.sync.down.b32	%f33, %f32, 2, 31, -1;
	add.rn.f32 	%f34, %f32, %f33;
	shfl.sync.down.b32	%f35, %f34, 1, 31, -1;
	add.rn.f32 	%f4, %f34, %f35;
	st.shared.f32 	[%rd39], %f4;
	setp.ge.u32 	%p4, %r2, %r3;
	setp.ne.s32 	%p5, %r1, 0;
	or.pred  	%p6, %p5, %p4;
	@%p6 bra 	LBB341_5;
	or.b32  	%r23, %r4, %r2;
	mul.wide.u32 	%rd40, %r23, 4;
	add.s64 	%rd4, %rd1, %rd40;
	atom.global.add.f32 	%f36, [%rd4], %f4;
LBB341_5:
	ret;

}
	// .globl	fusion
.visible .entry fusion(
	.param .u64 fusion_param_0,
	.param .u64 fusion_param_1,
	.param .u64 fusion_param_2
)
.reqntid 250, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<11>;

	ld.param.u64 	%rd1, [fusion_param_0];
	ld.param.u64 	%rd2, [fusion_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r2, %r1, 2;
	mul.wide.u32 	%rd7, %r2, 4;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.nc.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd8];
	add.s64 	%rd9, %rd5, %rd7;
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd9];
	add.rn.f32 	%f9, %f1, %f5;
	add.s64 	%rd10, %rd6, %rd7;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd10], {%f9, %f10, %f11, %f12};
	ret;

}
