<profile>

<section name = "Vivado HLS Report for 'memcachedPipeline_memRead'" level="0">
<item name = "Date">Wed Oct 21 12:18:47 2020
</item>
<item name = "Version">2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)</item>
<item name = "Project">memcachedPipeline_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">kintexu</item>
<item name = "Target device">xcku040-ffva1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">6.66, 5.67, 0.83</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 1, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 1407</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 133</column>
<column name="Register">-, -, 473, -</column>
<specialColumn name="Available">1200, 1920, 484800, 242400</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="memData_count_V_fu_351_p2">+, 0, 0, 5, 5, 5</column>
<column name="tmp_492_fu_288_p2">-, 0, 0, 9, 9, 8</column>
<column name="tmp_496_fu_304_p2">-, 0, 0, 9, 9, 8</column>
<column name="p_0184_1_0_v_cast_cast_cast_fu_344_p3">Select, 0, 0, 2, 1, 2</column>
<column name="tmp_data_V_fu_393_p3">Select, 0, 0, 128, 1, 128</column>
<column name="ap_sig_bdd_121">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_193">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_198">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_201">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_365">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_366">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_88">and, 0, 0, 1, 1, 1</column>
<column name="p_Result_66_fu_374_p2">and, 0, 0, 160, 128, 128</column>
<column name="p_Result_67_fu_387_p2">and, 0, 0, 160, 128, 128</column>
<column name="tmp_313_fu_258_p2">icmp, 0, 0, 3, 8, 8</column>
<column name="tmp_314_fu_264_p2">icmp, 0, 0, 3, 8, 5</column>
<column name="tmp_s_fu_234_p2">icmp, 0, 0, 3, 8, 4</column>
<column name="tmp_494_fu_298_p2">lshr, 0, 0, 458, 2, 128</column>
<column name="tmp_498_fu_381_p2">lshr, 0, 0, 458, 2, 128</column>
<column name="ap_sig_bdd_69">or, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_99">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm1">2, 3, 2, 6</column>
<column name="ap_sig_ioackin_memRdCtrl_V_TREADY">1, 2, 1, 2</column>
<column name="memRd2comp_V_din">130, 3, 130, 390</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm0">1, 0, 1, 0</column>
<column name="ap_CS_fsm1">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_memRdCtrl_V_TREADY">1, 0, 1, 0</column>
<column name="memRdState">1, 0, 1, 0</column>
<column name="memRdState_load_reg_407">1, 0, 1, 0</column>
<column name="p_Val2_s_reg_425">128, 0, 128, 0</column>
<column name="tmp1_reg_419">64, 0, 64, 0</column>
<column name="tmp_107_reg_464">2, 0, 2, 0</column>
<column name="tmp_313_reg_444">1, 0, 1, 0</column>
<column name="tmp_314_reg_449">1, 0, 1, 0</column>
<column name="tmp_494_reg_454">128, 0, 128, 0</column>
<column name="tmp_496_reg_459">5, 0, 8, 3</column>
<column name="tmp_5_reg_469">130, 0, 130, 0</column>
<column name="tmp_83_reg_415">1, 0, 1, 0</column>
<column name="tmp_92_reg_439">4, 0, 4, 0</column>
<column name="tmp_reg_411">1, 0, 1, 0</column>
<column name="tmp_s_reg_435">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, memcachedPipeline_memRead, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, memcachedPipeline_memRead, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, memcachedPipeline_memRead, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, memcachedPipeline_memRead, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, memcachedPipeline_memRead, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, memcachedPipeline_memRead, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, memcachedPipeline_memRead, return value</column>
<column name="cc2memReadMd_V_dout">in, 64, ap_fifo, cc2memReadMd_V, pointer</column>
<column name="cc2memReadMd_V_empty_n">in, 1, ap_fifo, cc2memReadMd_V, pointer</column>
<column name="cc2memReadMd_V_read">out, 1, ap_fifo, cc2memReadMd_V, pointer</column>
<column name="cc2memRead_V_dout">in, 130, ap_fifo, cc2memRead_V, pointer</column>
<column name="cc2memRead_V_empty_n">in, 1, ap_fifo, cc2memRead_V, pointer</column>
<column name="cc2memRead_V_read">out, 1, ap_fifo, cc2memRead_V, pointer</column>
<column name="memRd2comp_V_din">out, 130, ap_fifo, memRd2comp_V, pointer</column>
<column name="memRd2comp_V_full_n">in, 1, ap_fifo, memRd2comp_V, pointer</column>
<column name="memRd2comp_V_write">out, 1, ap_fifo, memRd2comp_V, pointer</column>
<column name="memRd2compMd_V_din">out, 64, ap_fifo, memRd2compMd_V, pointer</column>
<column name="memRd2compMd_V_full_n">in, 1, ap_fifo, memRd2compMd_V, pointer</column>
<column name="memRd2compMd_V_write">out, 1, ap_fifo, memRd2compMd_V, pointer</column>
<column name="memRdCtrl_V_TREADY">in, 1, axis, memRdCtrl_V, pointer</column>
<column name="memRdCtrl_V_TDATA">out, 40, axis, memRdCtrl_V, pointer</column>
<column name="memRdCtrl_V_TVALID">out, 1, axis, memRdCtrl_V, pointer</column>
</table>
</item>
</section>
</profile>
