

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_68_5_proc3'
================================================================
* Date:           Wed Jan 28 08:24:52 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matrix_multiply_8x8_proj
* Solution:       int8_8x8_solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       73|       73|  0.365 us|  0.365 us|   64|   64|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_5_VITIS_LOOP_70_6  |       71|       71|         9|          1|          1|    64|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      507|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      117|    -|
|Register             |        -|     -|      311|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      311|      656|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln68_fu_178_p2                |         +|   0|  0|   13|           6|           1|
    |j_fu_191_p2                       |         +|   0|  0|   12|           4|           1|
    |ap_block_state3_io                |       and|   0|  0|    2|           1|           1|
    |ap_block_state9_pp0_stage0_iter8  |       and|   0|  0|    2|           1|           1|
    |ap_condition_217                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_395                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_400                  |       and|   0|  0|    2|           1|           1|
    |first_iter_0_fu_172_p2            |      icmp|   0|  0|   12|           4|           1|
    |icmp_ln68_fu_203_p2               |      icmp|   0|  0|   13|           6|           2|
    |icmp_ln70_fu_197_p2               |      icmp|   0|  0|   12|           4|           5|
    |lshr_ln71_fu_266_p2               |      lshr|   0|  0|  423|         128|         128|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|    2|           1|           1|
    |select_ln68_fu_164_p3             |    select|   0|  0|    4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  507|         162|         149|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |C_blk_n                                  |   9|          2|    1|          2|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg         |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln707_phi_fu_141_p4      |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten4_load    |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten4_load_1  |   9|          2|    6|         12|
    |ap_sig_allocacmp_j6_load                 |   9|          2|    4|          8|
    |c_stream_blk_n                           |   9|          2|    1|          2|
    |gmem_c_blk_n_AW                          |   9|          2|    1|          2|
    |gmem_c_blk_n_B                           |   9|          2|    1|          2|
    |gmem_c_blk_n_W                           |   9|          2|    1|          2|
    |indvar_flatten4_fu_78                    |   9|          2|    6|         12|
    |j6_fu_82                                 |   9|          2|    4|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 117|         26|   34|         68|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                            |    1|   0|    1|          0|
    |ap_done_reg                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |    1|   0|    1|          0|
    |first_iter_08_reg_126                |    1|   0|    1|          0|
    |first_iter_08_reg_126_pp0_iter1_reg  |    1|   0|    1|          0|
    |first_iter_0_reg_309                 |    1|   0|    1|          0|
    |gmem_c_addr_reg_327                  |   64|   0|   64|          0|
    |icmp_ln68_reg_323                    |    1|   0|    1|          0|
    |icmp_ln70_reg_318                    |    1|   0|    1|          0|
    |indvar_flatten4_fu_78                |    6|   0|    6|          0|
    |j6_fu_82                             |    4|   0|    4|          0|
    |row_c15_fu_86                        |  128|   0|  128|          0|
    |trunc_ln71_1_reg_332                 |   16|   0|   16|          0|
    |trunc_ln71_reg_313                   |    3|   0|    3|          0|
    |trunc_ln71_reg_313_pp0_iter1_reg     |    3|   0|    3|          0|
    |icmp_ln68_reg_323                    |   64|  32|    1|          0|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                |  311|  32|  248|          0|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_68_5_proc3|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_68_5_proc3|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_68_5_proc3|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_68_5_proc3|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_68_5_proc3|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_68_5_proc3|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_68_5_proc3|  return value|
|C_dout                   |   in|   64|     ap_fifo|                           C|       pointer|
|C_num_data_valid         |   in|    3|     ap_fifo|                           C|       pointer|
|C_fifo_cap               |   in|    3|     ap_fifo|                           C|       pointer|
|C_empty_n                |   in|    1|     ap_fifo|                           C|       pointer|
|C_read                   |  out|    1|     ap_fifo|                           C|       pointer|
|c_stream_dout            |   in|  128|     ap_fifo|                    c_stream|       pointer|
|c_stream_num_data_valid  |   in|    3|     ap_fifo|                    c_stream|       pointer|
|c_stream_fifo_cap        |   in|    3|     ap_fifo|                    c_stream|       pointer|
|c_stream_empty_n         |   in|    1|     ap_fifo|                    c_stream|       pointer|
|c_stream_read            |  out|    1|     ap_fifo|                    c_stream|       pointer|
|m_axi_gmem_c_AWVALID     |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWREADY     |   in|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWADDR      |  out|   64|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWID        |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWLEN       |  out|   32|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWSIZE      |  out|    3|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWBURST     |  out|    2|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWLOCK      |  out|    2|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWCACHE     |  out|    4|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWPROT      |  out|    3|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWQOS       |  out|    4|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWREGION    |  out|    4|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_AWUSER      |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_WVALID      |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_WREADY      |   in|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_WDATA       |  out|   16|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_WSTRB       |  out|    2|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_WLAST       |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_WID         |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_WUSER       |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARVALID     |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARREADY     |   in|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARADDR      |  out|   64|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARID        |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARLEN       |  out|   32|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARSIZE      |  out|    3|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARBURST     |  out|    2|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARLOCK      |  out|    2|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARCACHE     |  out|    4|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARPROT      |  out|    3|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARQOS       |  out|    4|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARREGION    |  out|    4|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_ARUSER      |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_RVALID      |   in|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_RREADY      |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_RDATA       |   in|   16|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_RLAST       |   in|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_RID         |   in|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_RFIFONUM    |   in|   10|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_RUSER       |   in|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_RRESP       |   in|    2|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_BVALID      |   in|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_BREADY      |  out|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_BRESP       |   in|    2|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_BID         |   in|    1|       m_axi|                      gmem_c|       pointer|
|m_axi_gmem_c_BUSER       |   in|    1|       m_axi|                      gmem_c|       pointer|
+-------------------------+-----+-----+------------+----------------------------+--------------+

