

================================================================
== Vitis HLS Report for 'gap'
================================================================
* Date:           Thu Dec 11 00:00:05 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ecg_cnn
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.339 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5745|     5745|  57.450 us|  57.450 us|  5745|  5745|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- GAP_F   |     5744|     5744|       359|          -|          -|    16|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%f = alloca i32 1" [../ecg_cnn.cpp:113]   --->   Operation 5 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 6 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %input_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %input_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %input_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %input_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%store_ln113 = store i5 0, i5 %f" [../ecg_cnn.cpp:113]   --->   Operation 11 'store' 'store_ln113' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln113 = br void %for.body" [../ecg_cnn.cpp:113]   --->   Operation 12 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.11>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%f_1 = load i5 %f" [../ecg_cnn.cpp:113]   --->   Operation 13 'load' 'f_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.86ns)   --->   "%icmp_ln113 = icmp_eq  i5 %f_1, i5 16" [../ecg_cnn.cpp:113]   --->   Operation 14 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.86ns)   --->   "%add_ln113 = add i5 %f_1, i5 1" [../ecg_cnn.cpp:113]   --->   Operation 15 'add' 'add_ln113' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %for.body.split, void %for.end12" [../ecg_cnn.cpp:113]   --->   Operation 16 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i5 %f_1" [../ecg_cnn.cpp:113]   --->   Operation 17 'trunc' 'trunc_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln113_1 = trunc i5 %f_1" [../ecg_cnn.cpp:113]   --->   Operation 18 'trunc' 'trunc_ln113_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %f_1, i32 2, i32 3" [../ecg_cnn.cpp:113]   --->   Operation 19 'partselect' 'lshr_ln' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.25ns)   --->   "%call_ln113 = call void @gap_Pipeline_VITIS_LOOP_115_1, i2 %lshr_ln, i11 %input_0, i11 %input_1, i11 %input_2, i11 %input_3, i2 %trunc_ln113_1, i12 %sum_loc" [../ecg_cnn.cpp:113]   --->   Operation 20 'call' 'call_ln113' <Predicate = (!icmp_ln113)> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln121 = ret" [../ecg_cnn.cpp:121]   --->   Operation 21 'ret' 'ret_ln121' <Predicate = (icmp_ln113)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln113 = call void @gap_Pipeline_VITIS_LOOP_115_1, i2 %lshr_ln, i11 %input_0, i11 %input_1, i11 %input_2, i11 %input_3, i2 %trunc_ln113_1, i12 %sum_loc" [../ecg_cnn.cpp:113]   --->   Operation 22 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 1.77>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln113 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [../ecg_cnn.cpp:113]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../ecg_cnn.cpp:113]   --->   Operation 24 'specloopname' 'specloopname_ln113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%sum_loc_load = load i12 %sum_loc"   --->   Operation 25 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (1.77ns)   --->   "%switch_ln119 = switch i4 %trunc_ln113, void %arrayidx92.case.15, i4 0, void %arrayidx92.case.0, i4 1, void %arrayidx92.case.1, i4 2, void %arrayidx92.case.2, i4 3, void %arrayidx92.case.3, i4 4, void %arrayidx92.case.4, i4 5, void %arrayidx92.case.5, i4 6, void %arrayidx92.case.6, i4 7, void %arrayidx92.case.7, i4 8, void %arrayidx92.case.8, i4 9, void %arrayidx92.case.9, i4 10, void %arrayidx92.case.10, i4 11, void %arrayidx92.case.11, i4 12, void %arrayidx92.case.12, i4 13, void %arrayidx92.case.13, i4 14, void %arrayidx92.case.14" [../ecg_cnn.cpp:119]   --->   Operation 26 'switch' 'switch_ln119' <Predicate = true> <Delay = 1.77>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_14, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 27 'write' 'write_ln119' <Predicate = (trunc_ln113 == 14)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 28 'br' 'br_ln119' <Predicate = (trunc_ln113 == 14)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_13, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 29 'write' 'write_ln119' <Predicate = (trunc_ln113 == 13)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 30 'br' 'br_ln119' <Predicate = (trunc_ln113 == 13)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_12, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 31 'write' 'write_ln119' <Predicate = (trunc_ln113 == 12)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 32 'br' 'br_ln119' <Predicate = (trunc_ln113 == 12)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_11, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 33 'write' 'write_ln119' <Predicate = (trunc_ln113 == 11)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 34 'br' 'br_ln119' <Predicate = (trunc_ln113 == 11)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_10, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 35 'write' 'write_ln119' <Predicate = (trunc_ln113 == 10)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 36 'br' 'br_ln119' <Predicate = (trunc_ln113 == 10)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_9, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 37 'write' 'write_ln119' <Predicate = (trunc_ln113 == 9)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 38 'br' 'br_ln119' <Predicate = (trunc_ln113 == 9)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_8, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 39 'write' 'write_ln119' <Predicate = (trunc_ln113 == 8)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 40 'br' 'br_ln119' <Predicate = (trunc_ln113 == 8)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_7, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 41 'write' 'write_ln119' <Predicate = (trunc_ln113 == 7)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 42 'br' 'br_ln119' <Predicate = (trunc_ln113 == 7)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_6, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 43 'write' 'write_ln119' <Predicate = (trunc_ln113 == 6)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 44 'br' 'br_ln119' <Predicate = (trunc_ln113 == 6)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_5, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 45 'write' 'write_ln119' <Predicate = (trunc_ln113 == 5)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 46 'br' 'br_ln119' <Predicate = (trunc_ln113 == 5)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_4, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 47 'write' 'write_ln119' <Predicate = (trunc_ln113 == 4)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 48 'br' 'br_ln119' <Predicate = (trunc_ln113 == 4)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_3, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 49 'write' 'write_ln119' <Predicate = (trunc_ln113 == 3)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 50 'br' 'br_ln119' <Predicate = (trunc_ln113 == 3)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_2, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 51 'write' 'write_ln119' <Predicate = (trunc_ln113 == 2)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 52 'br' 'br_ln119' <Predicate = (trunc_ln113 == 2)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_1, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 53 'write' 'write_ln119' <Predicate = (trunc_ln113 == 1)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 54 'br' 'br_ln119' <Predicate = (trunc_ln113 == 1)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_0, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 55 'write' 'write_ln119' <Predicate = (trunc_ln113 == 0)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 56 'br' 'br_ln119' <Predicate = (trunc_ln113 == 0)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_15, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 57 'write' 'write_ln119' <Predicate = (trunc_ln113 == 15)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 58 'br' 'br_ln119' <Predicate = (trunc_ln113 == 15)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.61ns)   --->   "%store_ln113 = store i5 %add_ln113, i5 %f" [../ecg_cnn.cpp:113]   --->   Operation 59 'store' 'store_ln113' <Predicate = true> <Delay = 1.61>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln113 = br void %for.body" [../ecg_cnn.cpp:113]   --->   Operation 60 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 1.610ns
The critical path consists of the following:
	'alloca' operation 5 bit ('f', ../ecg_cnn.cpp:113) [21]  (0.000 ns)
	'store' operation 0 bit ('store_ln113', ../ecg_cnn.cpp:113) of constant 0 on local variable 'f', ../ecg_cnn.cpp:113 [27]  (1.610 ns)

 <State 2>: 5.119ns
The critical path consists of the following:
	'load' operation 5 bit ('f', ../ecg_cnn.cpp:113) on local variable 'f', ../ecg_cnn.cpp:113 [30]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln113', ../ecg_cnn.cpp:113) [31]  (1.861 ns)
	'call' operation 0 bit ('call_ln113', ../ecg_cnn.cpp:113) to 'gap_Pipeline_VITIS_LOOP_115_1' [40]  (3.257 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 1.777ns
The critical path consists of the following:
	wire write operation ('write_ln119', ../ecg_cnn.cpp:119) on port 'output_6' (../ecg_cnn.cpp:119) [68]  (0.000 ns)
	blocking operation 1.777 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
