#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2426990 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23f4320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x23fbe70 .functor NOT 1, L_0x2451e10, C4<0>, C4<0>, C4<0>;
L_0x2451bf0 .functor XOR 2, L_0x2451a90, L_0x2451b50, C4<00>, C4<00>;
L_0x2451d00 .functor XOR 2, L_0x2451bf0, L_0x2451c60, C4<00>, C4<00>;
v0x244e7f0_0 .net *"_ivl_10", 1 0, L_0x2451c60;  1 drivers
v0x244e8f0_0 .net *"_ivl_12", 1 0, L_0x2451d00;  1 drivers
v0x244e9d0_0 .net *"_ivl_2", 1 0, L_0x24519d0;  1 drivers
v0x244ea90_0 .net *"_ivl_4", 1 0, L_0x2451a90;  1 drivers
v0x244eb70_0 .net *"_ivl_6", 1 0, L_0x2451b50;  1 drivers
v0x244eca0_0 .net *"_ivl_8", 1 0, L_0x2451bf0;  1 drivers
v0x244ed80_0 .net "a", 0 0, v0x244c850_0;  1 drivers
v0x244ee20_0 .net "b", 0 0, v0x244c8f0_0;  1 drivers
v0x244eec0_0 .net "c", 0 0, v0x244c990_0;  1 drivers
v0x244ef60_0 .var "clk", 0 0;
v0x244f000_0 .net "d", 0 0, v0x244cad0_0;  1 drivers
v0x244f0a0_0 .net "out_pos_dut", 0 0, L_0x2451840;  1 drivers
v0x244f140_0 .net "out_pos_ref", 0 0, L_0x2450780;  1 drivers
v0x244f1e0_0 .net "out_sop_dut", 0 0, L_0x2450ff0;  1 drivers
v0x244f280_0 .net "out_sop_ref", 0 0, L_0x2427ea0;  1 drivers
v0x244f320_0 .var/2u "stats1", 223 0;
v0x244f3c0_0 .var/2u "strobe", 0 0;
v0x244f570_0 .net "tb_match", 0 0, L_0x2451e10;  1 drivers
v0x244f640_0 .net "tb_mismatch", 0 0, L_0x23fbe70;  1 drivers
v0x244f6e0_0 .net "wavedrom_enable", 0 0, v0x244cda0_0;  1 drivers
v0x244f7b0_0 .net "wavedrom_title", 511 0, v0x244ce40_0;  1 drivers
L_0x24519d0 .concat [ 1 1 0 0], L_0x2450780, L_0x2427ea0;
L_0x2451a90 .concat [ 1 1 0 0], L_0x2450780, L_0x2427ea0;
L_0x2451b50 .concat [ 1 1 0 0], L_0x2451840, L_0x2450ff0;
L_0x2451c60 .concat [ 1 1 0 0], L_0x2450780, L_0x2427ea0;
L_0x2451e10 .cmp/eeq 2, L_0x24519d0, L_0x2451d00;
S_0x23f8ba0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x23f4320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x23fc250 .functor AND 1, v0x244c990_0, v0x244cad0_0, C4<1>, C4<1>;
L_0x23fc630 .functor NOT 1, v0x244c850_0, C4<0>, C4<0>, C4<0>;
L_0x23fca10 .functor NOT 1, v0x244c8f0_0, C4<0>, C4<0>, C4<0>;
L_0x23fcc90 .functor AND 1, L_0x23fc630, L_0x23fca10, C4<1>, C4<1>;
L_0x24142f0 .functor AND 1, L_0x23fcc90, v0x244c990_0, C4<1>, C4<1>;
L_0x2427ea0 .functor OR 1, L_0x23fc250, L_0x24142f0, C4<0>, C4<0>;
L_0x244fc00 .functor NOT 1, v0x244c8f0_0, C4<0>, C4<0>, C4<0>;
L_0x244fc70 .functor OR 1, L_0x244fc00, v0x244cad0_0, C4<0>, C4<0>;
L_0x244fd80 .functor AND 1, v0x244c990_0, L_0x244fc70, C4<1>, C4<1>;
L_0x244fe40 .functor NOT 1, v0x244c850_0, C4<0>, C4<0>, C4<0>;
L_0x244ff10 .functor OR 1, L_0x244fe40, v0x244c8f0_0, C4<0>, C4<0>;
L_0x244ff80 .functor AND 1, L_0x244fd80, L_0x244ff10, C4<1>, C4<1>;
L_0x2450100 .functor NOT 1, v0x244c8f0_0, C4<0>, C4<0>, C4<0>;
L_0x2450170 .functor OR 1, L_0x2450100, v0x244cad0_0, C4<0>, C4<0>;
L_0x2450090 .functor AND 1, v0x244c990_0, L_0x2450170, C4<1>, C4<1>;
L_0x2450300 .functor NOT 1, v0x244c850_0, C4<0>, C4<0>, C4<0>;
L_0x2450400 .functor OR 1, L_0x2450300, v0x244cad0_0, C4<0>, C4<0>;
L_0x24504c0 .functor AND 1, L_0x2450090, L_0x2450400, C4<1>, C4<1>;
L_0x2450670 .functor XNOR 1, L_0x244ff80, L_0x24504c0, C4<0>, C4<0>;
v0x23fb7a0_0 .net *"_ivl_0", 0 0, L_0x23fc250;  1 drivers
v0x23fbba0_0 .net *"_ivl_12", 0 0, L_0x244fc00;  1 drivers
v0x23fbf80_0 .net *"_ivl_14", 0 0, L_0x244fc70;  1 drivers
v0x23fc360_0 .net *"_ivl_16", 0 0, L_0x244fd80;  1 drivers
v0x23fc740_0 .net *"_ivl_18", 0 0, L_0x244fe40;  1 drivers
v0x23fcb20_0 .net *"_ivl_2", 0 0, L_0x23fc630;  1 drivers
v0x23fcda0_0 .net *"_ivl_20", 0 0, L_0x244ff10;  1 drivers
v0x244adc0_0 .net *"_ivl_24", 0 0, L_0x2450100;  1 drivers
v0x244aea0_0 .net *"_ivl_26", 0 0, L_0x2450170;  1 drivers
v0x244af80_0 .net *"_ivl_28", 0 0, L_0x2450090;  1 drivers
v0x244b060_0 .net *"_ivl_30", 0 0, L_0x2450300;  1 drivers
v0x244b140_0 .net *"_ivl_32", 0 0, L_0x2450400;  1 drivers
v0x244b220_0 .net *"_ivl_36", 0 0, L_0x2450670;  1 drivers
L_0x7f0b7efa1018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x244b2e0_0 .net *"_ivl_38", 0 0, L_0x7f0b7efa1018;  1 drivers
v0x244b3c0_0 .net *"_ivl_4", 0 0, L_0x23fca10;  1 drivers
v0x244b4a0_0 .net *"_ivl_6", 0 0, L_0x23fcc90;  1 drivers
v0x244b580_0 .net *"_ivl_8", 0 0, L_0x24142f0;  1 drivers
v0x244b660_0 .net "a", 0 0, v0x244c850_0;  alias, 1 drivers
v0x244b720_0 .net "b", 0 0, v0x244c8f0_0;  alias, 1 drivers
v0x244b7e0_0 .net "c", 0 0, v0x244c990_0;  alias, 1 drivers
v0x244b8a0_0 .net "d", 0 0, v0x244cad0_0;  alias, 1 drivers
v0x244b960_0 .net "out_pos", 0 0, L_0x2450780;  alias, 1 drivers
v0x244ba20_0 .net "out_sop", 0 0, L_0x2427ea0;  alias, 1 drivers
v0x244bae0_0 .net "pos0", 0 0, L_0x244ff80;  1 drivers
v0x244bba0_0 .net "pos1", 0 0, L_0x24504c0;  1 drivers
L_0x2450780 .functor MUXZ 1, L_0x7f0b7efa1018, L_0x244ff80, L_0x2450670, C4<>;
S_0x244bd20 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x23f4320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x244c850_0 .var "a", 0 0;
v0x244c8f0_0 .var "b", 0 0;
v0x244c990_0 .var "c", 0 0;
v0x244ca30_0 .net "clk", 0 0, v0x244ef60_0;  1 drivers
v0x244cad0_0 .var "d", 0 0;
v0x244cbc0_0 .var/2u "fail", 0 0;
v0x244cc60_0 .var/2u "fail1", 0 0;
v0x244cd00_0 .net "tb_match", 0 0, L_0x2451e10;  alias, 1 drivers
v0x244cda0_0 .var "wavedrom_enable", 0 0;
v0x244ce40_0 .var "wavedrom_title", 511 0;
E_0x2407bb0/0 .event negedge, v0x244ca30_0;
E_0x2407bb0/1 .event posedge, v0x244ca30_0;
E_0x2407bb0 .event/or E_0x2407bb0/0, E_0x2407bb0/1;
S_0x244c050 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x244bd20;
 .timescale -12 -12;
v0x244c290_0 .var/2s "i", 31 0;
E_0x2407a50 .event posedge, v0x244ca30_0;
S_0x244c390 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x244bd20;
 .timescale -12 -12;
v0x244c590_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x244c670 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x244bd20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x244d020 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x23f4320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2450930 .functor NOT 1, v0x244c850_0, C4<0>, C4<0>, C4<0>;
L_0x24509c0 .functor NOT 1, v0x244c8f0_0, C4<0>, C4<0>, C4<0>;
L_0x2450b60 .functor AND 1, v0x244c990_0, v0x244cad0_0, C4<1>, C4<1>;
L_0x2450df0 .functor AND 1, L_0x2450930, L_0x24509c0, C4<1>, C4<1>;
L_0x2450f30 .functor AND 1, L_0x2450df0, v0x244c990_0, C4<1>, C4<1>;
L_0x2450ff0 .functor OR 1, L_0x2450b60, L_0x2450f30, C4<0>, C4<0>;
L_0x2451190 .functor OR 1, L_0x24509c0, v0x244cad0_0, C4<0>, C4<0>;
L_0x2451200 .functor AND 1, v0x244c990_0, L_0x2451190, C4<1>, C4<1>;
L_0x2451310 .functor OR 1, L_0x2450930, v0x244c8f0_0, C4<0>, C4<0>;
L_0x2451380 .functor AND 1, L_0x2451200, L_0x2451310, C4<1>, C4<1>;
L_0x24514f0 .functor OR 1, L_0x24509c0, v0x244cad0_0, C4<0>, C4<0>;
L_0x2451560 .functor AND 1, v0x244c990_0, L_0x24514f0, C4<1>, C4<1>;
L_0x2451640 .functor OR 1, L_0x2450930, v0x244cad0_0, C4<0>, C4<0>;
L_0x24516b0 .functor AND 1, L_0x2451560, L_0x2451640, C4<1>, C4<1>;
L_0x24515d0 .functor XNOR 1, L_0x2451380, L_0x24516b0, C4<0>, C4<0>;
v0x244d1e0_0 .net *"_ivl_12", 0 0, L_0x2451190;  1 drivers
v0x244d2c0_0 .net *"_ivl_14", 0 0, L_0x2451200;  1 drivers
v0x244d3a0_0 .net *"_ivl_16", 0 0, L_0x2451310;  1 drivers
v0x244d490_0 .net *"_ivl_20", 0 0, L_0x24514f0;  1 drivers
v0x244d570_0 .net *"_ivl_22", 0 0, L_0x2451560;  1 drivers
v0x244d6a0_0 .net *"_ivl_24", 0 0, L_0x2451640;  1 drivers
v0x244d780_0 .net *"_ivl_28", 0 0, L_0x24515d0;  1 drivers
L_0x7f0b7efa1060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x244d840_0 .net *"_ivl_30", 0 0, L_0x7f0b7efa1060;  1 drivers
v0x244d920_0 .net *"_ivl_6", 0 0, L_0x2450df0;  1 drivers
v0x244da90_0 .net "a", 0 0, v0x244c850_0;  alias, 1 drivers
v0x244db30_0 .net "and_cd", 0 0, L_0x2450b60;  1 drivers
v0x244dbf0_0 .net "and_notab_c", 0 0, L_0x2450f30;  1 drivers
v0x244dcb0_0 .net "b", 0 0, v0x244c8f0_0;  alias, 1 drivers
v0x244dda0_0 .net "c", 0 0, v0x244c990_0;  alias, 1 drivers
v0x244de90_0 .net "d", 0 0, v0x244cad0_0;  alias, 1 drivers
v0x244df80_0 .net "not_a", 0 0, L_0x2450930;  1 drivers
v0x244e040_0 .net "not_b", 0 0, L_0x24509c0;  1 drivers
v0x244e210_0 .net "out_pos", 0 0, L_0x2451840;  alias, 1 drivers
v0x244e2d0_0 .net "out_sop", 0 0, L_0x2450ff0;  alias, 1 drivers
v0x244e390_0 .net "pos0", 0 0, L_0x2451380;  1 drivers
v0x244e450_0 .net "pos1", 0 0, L_0x24516b0;  1 drivers
L_0x2451840 .functor MUXZ 1, L_0x7f0b7efa1060, L_0x2451380, L_0x24515d0, C4<>;
S_0x244e5d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x23f4320;
 .timescale -12 -12;
E_0x23f09f0 .event anyedge, v0x244f3c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x244f3c0_0;
    %nor/r;
    %assign/vec4 v0x244f3c0_0, 0;
    %wait E_0x23f09f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x244bd20;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x244cbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x244cc60_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x244bd20;
T_4 ;
    %wait E_0x2407bb0;
    %load/vec4 v0x244cd00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x244cbc0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x244bd20;
T_5 ;
    %wait E_0x2407a50;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x244cad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244c990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244c8f0_0, 0;
    %assign/vec4 v0x244c850_0, 0;
    %wait E_0x2407a50;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x244cad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244c990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244c8f0_0, 0;
    %assign/vec4 v0x244c850_0, 0;
    %wait E_0x2407a50;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x244cad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244c990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244c8f0_0, 0;
    %assign/vec4 v0x244c850_0, 0;
    %wait E_0x2407a50;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x244cad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244c990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244c8f0_0, 0;
    %assign/vec4 v0x244c850_0, 0;
    %wait E_0x2407a50;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x244cad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244c990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244c8f0_0, 0;
    %assign/vec4 v0x244c850_0, 0;
    %wait E_0x2407a50;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x244cad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244c990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244c8f0_0, 0;
    %assign/vec4 v0x244c850_0, 0;
    %wait E_0x2407a50;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x244cad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244c990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244c8f0_0, 0;
    %assign/vec4 v0x244c850_0, 0;
    %wait E_0x2407a50;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x244cad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244c990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244c8f0_0, 0;
    %assign/vec4 v0x244c850_0, 0;
    %wait E_0x2407a50;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x244cad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244c990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244c8f0_0, 0;
    %assign/vec4 v0x244c850_0, 0;
    %wait E_0x2407a50;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x244cad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244c990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244c8f0_0, 0;
    %assign/vec4 v0x244c850_0, 0;
    %wait E_0x2407a50;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x244cad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244c990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244c8f0_0, 0;
    %assign/vec4 v0x244c850_0, 0;
    %wait E_0x2407a50;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x244cad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244c990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244c8f0_0, 0;
    %assign/vec4 v0x244c850_0, 0;
    %wait E_0x2407a50;
    %load/vec4 v0x244cbc0_0;
    %store/vec4 v0x244cc60_0, 0, 1;
    %fork t_1, S_0x244c050;
    %jmp t_0;
    .scope S_0x244c050;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x244c290_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x244c290_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2407a50;
    %load/vec4 v0x244c290_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x244cad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244c990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244c8f0_0, 0;
    %assign/vec4 v0x244c850_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x244c290_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x244c290_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x244bd20;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2407bb0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x244cad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244c990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x244c8f0_0, 0;
    %assign/vec4 v0x244c850_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x244cbc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x244cc60_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x23f4320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x244ef60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x244f3c0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x23f4320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x244ef60_0;
    %inv;
    %store/vec4 v0x244ef60_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x23f4320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x244ca30_0, v0x244f640_0, v0x244ed80_0, v0x244ee20_0, v0x244eec0_0, v0x244f000_0, v0x244f280_0, v0x244f1e0_0, v0x244f140_0, v0x244f0a0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x23f4320;
T_9 ;
    %load/vec4 v0x244f320_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x244f320_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x244f320_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x244f320_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x244f320_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x244f320_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x244f320_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x244f320_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x244f320_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x244f320_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x23f4320;
T_10 ;
    %wait E_0x2407bb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x244f320_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x244f320_0, 4, 32;
    %load/vec4 v0x244f570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x244f320_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x244f320_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x244f320_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x244f320_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x244f280_0;
    %load/vec4 v0x244f280_0;
    %load/vec4 v0x244f1e0_0;
    %xor;
    %load/vec4 v0x244f280_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x244f320_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x244f320_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x244f320_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x244f320_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x244f140_0;
    %load/vec4 v0x244f140_0;
    %load/vec4 v0x244f0a0_0;
    %xor;
    %load/vec4 v0x244f140_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x244f320_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x244f320_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x244f320_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x244f320_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/ece241_2013_q2/iter0/response53/top_module.sv";
