{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721930658751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721930658751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 25 15:04:18 2024 " "Processing started: Thu Jul 25 15:04:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721930658751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721930658751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721930658751 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721930658865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721930658865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721930663873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721930663873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "jd JD contador_coluna.v(11) " "Verilog HDL Declaration information at contador_coluna.v(11): object \"jd\" differs only in case from object \"JD\" in the same scope" {  } { { "contador_coluna.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/contador_coluna.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721930663873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "jc JC contador_coluna.v(11) " "Verilog HDL Declaration information at contador_coluna.v(11): object \"jc\" differs only in case from object \"JC\" in the same scope" {  } { { "contador_coluna.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/contador_coluna.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721930663873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "kc KC contador_coluna.v(12) " "Verilog HDL Declaration information at contador_coluna.v(12): object \"kc\" differs only in case from object \"KC\" in the same scope" {  } { { "contador_coluna.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/contador_coluna.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721930663873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "jb JB contador_coluna.v(11) " "Verilog HDL Declaration information at contador_coluna.v(11): object \"jb\" differs only in case from object \"JB\" in the same scope" {  } { { "contador_coluna.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/contador_coluna.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721930663873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_coluna.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_coluna.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_coluna " "Found entity 1: contador_coluna" {  } { { "contador_coluna.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/contador_coluna.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721930663873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721930663873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_crescente.v 2 2 " "Found 2 design units, including 2 entities, in source file contador_crescente.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_crescente " "Found entity 1: contador_crescente" {  } { { "contador_crescente.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/contador_crescente.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721930663874 ""} { "Info" "ISGN_ENTITY_NAME" "2 ff_T " "Found entity 2: ff_T" {  } { { "contador_crescente.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/contador_crescente.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721930663874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721930663874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_decrescente.v 2 2 " "Found 2 design units, including 2 entities, in source file contador_decrescente.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_decrescente " "Found entity 1: contador_decrescente" {  } { { "contador_decrescente.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/contador_decrescente.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721930663874 ""} { "Info" "ISGN_ENTITY_NAME" "2 ff_1 " "Found entity 2: ff_1" {  } { { "contador_decrescente.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/contador_decrescente.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721930663874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721930663874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_encher.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_encher.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_encher " "Found entity 1: decoder_encher" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721930663875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721930663875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_esvaziar.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_esvaziar.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_esvaziar " "Found entity 1: decoder_esvaziar" {  } { { "decoder_esvaziar.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_esvaziar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721930663876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721930663876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "da DA frequencia.v(98) " "Verilog HDL Declaration information at frequencia.v(98): object \"da\" differs only in case from object \"DA\" in the same scope" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721930663876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "db DB frequencia.v(98) " "Verilog HDL Declaration information at frequencia.v(98): object \"db\" differs only in case from object \"DB\" in the same scope" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721930663876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencia.v 2 2 " "Found 2 design units, including 2 entities, in source file frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequencia " "Found entity 1: frequencia" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721930663876 ""} { "Info" "ISGN_ENTITY_NAME" "2 flipflopD " "Found entity 2: flipflopD" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721930663876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721930663876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_linhas.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_linhas.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_linhas " "Found entity 1: mux_linhas" {  } { { "mux_linhas.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/mux_linhas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721930663877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721930663877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transicao_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file transicao_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 transicao_matriz " "Found entity 1: transicao_matriz" {  } { { "transicao_matriz.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/transicao_matriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721930663877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721930663877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_frequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_frequencia " "Found entity 1: mux_frequencia" {  } { { "mux_frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/mux_frequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721930663877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721930663877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_display.v 1 1 " "Found 1 design units, including 1 entities, in source file main_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_display " "Found entity 1: main_display" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721930663878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721930663878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopd.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopd " "Found entity 1: flipflopd" {  } { { "flipflopd.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/flipflopd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721930663878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721930663878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorunidade.v 1 1 " "Found 1 design units, including 1 entities, in source file contadorunidade.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadorunidade " "Found entity 1: contadorunidade" {  } { { "contadorunidade.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/contadorunidade.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721930663879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721930663879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopjk.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopjk.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopjk " "Found entity 1: flipflopjk" {  } { { "flipflopjk.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/flipflopjk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721930663879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721930663879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadordezena.v 1 1 " "Found 1 design units, including 1 entities, in source file contadordezena.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadordezena " "Found entity 1: contadordezena" {  } { { "contadordezena.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/contadordezena.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721930663879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721930663879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levelToPulse.v 1 1 " "Found 1 design units, including 1 entities, in source file levelToPulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 levelToPulse " "Found entity 1: levelToPulse" {  } { { "levelToPulse.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/levelToPulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721930663880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721930663880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demuxdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file demuxdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 demuxdisplay " "Found entity 1: demuxdisplay" {  } { { "demuxdisplay.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/demuxdisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721930663880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721930663880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdisplaycronometro.v 1 1 " "Found 1 design units, including 1 entities, in source file muxdisplaycronometro.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxdisplaycronometro " "Found entity 1: muxdisplaycronometro" {  } { { "muxdisplaycronometro.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/muxdisplaycronometro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721930663880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721930663880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estadodisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file estadodisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 estadodisplay " "Found entity 1: estadodisplay" {  } { { "estadodisplay.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/estadodisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721930663881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721930663881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7segNUM.v 1 1 " "Found 1 design units, including 1 entities, in source file display7segNUM.v" { { "Info" "ISGN_ENTITY_NAME" "1 display7segNUM " "Found entity 1: display7segNUM" {  } { { "display7segNUM.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/display7segNUM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721930663881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721930663881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_caixa.v 1 1 " "Found 1 design units, including 1 entities, in source file main_caixa.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_caixa " "Found entity 1: main_caixa" {  } { { "main_caixa.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_caixa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721930663882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721930663882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caixa_agua.v 1 1 " "Found 1 design units, including 1 entities, in source file caixa_agua.v" { { "Info" "ISGN_ENTITY_NAME" "1 caixa_agua " "Found entity 1: caixa_agua" {  } { { "caixa_agua.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/caixa_agua.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721930663882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721930663882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irrigacao.v 1 1 " "Found 1 design units, including 1 entities, in source file irrigacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 irrigacao " "Found entity 1: irrigacao" {  } { { "irrigacao.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/irrigacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721930663882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721930663882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopT.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopT.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopT " "Found entity 1: flipflopT" {  } { { "flipflopT.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/flipflopT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721930663883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "frequencia_display main.v(18) " "Verilog HDL Implicit Net warning at main.v(18): created implicit net for \"frequencia_display\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "frequencia_coluna main.v(18) " "Verilog HDL Implicit Net warning at main.v(18): created implicit net for \"frequencia_coluna\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f_arpersao main.v(18) " "Verilog HDL Implicit Net warning at main.v(18): created implicit net for \"f_arpersao\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "frequencia2 main.v(18) " "Verilog HDL Implicit Net warning at main.v(18): created implicit net for \"frequencia2\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Gotejamento main.v(23) " "Verilog HDL Implicit Net warning at main.v(23): created implicit net for \"Gotejamento\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Aspersao main.v(23) " "Verilog HDL Implicit Net warning at main.v(23): created implicit net for \"Aspersao\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "linha_vazia main.v(40) " "Verilog HDL Implicit Net warning at main.v(40): created implicit net for \"linha_vazia\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Erro main.v(46) " "Verilog HDL Implicit Net warning at main.v(46): created implicit net for \"Erro\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Alarme main.v(46) " "Verilog HDL Implicit Net warning at main.v(46): created implicit net for \"Alarme\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Ve main.v(46) " "Verilog HDL Implicit Net warning at main.v(46): created implicit net for \"Ve\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Caixa main.v(46) " "Verilog HDL Implicit Net warning at main.v(46): created implicit net for \"Caixa\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "linha_cheia main.v(51) " "Verilog HDL Implicit Net warning at main.v(51): created implicit net for \"linha_cheia\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seletor main.v(60) " "Verilog HDL Implicit Net warning at main.v(60): created implicit net for \"seletor\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F1 contador_coluna.v(41) " "Verilog HDL Implicit Net warning at contador_coluna.v(41): created implicit net for \"F1\"" {  } { { "contador_coluna.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/contador_coluna.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cont0 decoder_encher.v(8) " "Verilog HDL Implicit Net warning at decoder_encher.v(8): created implicit net for \"cont0\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "linha1_enche decoder_encher.v(9) " "Verilog HDL Implicit Net warning at decoder_encher.v(9): created implicit net for \"linha1_enche\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cont0_n decoder_encher.v(10) " "Verilog HDL Implicit Net warning at decoder_encher.v(10): created implicit net for \"cont0_n\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "linha2_apagada decoder_encher.v(15) " "Verilog HDL Implicit Net warning at decoder_encher.v(15): created implicit net for \"linha2_apagada\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cont1 decoder_encher.v(17) " "Verilog HDL Implicit Net warning at decoder_encher.v(17): created implicit net for \"cont1\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "linha2_enche decoder_encher.v(18) " "Verilog HDL Implicit Net warning at decoder_encher.v(18): created implicit net for \"linha2_enche\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cont1_n decoder_encher.v(19) " "Verilog HDL Implicit Net warning at decoder_encher.v(19): created implicit net for \"cont1_n\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "saida_ligada1 decoder_encher.v(20) " "Verilog HDL Implicit Net warning at decoder_encher.v(20): created implicit net for \"saida_ligada1\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "linha3_apagada decoder_encher.v(25) " "Verilog HDL Implicit Net warning at decoder_encher.v(25): created implicit net for \"linha3_apagada\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cont2 decoder_encher.v(29) " "Verilog HDL Implicit Net warning at decoder_encher.v(29): created implicit net for \"cont2\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "linha3_enche decoder_encher.v(30) " "Verilog HDL Implicit Net warning at decoder_encher.v(30): created implicit net for \"linha3_enche\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cont2_n decoder_encher.v(31) " "Verilog HDL Implicit Net warning at decoder_encher.v(31): created implicit net for \"cont2_n\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "saida_ligada2 decoder_encher.v(32) " "Verilog HDL Implicit Net warning at decoder_encher.v(32): created implicit net for \"saida_ligada2\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s1 decoder_encher.v(37) " "Verilog HDL Implicit Net warning at decoder_encher.v(37): created implicit net for \"s1\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s2 decoder_encher.v(38) " "Verilog HDL Implicit Net warning at decoder_encher.v(38): created implicit net for \"s2\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "linha4_apagada decoder_encher.v(39) " "Verilog HDL Implicit Net warning at decoder_encher.v(39): created implicit net for \"linha4_apagada\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cont3 decoder_encher.v(42) " "Verilog HDL Implicit Net warning at decoder_encher.v(42): created implicit net for \"cont3\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "linha4_enche decoder_encher.v(43) " "Verilog HDL Implicit Net warning at decoder_encher.v(43): created implicit net for \"linha4_enche\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cont3_n decoder_encher.v(44) " "Verilog HDL Implicit Net warning at decoder_encher.v(44): created implicit net for \"cont3_n\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "saida_ligada3 decoder_encher.v(45) " "Verilog HDL Implicit Net warning at decoder_encher.v(45): created implicit net for \"saida_ligada3\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "linha5_apagada decoder_encher.v(49) " "Verilog HDL Implicit Net warning at decoder_encher.v(49): created implicit net for \"linha5_apagada\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cont4 decoder_encher.v(53) " "Verilog HDL Implicit Net warning at decoder_encher.v(53): created implicit net for \"cont4\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "linha5_enche decoder_encher.v(55) " "Verilog HDL Implicit Net warning at decoder_encher.v(55): created implicit net for \"linha5_enche\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cont4_n decoder_encher.v(56) " "Verilog HDL Implicit Net warning at decoder_encher.v(56): created implicit net for \"cont4_n\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "saida_ligada4 decoder_encher.v(57) " "Verilog HDL Implicit Net warning at decoder_encher.v(57): created implicit net for \"saida_ligada4\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s7 decoder_encher.v(62) " "Verilog HDL Implicit Net warning at decoder_encher.v(62): created implicit net for \"s7\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "linha6_apagada decoder_encher.v(63) " "Verilog HDL Implicit Net warning at decoder_encher.v(63): created implicit net for \"linha6_apagada\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cont5 decoder_encher.v(66) " "Verilog HDL Implicit Net warning at decoder_encher.v(66): created implicit net for \"cont5\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "linha6_enche decoder_encher.v(67) " "Verilog HDL Implicit Net warning at decoder_encher.v(67): created implicit net for \"linha6_enche\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cont5_n decoder_encher.v(68) " "Verilog HDL Implicit Net warning at decoder_encher.v(68): created implicit net for \"cont5_n\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "saida_ligada5 decoder_encher.v(69) " "Verilog HDL Implicit Net warning at decoder_encher.v(69): created implicit net for \"saida_ligada5\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "saida7_apagada decoder_encher.v(73) " "Verilog HDL Implicit Net warning at decoder_encher.v(73): created implicit net for \"saida7_apagada\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cont6 decoder_encher.v(76) " "Verilog HDL Implicit Net warning at decoder_encher.v(76): created implicit net for \"cont6\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "linha7_enche decoder_encher.v(77) " "Verilog HDL Implicit Net warning at decoder_encher.v(77): created implicit net for \"linha7_enche\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cont6_n decoder_encher.v(78) " "Verilog HDL Implicit Net warning at decoder_encher.v(78): created implicit net for \"cont6_n\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "saida_ligada6 decoder_encher.v(79) " "Verilog HDL Implicit Net warning at decoder_encher.v(79): created implicit net for \"saida_ligada6\"" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cont6 decoder_esvaziar.v(8) " "Verilog HDL Implicit Net warning at decoder_esvaziar.v(8): created implicit net for \"cont6\"" {  } { { "decoder_esvaziar.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_esvaziar.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "linha0_esvazia decoder_esvaziar.v(9) " "Verilog HDL Implicit Net warning at decoder_esvaziar.v(9): created implicit net for \"linha0_esvazia\"" {  } { { "decoder_esvaziar.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_esvaziar.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cont6_n decoder_esvaziar.v(10) " "Verilog HDL Implicit Net warning at decoder_esvaziar.v(10): created implicit net for \"cont6_n\"" {  } { { "decoder_esvaziar.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_esvaziar.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "linha1_desligada decoder_esvaziar.v(15) " "Verilog HDL Implicit Net warning at decoder_esvaziar.v(15): created implicit net for \"linha1_desligada\"" {  } { { "decoder_esvaziar.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_esvaziar.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cont5 decoder_esvaziar.v(16) " "Verilog HDL Implicit Net warning at decoder_esvaziar.v(16): created implicit net for \"cont5\"" {  } { { "decoder_esvaziar.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_esvaziar.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "linha1_esvazia decoder_esvaziar.v(17) " "Verilog HDL Implicit Net warning at decoder_esvaziar.v(17): created implicit net for \"linha1_esvazia\"" {  } { { "decoder_esvaziar.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_esvaziar.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s1 decoder_esvaziar.v(23) " "Verilog HDL Implicit Net warning at decoder_esvaziar.v(23): created implicit net for \"s1\"" {  } { { "decoder_esvaziar.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_esvaziar.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "linha2_desligada decoder_esvaziar.v(24) " "Verilog HDL Implicit Net warning at decoder_esvaziar.v(24): created implicit net for \"linha2_desligada\"" {  } { { "decoder_esvaziar.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_esvaziar.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cont4 decoder_esvaziar.v(26) " "Verilog HDL Implicit Net warning at decoder_esvaziar.v(26): created implicit net for \"cont4\"" {  } { { "decoder_esvaziar.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_esvaziar.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "linha2_esvazia decoder_esvaziar.v(27) " "Verilog HDL Implicit Net warning at decoder_esvaziar.v(27): created implicit net for \"linha2_esvazia\"" {  } { { "decoder_esvaziar.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_esvaziar.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cont3 decoder_esvaziar.v(33) " "Verilog HDL Implicit Net warning at decoder_esvaziar.v(33): created implicit net for \"cont3\"" {  } { { "decoder_esvaziar.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_esvaziar.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "linha3_esvazia decoder_esvaziar.v(34) " "Verilog HDL Implicit Net warning at decoder_esvaziar.v(34): created implicit net for \"linha3_esvazia\"" {  } { { "decoder_esvaziar.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_esvaziar.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cont3_n decoder_esvaziar.v(35) " "Verilog HDL Implicit Net warning at decoder_esvaziar.v(35): created implicit net for \"cont3_n\"" {  } { { "decoder_esvaziar.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_esvaziar.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s3 decoder_esvaziar.v(39) " "Verilog HDL Implicit Net warning at decoder_esvaziar.v(39): created implicit net for \"s3\"" {  } { { "decoder_esvaziar.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_esvaziar.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s4 decoder_esvaziar.v(40) " "Verilog HDL Implicit Net warning at decoder_esvaziar.v(40): created implicit net for \"s4\"" {  } { { "decoder_esvaziar.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_esvaziar.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "linha4_deligada decoder_esvaziar.v(41) " "Verilog HDL Implicit Net warning at decoder_esvaziar.v(41): created implicit net for \"linha4_deligada\"" {  } { { "decoder_esvaziar.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_esvaziar.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cont2 decoder_esvaziar.v(43) " "Verilog HDL Implicit Net warning at decoder_esvaziar.v(43): created implicit net for \"cont2\"" {  } { { "decoder_esvaziar.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_esvaziar.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "linha4_esvazia decoder_esvaziar.v(44) " "Verilog HDL Implicit Net warning at decoder_esvaziar.v(44): created implicit net for \"linha4_esvazia\"" {  } { { "decoder_esvaziar.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_esvaziar.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663884 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "linha5_desligada decoder_esvaziar.v(49) " "Verilog HDL Implicit Net warning at decoder_esvaziar.v(49): created implicit net for \"linha5_desligada\"" {  } { { "decoder_esvaziar.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_esvaziar.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cont1 decoder_esvaziar.v(50) " "Verilog HDL Implicit Net warning at decoder_esvaziar.v(50): created implicit net for \"cont1\"" {  } { { "decoder_esvaziar.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_esvaziar.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "linha5_esvazia decoder_esvaziar.v(51) " "Verilog HDL Implicit Net warning at decoder_esvaziar.v(51): created implicit net for \"linha5_esvazia\"" {  } { { "decoder_esvaziar.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_esvaziar.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "linha6_apagada decoder_esvaziar.v(57) " "Verilog HDL Implicit Net warning at decoder_esvaziar.v(57): created implicit net for \"linha6_apagada\"" {  } { { "decoder_esvaziar.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_esvaziar.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cont0 decoder_esvaziar.v(58) " "Verilog HDL Implicit Net warning at decoder_esvaziar.v(58): created implicit net for \"cont0\"" {  } { { "decoder_esvaziar.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_esvaziar.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "linha6_esvazia decoder_esvaziar.v(59) " "Verilog HDL Implicit Net warning at decoder_esvaziar.v(59): created implicit net for \"linha6_esvazia\"" {  } { { "decoder_esvaziar.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_esvaziar.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q1 frequencia.v(5) " "Verilog HDL Implicit Net warning at frequencia.v(5): created implicit net for \"Q1\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q2 frequencia.v(6) " "Verilog HDL Implicit Net warning at frequencia.v(6): created implicit net for \"Q2\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q3 frequencia.v(7) " "Verilog HDL Implicit Net warning at frequencia.v(7): created implicit net for \"Q3\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q4 frequencia.v(8) " "Verilog HDL Implicit Net warning at frequencia.v(8): created implicit net for \"Q4\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q5 frequencia.v(9) " "Verilog HDL Implicit Net warning at frequencia.v(9): created implicit net for \"Q5\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q6 frequencia.v(10) " "Verilog HDL Implicit Net warning at frequencia.v(10): created implicit net for \"Q6\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q7 frequencia.v(11) " "Verilog HDL Implicit Net warning at frequencia.v(11): created implicit net for \"Q7\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q8 frequencia.v(12) " "Verilog HDL Implicit Net warning at frequencia.v(12): created implicit net for \"Q8\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q9 frequencia.v(13) " "Verilog HDL Implicit Net warning at frequencia.v(13): created implicit net for \"Q9\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q10 frequencia.v(14) " "Verilog HDL Implicit Net warning at frequencia.v(14): created implicit net for \"Q10\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q12 frequencia.v(16) " "Verilog HDL Implicit Net warning at frequencia.v(16): created implicit net for \"Q12\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q13 frequencia.v(17) " "Verilog HDL Implicit Net warning at frequencia.v(17): created implicit net for \"Q13\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q14 frequencia.v(18) " "Verilog HDL Implicit Net warning at frequencia.v(18): created implicit net for \"Q14\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q15 frequencia.v(19) " "Verilog HDL Implicit Net warning at frequencia.v(19): created implicit net for \"Q15\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q16 frequencia.v(20) " "Verilog HDL Implicit Net warning at frequencia.v(20): created implicit net for \"Q16\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q18 frequencia.v(22) " "Verilog HDL Implicit Net warning at frequencia.v(22): created implicit net for \"Q18\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q19 frequencia.v(23) " "Verilog HDL Implicit Net warning at frequencia.v(23): created implicit net for \"Q19\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q20 frequencia.v(24) " "Verilog HDL Implicit Net warning at frequencia.v(24): created implicit net for \"Q20\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q21 frequencia.v(25) " "Verilog HDL Implicit Net warning at frequencia.v(25): created implicit net for \"Q21\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q23 frequencia.v(27) " "Verilog HDL Implicit Net warning at frequencia.v(27): created implicit net for \"Q23\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q24 frequencia.v(28) " "Verilog HDL Implicit Net warning at frequencia.v(28): created implicit net for \"Q24\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "P0 frequencia.v(32) " "Verilog HDL Implicit Net warning at frequencia.v(32): created implicit net for \"P0\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G0 frequencia.v(32) " "Verilog HDL Implicit Net warning at frequencia.v(32): created implicit net for \"G0\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "P1 frequencia.v(33) " "Verilog HDL Implicit Net warning at frequencia.v(33): created implicit net for \"P1\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G1 frequencia.v(33) " "Verilog HDL Implicit Net warning at frequencia.v(33): created implicit net for \"G1\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "P2 frequencia.v(34) " "Verilog HDL Implicit Net warning at frequencia.v(34): created implicit net for \"P2\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G2 frequencia.v(34) " "Verilog HDL Implicit Net warning at frequencia.v(34): created implicit net for \"G2\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f_quase frequencia.v(45) " "Verilog HDL Implicit Net warning at frequencia.v(45): created implicit net for \"f_quase\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "J0 frequencia.v(49) " "Verilog HDL Implicit Net warning at frequencia.v(49): created implicit net for \"J0\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "J1 frequencia.v(52) " "Verilog HDL Implicit Net warning at frequencia.v(52): created implicit net for \"J1\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "J2 frequencia.v(55) " "Verilog HDL Implicit Net warning at frequencia.v(55): created implicit net for \"J2\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H0 frequencia.v(57) " "Verilog HDL Implicit Net warning at frequencia.v(57): created implicit net for \"H0\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H1 frequencia.v(58) " "Verilog HDL Implicit Net warning at frequencia.v(58): created implicit net for \"H1\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H2 frequencia.v(59) " "Verilog HDL Implicit Net warning at frequencia.v(59): created implicit net for \"H2\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Z0 frequencia.v(65) " "Verilog HDL Implicit Net warning at frequencia.v(65): created implicit net for \"Z0\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C0 frequencia.v(65) " "Verilog HDL Implicit Net warning at frequencia.v(65): created implicit net for \"C0\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Z1 frequencia.v(66) " "Verilog HDL Implicit Net warning at frequencia.v(66): created implicit net for \"Z1\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C1 frequencia.v(66) " "Verilog HDL Implicit Net warning at frequencia.v(66): created implicit net for \"C1\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Z2 frequencia.v(67) " "Verilog HDL Implicit Net warning at frequencia.v(67): created implicit net for \"Z2\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C2 frequencia.v(67) " "Verilog HDL Implicit Net warning at frequencia.v(67): created implicit net for \"C2\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f_quaseA frequencia.v(78) " "Verilog HDL Implicit Net warning at frequencia.v(78): created implicit net for \"f_quaseA\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y0 frequencia.v(82) " "Verilog HDL Implicit Net warning at frequencia.v(82): created implicit net for \"Y0\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y1 frequencia.v(85) " "Verilog HDL Implicit Net warning at frequencia.v(85): created implicit net for \"Y1\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y2 frequencia.v(88) " "Verilog HDL Implicit Net warning at frequencia.v(88): created implicit net for \"Y2\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0 frequencia.v(90) " "Verilog HDL Implicit Net warning at frequencia.v(90): created implicit net for \"R0\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1 frequencia.v(91) " "Verilog HDL Implicit Net warning at frequencia.v(91): created implicit net for \"R1\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2 frequencia.v(92) " "Verilog HDL Implicit Net warning at frequencia.v(92): created implicit net for \"R2\"" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s1 mux_frequencia.v(7) " "Verilog HDL Implicit Net warning at mux_frequencia.v(7): created implicit net for \"s1\"" {  } { { "mux_frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/mux_frequencia.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s2 mux_frequencia.v(8) " "Verilog HDL Implicit Net warning at mux_frequencia.v(8): created implicit net for \"s2\"" {  } { { "mux_frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/mux_frequencia.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "saidazerada0 main_display.v(33) " "Verilog HDL Implicit Net warning at main_display.v(33): created implicit net for \"saidazerada0\"" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "saidazerada1 main_display.v(34) " "Verilog HDL Implicit Net warning at main_display.v(34): created implicit net for \"saidazerada1\"" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "W0 main_display.v(36) " "Verilog HDL Implicit Net warning at main_display.v(36): created implicit net for \"W0\"" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "W main_display.v(37) " "Verilog HDL Implicit Net warning at main_display.v(37): created implicit net for \"W\"" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pulseLevelAgro main_display.v(56) " "Verilog HDL Implicit Net warning at main_display.v(56): created implicit net for \"pulseLevelAgro\"" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "al main_display.v(89) " "Verilog HDL Implicit Net warning at main_display.v(89): created implicit net for \"al\"" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "an main_display.v(90) " "Verilog HDL Implicit Net warning at main_display.v(90): created implicit net for \"an\"" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bl main_display.v(94) " "Verilog HDL Implicit Net warning at main_display.v(94): created implicit net for \"bl\"" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bn main_display.v(95) " "Verilog HDL Implicit Net warning at main_display.v(95): created implicit net for \"bn\"" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cl main_display.v(99) " "Verilog HDL Implicit Net warning at main_display.v(99): created implicit net for \"cl\"" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cn main_display.v(100) " "Verilog HDL Implicit Net warning at main_display.v(100): created implicit net for \"cn\"" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dl main_display.v(104) " "Verilog HDL Implicit Net warning at main_display.v(104): created implicit net for \"dl\"" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dn main_display.v(105) " "Verilog HDL Implicit Net warning at main_display.v(105): created implicit net for \"dn\"" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "el main_display.v(109) " "Verilog HDL Implicit Net warning at main_display.v(109): created implicit net for \"el\"" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "en main_display.v(110) " "Verilog HDL Implicit Net warning at main_display.v(110): created implicit net for \"en\"" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fl main_display.v(114) " "Verilog HDL Implicit Net warning at main_display.v(114): created implicit net for \"fl\"" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fn main_display.v(115) " "Verilog HDL Implicit Net warning at main_display.v(115): created implicit net for \"fn\"" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gl main_display.v(119) " "Verilog HDL Implicit Net warning at main_display.v(119): created implicit net for \"gl\"" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gn main_display.v(120) " "Verilog HDL Implicit Net warning at main_display.v(120): created implicit net for \"gn\"" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F1 contadorunidade.v(32) " "Verilog HDL Implicit Net warning at contadorunidade.v(32): created implicit net for \"F1\"" {  } { { "contadorunidade.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/contadorunidade.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s2 muxdisplaycronometro.v(6) " "Verilog HDL Implicit Net warning at muxdisplaycronometro.v(6): created implicit net for \"s2\"" {  } { { "muxdisplaycronometro.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/muxdisplaycronometro.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s3 muxdisplaycronometro.v(7) " "Verilog HDL Implicit Net warning at muxdisplaycronometro.v(7): created implicit net for \"s3\"" {  } { { "muxdisplaycronometro.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/muxdisplaycronometro.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s0 muxdisplaycronometro.v(8) " "Verilog HDL Implicit Net warning at muxdisplaycronometro.v(8): created implicit net for \"s0\"" {  } { { "muxdisplaycronometro.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/muxdisplaycronometro.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s1 muxdisplaycronometro.v(8) " "Verilog HDL Implicit Net warning at muxdisplaycronometro.v(8): created implicit net for \"s1\"" {  } { { "muxdisplaycronometro.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/muxdisplaycronometro.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s6 muxdisplaycronometro.v(11) " "Verilog HDL Implicit Net warning at muxdisplaycronometro.v(11): created implicit net for \"s6\"" {  } { { "muxdisplaycronometro.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/muxdisplaycronometro.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s7 muxdisplaycronometro.v(12) " "Verilog HDL Implicit Net warning at muxdisplaycronometro.v(12): created implicit net for \"s7\"" {  } { { "muxdisplaycronometro.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/muxdisplaycronometro.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s4 muxdisplaycronometro.v(13) " "Verilog HDL Implicit Net warning at muxdisplaycronometro.v(13): created implicit net for \"s4\"" {  } { { "muxdisplaycronometro.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/muxdisplaycronometro.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s5 muxdisplaycronometro.v(13) " "Verilog HDL Implicit Net warning at muxdisplaycronometro.v(13): created implicit net for \"s5\"" {  } { { "muxdisplaycronometro.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/muxdisplaycronometro.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s10 muxdisplaycronometro.v(16) " "Verilog HDL Implicit Net warning at muxdisplaycronometro.v(16): created implicit net for \"s10\"" {  } { { "muxdisplaycronometro.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/muxdisplaycronometro.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s11 muxdisplaycronometro.v(17) " "Verilog HDL Implicit Net warning at muxdisplaycronometro.v(17): created implicit net for \"s11\"" {  } { { "muxdisplaycronometro.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/muxdisplaycronometro.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s8 muxdisplaycronometro.v(18) " "Verilog HDL Implicit Net warning at muxdisplaycronometro.v(18): created implicit net for \"s8\"" {  } { { "muxdisplaycronometro.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/muxdisplaycronometro.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s9 muxdisplaycronometro.v(18) " "Verilog HDL Implicit Net warning at muxdisplaycronometro.v(18): created implicit net for \"s9\"" {  } { { "muxdisplaycronometro.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/muxdisplaycronometro.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s14 muxdisplaycronometro.v(21) " "Verilog HDL Implicit Net warning at muxdisplaycronometro.v(21): created implicit net for \"s14\"" {  } { { "muxdisplaycronometro.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/muxdisplaycronometro.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s15 muxdisplaycronometro.v(22) " "Verilog HDL Implicit Net warning at muxdisplaycronometro.v(22): created implicit net for \"s15\"" {  } { { "muxdisplaycronometro.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/muxdisplaycronometro.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s12 muxdisplaycronometro.v(23) " "Verilog HDL Implicit Net warning at muxdisplaycronometro.v(23): created implicit net for \"s12\"" {  } { { "muxdisplaycronometro.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/muxdisplaycronometro.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s13 muxdisplaycronometro.v(23) " "Verilog HDL Implicit Net warning at muxdisplaycronometro.v(23): created implicit net for \"s13\"" {  } { { "muxdisplaycronometro.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/muxdisplaycronometro.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s1 display7segNUM.v(7) " "Verilog HDL Implicit Net warning at display7segNUM.v(7): created implicit net for \"s1\"" {  } { { "display7segNUM.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/display7segNUM.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s2 display7segNUM.v(10) " "Verilog HDL Implicit Net warning at display7segNUM.v(10): created implicit net for \"s2\"" {  } { { "display7segNUM.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/display7segNUM.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s3 display7segNUM.v(13) " "Verilog HDL Implicit Net warning at display7segNUM.v(13): created implicit net for \"s3\"" {  } { { "display7segNUM.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/display7segNUM.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s4 display7segNUM.v(21) " "Verilog HDL Implicit Net warning at display7segNUM.v(21): created implicit net for \"s4\"" {  } { { "display7segNUM.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/display7segNUM.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s5 display7segNUM.v(24) " "Verilog HDL Implicit Net warning at display7segNUM.v(24): created implicit net for \"s5\"" {  } { { "display7segNUM.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/display7segNUM.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s6 display7segNUM.v(27) " "Verilog HDL Implicit Net warning at display7segNUM.v(27): created implicit net for \"s6\"" {  } { { "display7segNUM.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/display7segNUM.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s7 display7segNUM.v(40) " "Verilog HDL Implicit Net warning at display7segNUM.v(40): created implicit net for \"s7\"" {  } { { "display7segNUM.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/display7segNUM.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s8 display7segNUM.v(43) " "Verilog HDL Implicit Net warning at display7segNUM.v(43): created implicit net for \"s8\"" {  } { { "display7segNUM.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/display7segNUM.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s9 display7segNUM.v(46) " "Verilog HDL Implicit Net warning at display7segNUM.v(46): created implicit net for \"s9\"" {  } { { "display7segNUM.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/display7segNUM.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s10 display7segNUM.v(54) " "Verilog HDL Implicit Net warning at display7segNUM.v(54): created implicit net for \"s10\"" {  } { { "display7segNUM.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/display7segNUM.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s11 display7segNUM.v(62) " "Verilog HDL Implicit Net warning at display7segNUM.v(62): created implicit net for \"s11\"" {  } { { "display7segNUM.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/display7segNUM.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s12 display7segNUM.v(65) " "Verilog HDL Implicit Net warning at display7segNUM.v(65): created implicit net for \"s12\"" {  } { { "display7segNUM.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/display7segNUM.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s13 display7segNUM.v(68) " "Verilog HDL Implicit Net warning at display7segNUM.v(68): created implicit net for \"s13\"" {  } { { "display7segNUM.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/display7segNUM.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s14 display7segNUM.v(76) " "Verilog HDL Implicit Net warning at display7segNUM.v(76): created implicit net for \"s14\"" {  } { { "display7segNUM.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/display7segNUM.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s15 display7segNUM.v(79) " "Verilog HDL Implicit Net warning at display7segNUM.v(79): created implicit net for \"s15\"" {  } { { "display7segNUM.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/display7segNUM.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(5) " "Verilog HDL Instantiation warning at frequencia.v(5): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(6) " "Verilog HDL Instantiation warning at frequencia.v(6): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(7) " "Verilog HDL Instantiation warning at frequencia.v(7): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(8) " "Verilog HDL Instantiation warning at frequencia.v(8): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(9) " "Verilog HDL Instantiation warning at frequencia.v(9): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(10) " "Verilog HDL Instantiation warning at frequencia.v(10): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(11) " "Verilog HDL Instantiation warning at frequencia.v(11): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(12) " "Verilog HDL Instantiation warning at frequencia.v(12): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(13) " "Verilog HDL Instantiation warning at frequencia.v(13): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(14) " "Verilog HDL Instantiation warning at frequencia.v(14): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(15) " "Verilog HDL Instantiation warning at frequencia.v(15): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(16) " "Verilog HDL Instantiation warning at frequencia.v(16): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(17) " "Verilog HDL Instantiation warning at frequencia.v(17): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(18) " "Verilog HDL Instantiation warning at frequencia.v(18): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(19) " "Verilog HDL Instantiation warning at frequencia.v(19): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(20) " "Verilog HDL Instantiation warning at frequencia.v(20): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(21) " "Verilog HDL Instantiation warning at frequencia.v(21): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663887 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(22) " "Verilog HDL Instantiation warning at frequencia.v(22): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(23) " "Verilog HDL Instantiation warning at frequencia.v(23): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(24) " "Verilog HDL Instantiation warning at frequencia.v(24): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(25) " "Verilog HDL Instantiation warning at frequencia.v(25): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(26) " "Verilog HDL Instantiation warning at frequencia.v(26): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(27) " "Verilog HDL Instantiation warning at frequencia.v(27): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(28) " "Verilog HDL Instantiation warning at frequencia.v(28): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(32) " "Verilog HDL Instantiation warning at frequencia.v(32): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(33) " "Verilog HDL Instantiation warning at frequencia.v(33): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(34) " "Verilog HDL Instantiation warning at frequencia.v(34): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(57) " "Verilog HDL Instantiation warning at frequencia.v(57): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(58) " "Verilog HDL Instantiation warning at frequencia.v(58): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(59) " "Verilog HDL Instantiation warning at frequencia.v(59): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 59 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(65) " "Verilog HDL Instantiation warning at frequencia.v(65): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 65 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(66) " "Verilog HDL Instantiation warning at frequencia.v(66): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 66 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(67) " "Verilog HDL Instantiation warning at frequencia.v(67): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 67 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(90) " "Verilog HDL Instantiation warning at frequencia.v(90): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 90 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(91) " "Verilog HDL Instantiation warning at frequencia.v(91): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 91 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(92) " "Verilog HDL Instantiation warning at frequencia.v(92): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 92 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(100) " "Verilog HDL Instantiation warning at frequencia.v(100): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 100 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequencia.v(101) " "Verilog HDL Instantiation warning at frequencia.v(101): instance has no name" {  } { { "frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 101 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(18) " "Verilog HDL Instantiation warning at main.v(18): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(21) " "Verilog HDL Instantiation warning at main.v(21): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadordezena.v(15) " "Verilog HDL Instantiation warning at contadordezena.v(15): instance has no name" {  } { { "contadordezena.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/contadordezena.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "levelToPulse.v(7) " "Verilog HDL Instantiation warning at levelToPulse.v(7): instance has no name" {  } { { "levelToPulse.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/levelToPulse.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "levelToPulse.v(11) " "Verilog HDL Instantiation warning at levelToPulse.v(11): instance has no name" {  } { { "levelToPulse.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/levelToPulse.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_display.v(37) " "Verilog HDL Instantiation warning at main_display.v(37): instance has no name" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663889 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_display.v(42) " "Verilog HDL Instantiation warning at main_display.v(42): instance has no name" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663889 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_display.v(43) " "Verilog HDL Instantiation warning at main_display.v(43): instance has no name" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663889 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_display.v(44) " "Verilog HDL Instantiation warning at main_display.v(44): instance has no name" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663889 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_display.v(45) " "Verilog HDL Instantiation warning at main_display.v(45): instance has no name" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663889 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_display.v(56) " "Verilog HDL Instantiation warning at main_display.v(56): instance has no name" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663889 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_display.v(65) " "Verilog HDL Instantiation warning at main_display.v(65): instance has no name" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 65 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663889 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_display.v(76) " "Verilog HDL Instantiation warning at main_display.v(76): instance has no name" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 76 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663889 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_display.v(82) " "Verilog HDL Instantiation warning at main_display.v(82): instance has no name" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 82 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663889 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main_display.v(84) " "Verilog HDL Instantiation warning at main_display.v(84): instance has no name" {  } { { "main_display.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 84 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663889 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(23) " "Verilog HDL Instantiation warning at main.v(23): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663889 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(40) " "Verilog HDL Instantiation warning at main.v(40): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663889 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(41) " "Verilog HDL Instantiation warning at main.v(41): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663889 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(46) " "Verilog HDL Instantiation warning at main.v(46): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663889 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(49) " "Verilog HDL Instantiation warning at main.v(49): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663889 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(54) " "Verilog HDL Instantiation warning at main.v(54): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663889 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(55) " "Verilog HDL Instantiation warning at main.v(55): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663890 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(61) " "Verilog HDL Instantiation warning at main.v(61): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 61 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721930663890 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721930663924 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 main.v(33) " "Verilog HDL assignment warning at main.v(33): truncated value with size 32 to match size of target (27)" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721930663925 "|main"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 main.v(60) " "Verilog HDL warning at main.v(60): actual bit length 32 differs from formal bit length 1" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 60 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721930663925 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequencia frequencia:comb_3 " "Elaborating entity \"frequencia\" for hierarchy \"frequencia:comb_3\"" {  } { { "main.v" "comb_3" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopT frequencia:comb_3\|flipflopT:comb_3 " "Elaborating entity \"flipflopT\" for hierarchy \"frequencia:comb_3\|flipflopT:comb_3\"" {  } { { "frequencia.v" "comb_3" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopD frequencia:comb_3\|flipflopD:comb_51 " "Elaborating entity \"flipflopD\" for hierarchy \"frequencia:comb_3\|flipflopD:comb_51\"" {  } { { "frequencia.v" "comb_51" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/frequencia.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_coluna contador_coluna:comb_4 " "Elaborating entity \"contador_coluna\" for hierarchy \"contador_coluna:comb_4\"" {  } { { "main.v" "comb_4" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663930 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contador_coluna.v(50) " "Verilog HDL warning at contador_coluna.v(50): actual bit length 32 differs from formal bit length 1" {  } { { "contador_coluna.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/contador_coluna.v" 50 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721930663931 "|main|contador_coluna:comb_4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contador_coluna.v(53) " "Verilog HDL warning at contador_coluna.v(53): actual bit length 32 differs from formal bit length 1" {  } { { "contador_coluna.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/contador_coluna.v" 53 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721930663931 "|main|contador_coluna:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopjk contador_coluna:comb_4\|flipflopjk:D " "Elaborating entity \"flipflopjk\" for hierarchy \"contador_coluna:comb_4\|flipflopjk:D\"" {  } { { "contador_coluna.v" "D" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/contador_coluna.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_display main_display:comb_5 " "Elaborating entity \"main_display\" for hierarchy \"main_display:comb_5\"" {  } { { "main.v" "comb_5" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopd main_display:comb_5\|flipflopd:Estado0 " "Elaborating entity \"flipflopd\" for hierarchy \"main_display:comb_5\|flipflopd:Estado0\"" {  } { { "main_display.v" "Estado0" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorunidade main_display:comb_5\|contadorunidade:UnidadeSegundos " "Elaborating entity \"contadorunidade\" for hierarchy \"main_display:comb_5\|contadorunidade:UnidadeSegundos\"" {  } { { "main_display.v" "UnidadeSegundos" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663938 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contadorunidade.v(41) " "Verilog HDL warning at contadorunidade.v(41): actual bit length 32 differs from formal bit length 1" {  } { { "contadorunidade.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/contadorunidade.v" 41 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721930663938 "|main|main_display:comb_17|contadorunidade:UnidadeSegundos"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contadorunidade.v(44) " "Verilog HDL warning at contadorunidade.v(44): actual bit length 32 differs from formal bit length 1" {  } { { "contadorunidade.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/contadorunidade.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721930663938 "|main|main_display:comb_17|contadorunidade:UnidadeSegundos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadordezena main_display:comb_5\|contadordezena:DezenaSegundos " "Elaborating entity \"contadordezena\" for hierarchy \"main_display:comb_5\|contadordezena:DezenaSegundos\"" {  } { { "main_display.v" "DezenaSegundos" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663939 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contadordezena.v(12) " "Verilog HDL warning at contadordezena.v(12): actual bit length 32 differs from formal bit length 1" {  } { { "contadordezena.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/contadordezena.v" 12 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721930663939 "|main|main_display:comb_17|contadordezena:DezenaSegundos"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contadordezena.v(13) " "Verilog HDL warning at contadordezena.v(13): actual bit length 32 differs from formal bit length 1" {  } { { "contadordezena.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/contadordezena.v" 13 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721930663939 "|main|main_display:comb_17|contadordezena:DezenaSegundos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "levelToPulse main_display:comb_5\|levelToPulse:comb_12 " "Elaborating entity \"levelToPulse\" for hierarchy \"main_display:comb_5\|levelToPulse:comb_12\"" {  } { { "main_display.v" "comb_12" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demuxdisplay main_display:comb_5\|demuxdisplay:comb_61 " "Elaborating entity \"demuxdisplay\" for hierarchy \"main_display:comb_5\|demuxdisplay:comb_61\"" {  } { { "main_display.v" "comb_61" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxdisplaycronometro main_display:comb_5\|muxdisplaycronometro:comb_63 " "Elaborating entity \"muxdisplaycronometro\" for hierarchy \"main_display:comb_5\|muxdisplaycronometro:comb_63\"" {  } { { "main_display.v" "comb_63" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663942 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "s0 0 muxdisplaycronometro.v(8) " "Net \"s0\" at muxdisplaycronometro.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "muxdisplaycronometro.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/muxdisplaycronometro.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721930663942 "|main|main_display:comb_17|muxdisplaycronometro:comb_48"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "s1 0 muxdisplaycronometro.v(8) " "Net \"s1\" at muxdisplaycronometro.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "muxdisplaycronometro.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/muxdisplaycronometro.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721930663942 "|main|main_display:comb_17|muxdisplaycronometro:comb_48"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "s4 0 muxdisplaycronometro.v(13) " "Net \"s4\" at muxdisplaycronometro.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "muxdisplaycronometro.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/muxdisplaycronometro.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721930663942 "|main|main_display:comb_17|muxdisplaycronometro:comb_48"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "s5 0 muxdisplaycronometro.v(13) " "Net \"s5\" at muxdisplaycronometro.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "muxdisplaycronometro.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/muxdisplaycronometro.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721930663942 "|main|main_display:comb_17|muxdisplaycronometro:comb_48"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "s8 0 muxdisplaycronometro.v(18) " "Net \"s8\" at muxdisplaycronometro.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "muxdisplaycronometro.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/muxdisplaycronometro.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721930663942 "|main|main_display:comb_17|muxdisplaycronometro:comb_48"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "s9 0 muxdisplaycronometro.v(18) " "Net \"s9\" at muxdisplaycronometro.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "muxdisplaycronometro.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/muxdisplaycronometro.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721930663942 "|main|main_display:comb_17|muxdisplaycronometro:comb_48"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "s12 0 muxdisplaycronometro.v(23) " "Net \"s12\" at muxdisplaycronometro.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "muxdisplaycronometro.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/muxdisplaycronometro.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721930663942 "|main|main_display:comb_17|muxdisplaycronometro:comb_48"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "s13 0 muxdisplaycronometro.v(23) " "Net \"s13\" at muxdisplaycronometro.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "muxdisplaycronometro.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/muxdisplaycronometro.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721930663942 "|main|main_display:comb_17|muxdisplaycronometro:comb_48"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estadodisplay main_display:comb_5\|estadodisplay:comb_64 " "Elaborating entity \"estadodisplay\" for hierarchy \"main_display:comb_5\|estadodisplay:comb_64\"" {  } { { "main_display.v" "comb_64" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7segNUM main_display:comb_5\|display7segNUM:comb_65 " "Elaborating entity \"display7segNUM\" for hierarchy \"main_display:comb_5\|display7segNUM:comb_65\"" {  } { { "main_display.v" "comb_65" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_display.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_crescente contador_crescente:comb_101 " "Elaborating entity \"contador_crescente\" for hierarchy \"contador_crescente:comb_101\"" {  } { { "main.v" "comb_101" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_T contador_crescente:comb_101\|ff_T:ff_T2 " "Elaborating entity \"ff_T\" for hierarchy \"contador_crescente:comb_101\|ff_T:ff_T2\"" {  } { { "contador_crescente.v" "ff_T2" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/contador_crescente.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_encher decoder_encher:comb_103 " "Elaborating entity \"decoder_encher\" for hierarchy \"decoder_encher:comb_103\"" {  } { { "main.v" "comb_103" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663945 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decoder_encher.v(15) " "Verilog HDL warning at decoder_encher.v(15): actual bit length 32 differs from formal bit length 1" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 15 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721930663945 "|main|decoder_encher:comb_6"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decoder_encher.v(49) " "Verilog HDL warning at decoder_encher.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "decoder_encher.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_encher.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721930663945 "|main|decoder_encher:comb_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_caixa main_caixa:comb_107 " "Elaborating entity \"main_caixa\" for hierarchy \"main_caixa:comb_107\"" {  } { { "main.v" "comb_107" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "caixa_agua main_caixa:comb_107\|caixa_agua:dut_caixa " "Elaborating entity \"caixa_agua\" for hierarchy \"main_caixa:comb_107\|caixa_agua:dut_caixa\"" {  } { { "main_caixa.v" "dut_caixa" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_caixa.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irrigacao main_caixa:comb_107\|irrigacao:dut_irrigacao " "Elaborating entity \"irrigacao\" for hierarchy \"main_caixa:comb_107\|irrigacao:dut_irrigacao\"" {  } { { "main_caixa.v" "dut_irrigacao" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main_caixa.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_frequencia mux_frequencia:comb_108 " "Elaborating entity \"mux_frequencia\" for hierarchy \"mux_frequencia:comb_108\"" {  } { { "main.v" "comb_108" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_decrescente contador_decrescente:comb_114 " "Elaborating entity \"contador_decrescente\" for hierarchy \"contador_decrescente:comb_114\"" {  } { { "main.v" "comb_114" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_1 contador_decrescente:comb_114\|ff_1:ff_T2 " "Elaborating entity \"ff_1\" for hierarchy \"contador_decrescente:comb_114\|ff_1:ff_T2\"" {  } { { "contador_decrescente.v" "ff_T2" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/contador_decrescente.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_esvaziar decoder_esvaziar:comb_116 " "Elaborating entity \"decoder_esvaziar\" for hierarchy \"decoder_esvaziar:comb_116\"" {  } { { "main.v" "comb_116" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663948 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cont3_n 0 decoder_esvaziar.v(35) " "Net \"cont3_n\" at decoder_esvaziar.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "decoder_esvaziar.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/decoder_esvaziar.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721930663948 "|main|decoder_esvaziar:comb_16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_linhas mux_linhas:comb_118 " "Elaborating entity \"mux_linhas\" for hierarchy \"mux_linhas:comb_118\"" {  } { { "main.v" "comb_118" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721930663948 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3 " "Ignored 3 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3 " "Ignored 3 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1721930664022 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1721930664022 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "main_caixa:comb_107\|caixa_agua:dut_caixa\|saida_erro~0 " "Found clock multiplexer main_caixa:comb_107\|caixa_agua:dut_caixa\|saida_erro~0" {  } { { "caixa_agua.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/caixa_agua.v" 21 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1721930664031 "|main|main_caixa:comb_107|caixa_agua:dut_caixa|saida_erro~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux_linhas:comb_118\|l\[4\]~0 " "Found clock multiplexer mux_linhas:comb_118\|l\[4\]~0" {  } { { "mux_linhas.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/mux_linhas.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1721930664031 "|main|mux_linhas:comb_118|l[4]~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux_linhas:comb_118\|l\[3\]~1 " "Found clock multiplexer mux_linhas:comb_118\|l\[3\]~1" {  } { { "mux_linhas.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/mux_linhas.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1721930664031 "|main|mux_linhas:comb_118|l[3]~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux_linhas:comb_118\|l\[1\]~2 " "Found clock multiplexer mux_linhas:comb_118\|l\[1\]~2" {  } { { "mux_linhas.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/mux_linhas.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1721930664031 "|main|mux_linhas:comb_118|l[1]~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux_linhas:comb_118\|l\[0\]~3 " "Found clock multiplexer mux_linhas:comb_118\|l\[0\]~3" {  } { { "mux_linhas.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/mux_linhas.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1721930664031 "|main|mux_linhas:comb_118|l[0]~3"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1721930664031 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux_frequencia:comb_108\|frequencia_atual~0 " "Found clock multiplexer mux_frequencia:comb_108\|frequencia_atual~0" {  } { { "mux_frequencia.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/mux_frequencia.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1721930664086 "|main|mux_frequencia:comb_108|frequencia_atual~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1721930664086 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "30 " "30 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1721930664205 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "col\[0\] VCC " "Pin \"col\[0\]\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721930664245 "|main|col[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[1\] VCC " "Pin \"col\[1\]\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721930664245 "|main|col[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[2\] VCC " "Pin \"col\[2\]\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721930664245 "|main|col[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[3\] VCC " "Pin \"col\[3\]\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721930664245 "|main|col[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col\[4\] VCC " "Pin \"col\[4\]\" is stuck at VCC" {  } { { "main.v" "" { Text "/home/aluno/Downloads/novo_pbl22/novo_pbl2/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721930664245 "|main|col[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1721930664245 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "236 " "Implemented 236 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721930664273 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721930664273 ""} { "Info" "ICUT_CUT_TM_LCELLS" "205 " "Implemented 205 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721930664273 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721930664273 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Downloads/novo_pbl22/novo_pbl2/output_files/main.map.smsg " "Generated suppressed messages file /home/aluno/Downloads/novo_pbl22/novo_pbl2/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721930664304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 270 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 270 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721930664311 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 25 15:04:24 2024 " "Processing ended: Thu Jul 25 15:04:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721930664311 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721930664311 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721930664311 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721930664311 ""}
