/* Generated by Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os) */

module fabric_bin2bcd(\$auto$rs_design_edit.cc:332:add_wire_btw_prims$2911 , \$auto$rs_design_edit.cc:332:add_wire_btw_prims$2912 , \$auto$rs_design_edit.cc:700:execute$2901 , \$auto$rs_design_edit.cc:700:execute$2902 , \$auto$rs_design_edit.cc:700:execute$2903 , \$auto$rs_design_edit.cc:700:execute$2904 , \$auto$rs_design_edit.cc:700:execute$2905 , \$auto$rs_design_edit.cc:700:execute$2906 , \$auto$rs_design_edit.cc:700:execute$2907 , \$auto$rs_design_edit.cc:700:execute$2908 , \$auto$rs_design_edit.cc:700:execute$2909 , \$auto$rs_design_edit.cc:700:execute$2910 , \$iopadmap$bcd[1] , \$iopadmap$bcd[2] , \$iopadmap$bcd[3] , \$iopadmap$bcd[4] , \$iopadmap$bcd[5] , \$iopadmap$bcd[6] , \$iopadmap$bcd[7] , \$iopadmap$bcd[8] , \$iopadmap$bcd[9] 
, \$iopadmap$bin[1] , \$iopadmap$bin[2] , \$iopadmap$bin[3] , \$iopadmap$bin[4] , \$iopadmap$bin[5] , \$iopadmap$bin[6] , \$iopadmap$bin[7] );
  output \$auto$rs_design_edit.cc:700:execute$2910 ;
  output \$auto$rs_design_edit.cc:700:execute$2909 ;
  output \$auto$rs_design_edit.cc:700:execute$2908 ;
  output \$auto$rs_design_edit.cc:700:execute$2907 ;
  output \$auto$rs_design_edit.cc:700:execute$2906 ;
  output \$auto$rs_design_edit.cc:700:execute$2905 ;
  output \$auto$rs_design_edit.cc:700:execute$2904 ;
  output \$auto$rs_design_edit.cc:700:execute$2903 ;
  output \$auto$rs_design_edit.cc:700:execute$2902 ;
  output \$auto$rs_design_edit.cc:700:execute$2901 ;
  output \$iopadmap$bcd[9] ;
  output \$iopadmap$bcd[8] ;
  output \$iopadmap$bcd[7] ;
  output \$iopadmap$bcd[6] ;
  output \$iopadmap$bcd[5] ;
  output \$iopadmap$bcd[4] ;
  output \$iopadmap$bcd[3] ;
  output \$iopadmap$bcd[2] ;
  output \$iopadmap$bcd[1] ;
  input \$iopadmap$bin[7] ;
  input \$iopadmap$bin[6] ;
  input \$iopadmap$bin[5] ;
  input \$iopadmap$bin[4] ;
  input \$iopadmap$bin[3] ;
  input \$iopadmap$bin[2] ;
  input \$iopadmap$bin[1] ;
  output \$auto$rs_design_edit.cc:332:add_wire_btw_prims$2911 ;
  input \$auto$rs_design_edit.cc:332:add_wire_btw_prims$2912 ;
  wire \$auto$rs_design_edit.cc:700:execute$2910 ;
  wire \$auto$rs_design_edit.cc:700:execute$2909 ;
  wire \$auto$rs_design_edit.cc:700:execute$2908 ;
  wire \$auto$rs_design_edit.cc:700:execute$2907 ;
  wire \$auto$rs_design_edit.cc:700:execute$2906 ;
  wire \$auto$rs_design_edit.cc:700:execute$2905 ;
  wire \$auto$rs_design_edit.cc:700:execute$2904 ;
  wire \$auto$rs_design_edit.cc:700:execute$2903 ;
  wire \$auto$rs_design_edit.cc:700:execute$2902 ;
  wire \$auto$rs_design_edit.cc:700:execute$2901 ;
  wire \$iopadmap$bcd[9] ;
  wire \$iopadmap$bcd[8] ;
  wire \$iopadmap$bcd[7] ;
  wire \$iopadmap$bcd[6] ;
  wire \$iopadmap$bcd[5] ;
  wire \$iopadmap$bcd[4] ;
  wire \$iopadmap$bcd[3] ;
  wire \$iopadmap$bcd[2] ;
  wire \$iopadmap$bcd[1] ;
  wire \$iopadmap$bcd[0] ;
  wire \$iopadmap$bin[7] ;
  wire \$iopadmap$bin[6] ;
  wire \$iopadmap$bin[5] ;
  wire \$iopadmap$bin[4] ;
  wire \$iopadmap$bin[3] ;
  wire \$iopadmap$bin[2] ;
  wire \$iopadmap$bin[1] ;
  wire \$iopadmap$bin[0] ;
  wire \$abc$2856$new_new_n22__ ;
  wire \$abc$2856$new_new_n23__ ;
  wire \$abc$2856$new_new_n24__ ;
  wire \$iopadmap$bcd[11] ;
  wire \$iopadmap$bcd[10] ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$2911 ;
  wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$2912 ;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haa00557d)
  ) \$abc$2856$auto$blifparse.cc:535:parse_blif$2865  (
    .A({ \$iopadmap$bin[1] , \$abc$2856$new_new_n22__ , \$abc$2856$new_new_n23__ , \$iopadmap$bin[2] , \$abc$2856$new_new_n24__  }),
    .Y(\$iopadmap$bcd[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h03ecec03)
  ) \$abc$2856$auto$blifparse.cc:535:parse_blif$2866  (
    .A({ \$abc$2856$new_new_n23__ , \$iopadmap$bin[2] , \$abc$2856$new_new_n24__ , \$iopadmap$bin[1] , \$abc$2856$new_new_n22__  }),
    .Y(\$iopadmap$bcd[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h35333335)
  ) \$abc$2856$auto$blifparse.cc:535:parse_blif$2867  (
    .A({ \$abc$2856$new_new_n23__ , \$iopadmap$bin[2] , \$iopadmap$bin[1] , \$abc$2856$new_new_n24__ , \$abc$2856$new_new_n22__  }),
    .Y(\$iopadmap$bcd[3] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff03fffe000000)
  ) \$abc$2856$auto$blifparse.cc:535:parse_blif$2868  (
    .A({ \$iopadmap$bin[7] , \$iopadmap$bin[5] , \$iopadmap$bin[6] , \$iopadmap$bin[4] , \$iopadmap$bin[3] , \$iopadmap$bin[2]  }),
    .Y(\$iopadmap$bcd[8] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0810c08ef0f70f30)
  ) \$abc$2856$auto$blifparse.cc:535:parse_blif$2857  (
    .A({ \$iopadmap$bin[4] , \$iopadmap$bin[7] , \$iopadmap$bin[6] , \$iopadmap$bin[5] , \$iopadmap$bin[3] , \$iopadmap$bin[2]  }),
    .Y(\$iopadmap$bcd[5] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfe000000)
  ) \$abc$2856$auto$blifparse.cc:535:parse_blif$2858  (
    .A({ \$iopadmap$bin[6] , \$iopadmap$bin[7] , \$iopadmap$bin[3] , \$iopadmap$bin[5] , \$iopadmap$bin[4]  }),
    .Y(\$iopadmap$bcd[9] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0001ff0000ff8c0)
  ) \$abc$2856$auto$blifparse.cc:535:parse_blif$2859  (
    .A({ \$iopadmap$bin[4] , \$iopadmap$bin[6] , \$iopadmap$bin[7] , \$iopadmap$bin[5] , \$iopadmap$bin[3] , \$iopadmap$bin[2]  }),
    .Y(\$iopadmap$bcd[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001e00003f00000)
  ) \$abc$2856$auto$blifparse.cc:535:parse_blif$2860  (
    .A({ \$iopadmap$bin[5] , \$iopadmap$bin[6] , \$iopadmap$bin[7] , \$iopadmap$bin[4] , \$iopadmap$bin[3] , \$iopadmap$bin[2]  }),
    .Y(\$iopadmap$bcd[7] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h42bffd42bfd442bf)
  ) \$abc$2856$auto$blifparse.cc:535:parse_blif$2861  (
    .A({ \$iopadmap$bin[7] , \$iopadmap$bin[5] , \$iopadmap$bin[3] , \$iopadmap$bin[2] , \$iopadmap$bin[6] , \$iopadmap$bin[4]  }),
    .Y(\$abc$2856$new_new_n22__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0830ef8ef3ef0830)
  ) \$abc$2856$auto$blifparse.cc:535:parse_blif$2862  (
    .A({ \$iopadmap$bin[4] , \$iopadmap$bin[6] , \$iopadmap$bin[7] , \$iopadmap$bin[5] , \$iopadmap$bin[3] , \$iopadmap$bin[2]  }),
    .Y(\$abc$2856$new_new_n23__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfdbfdbf66fdbfdbf)
  ) \$abc$2856$auto$blifparse.cc:535:parse_blif$2863  (
    .A({ \$iopadmap$bin[4] , \$iopadmap$bin[2] , \$iopadmap$bin[7] , \$iopadmap$bin[6] , \$iopadmap$bin[5] , \$iopadmap$bin[3]  }),
    .Y(\$abc$2856$new_new_n24__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_09_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h4554ffff)
  ) \$abc$2856$auto$blifparse.cc:535:parse_blif$2864  (
    .A({ \$abc$2856$new_new_n24__ , \$abc$2856$new_new_n23__ , \$iopadmap$bin[2] , \$iopadmap$bin[1] , \$abc$2856$new_new_n22__  }),
    .Y(\$iopadmap$bcd[4] )
  );
  assign { \$iopadmap$bcd[11] , \$iopadmap$bcd[10]  } = 2'h0;
  assign \$iopadmap$bin[0]  = \$iopadmap$bcd[0] ;
  assign \$auto$rs_design_edit.cc:700:execute$2901  = 1'h0;
  assign \$auto$rs_design_edit.cc:700:execute$2902  = 1'h0;
  assign \$auto$rs_design_edit.cc:700:execute$2903  = 1'h1;
  assign \$auto$rs_design_edit.cc:700:execute$2904  = 1'h1;
  assign \$auto$rs_design_edit.cc:700:execute$2905  = 1'h1;
  assign \$auto$rs_design_edit.cc:700:execute$2906  = 1'h1;
  assign \$auto$rs_design_edit.cc:700:execute$2907  = 1'h1;
  assign \$auto$rs_design_edit.cc:700:execute$2908  = 1'h1;
  assign \$auto$rs_design_edit.cc:700:execute$2909  = 1'h1;
  assign \$auto$rs_design_edit.cc:700:execute$2910  = 1'h1;
  assign \$auto$rs_design_edit.cc:332:add_wire_btw_prims$2911  = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$2912 ;
endmodule
