
*** Running vivado
    with args -log mult_AXI_mult_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mult_AXI_mult_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mult_AXI_mult_0_0.tcl -notrace
Command: synth_design -top mult_AXI_mult_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11051 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1459.453 ; gain = 88.914 ; free physical = 123 ; free virtual = 6762
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mult_AXI_mult_0_0' [/home/ejapundz/fa19-research/E315/project_2.tar/project_2/project_2.srcs/sources_1/bd/mult/ip/mult_AXI_mult_0_0/synth/mult_AXI_mult_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'AXI_mult' [/home/ejapundz/fa19-research/E315/project_2.tar/project_2/project_2.srcs/sources_1/new/AXI_mult.v:23]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter AW bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mini_mult' [/home/ejapundz/fa19-research/E315/project_2.tar/project_2/project_2.srcs/sources_1/new/mini_mult.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mini_mult' (1#1) [/home/ejapundz/fa19-research/E315/project_2.tar/project_2/project_2.srcs/sources_1/new/mini_mult.v:23]
INFO: [Synth 8-6157] synthesizing module 'mega_mult' [/home/ejapundz/fa19-research/E315/project_2.tar/project_2/project_2.srcs/sources_1/new/mega_mult.v:23]
	Parameter ST_IDLE bound to: 0 - type: integer 
	Parameter ST_A bound to: 1 - type: integer 
	Parameter ST_B bound to: 2 - type: integer 
	Parameter ST_READLOW bound to: 3 - type: integer 
	Parameter ST_READHIGH bound to: 4 - type: integer 
	Parameter ST_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ejapundz/fa19-research/E315/project_2.tar/project_2/project_2.srcs/sources_1/new/mega_mult.v:81]
WARNING: [Synth 8-87] always_comb on 'nextResult_reg' did not result in combinational logic [/home/ejapundz/fa19-research/E315/project_2.tar/project_2/project_2.srcs/sources_1/new/mega_mult.v:111]
INFO: [Synth 8-6155] done synthesizing module 'mega_mult' (2#1) [/home/ejapundz/fa19-research/E315/project_2.tar/project_2/project_2.srcs/sources_1/new/mega_mult.v:23]
INFO: [Synth 8-6157] synthesizing module 'AXI4LITE_Interface' [/home/ejapundz/fa19-research/E315/project_2.tar/project_2/project_2.srcs/sources_1/new/AXI4LITE_Interface.v:66]
	Parameter OPT_READ_SIDEEFFECTS bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter AW bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI4LITE_Interface' (3#1) [/home/ejapundz/fa19-research/E315/project_2.tar/project_2/project_2.srcs/sources_1/new/AXI4LITE_Interface.v:66]
INFO: [Synth 8-6155] done synthesizing module 'AXI_mult' (4#1) [/home/ejapundz/fa19-research/E315/project_2.tar/project_2/project_2.srcs/sources_1/new/AXI_mult.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mult_AXI_mult_0_0' (5#1) [/home/ejapundz/fa19-research/E315/project_2.tar/project_2/project_2.srcs/sources_1/bd/mult/ip/mult_AXI_mult_0_0/synth/mult_AXI_mult_0_0.v:58]
WARNING: [Synth 8-3331] design AXI4LITE_Interface has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design AXI4LITE_Interface has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design AXI4LITE_Interface has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design AXI4LITE_Interface has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design AXI4LITE_Interface has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design AXI4LITE_Interface has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1505.203 ; gain = 134.664 ; free physical = 180 ; free virtual = 6780
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1505.203 ; gain = 134.664 ; free physical = 180 ; free virtual = 6780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1505.203 ; gain = 134.664 ; free physical = 180 ; free virtual = 6780
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1832.207 ; gain = 0.000 ; free physical = 120 ; free virtual = 6530
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1832.207 ; gain = 0.000 ; free physical = 120 ; free virtual = 6530
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1833.207 ; gain = 1.000 ; free physical = 117 ; free virtual = 6527
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1833.207 ; gain = 462.668 ; free physical = 188 ; free virtual = 6598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1833.207 ; gain = 462.668 ; free physical = 188 ; free virtual = 6598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1833.207 ; gain = 462.668 ; free physical = 189 ; free virtual = 6599
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ejapundz/fa19-research/E315/project_2.tar/project_2/project_2.srcs/sources_1/new/mega_mult.v:128]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mega_mult'
INFO: [Synth 8-5544] ROM "WRITE_MEM_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WRITE_MEM_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'nextResult_reg' [/home/ejapundz/fa19-research/E315/project_2.tar/project_2/project_2.srcs/sources_1/new/mega_mult.v:111]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                              000 |                              000
                    ST_A |                              001 |                              001
                    ST_B |                              010 |                              010
              ST_READLOW |                              011 |                              011
             ST_READHIGH |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mega_mult'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1833.207 ; gain = 462.668 ; free physical = 180 ; free virtual = 6590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               18 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mega_mult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               18 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module AXI4LITE_Interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
DSP Report: Generating DSP inst/mega_mult0/result, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP inst/mega_mult0/result.
DSP Report: register A is absorbed into DSP inst/mega_mult0/result.
DSP Report: operator inst/mega_mult0/result is absorbed into DSP inst/mega_mult0/result.
DSP Report: operator inst/mega_mult0/result is absorbed into DSP inst/mega_mult0/result.
DSP Report: Generating DSP inst/mega_mult0/result, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP inst/mega_mult0/result.
DSP Report: register A is absorbed into DSP inst/mega_mult0/result.
DSP Report: operator inst/mega_mult0/result is absorbed into DSP inst/mega_mult0/result.
DSP Report: operator inst/mega_mult0/result is absorbed into DSP inst/mega_mult0/result.
DSP Report: Generating DSP inst/mega_mult0/result, operation Mode is: A2*B2.
DSP Report: register A is absorbed into DSP inst/mega_mult0/result.
DSP Report: register A is absorbed into DSP inst/mega_mult0/result.
DSP Report: operator inst/mega_mult0/result is absorbed into DSP inst/mega_mult0/result.
DSP Report: operator inst/mega_mult0/result is absorbed into DSP inst/mega_mult0/result.
DSP Report: Generating DSP inst/mega_mult0/result, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP inst/mega_mult0/result.
DSP Report: register A is absorbed into DSP inst/mega_mult0/result.
DSP Report: operator inst/mega_mult0/result is absorbed into DSP inst/mega_mult0/result.
DSP Report: operator inst/mega_mult0/result is absorbed into DSP inst/mega_mult0/result.
DSP Report: Generating DSP inst/minimult0/C, operation Mode is: A*B.
DSP Report: operator inst/minimult0/C is absorbed into DSP inst/minimult0/C.
INFO: [Synth 8-3917] design mult_AXI_mult_0_0 has port S_AXI_BRESP[1] driven by constant 0
INFO: [Synth 8-3917] design mult_AXI_mult_0_0 has port S_AXI_BRESP[0] driven by constant 0
INFO: [Synth 8-3917] design mult_AXI_mult_0_0 has port S_AXI_RRESP[1] driven by constant 0
INFO: [Synth 8-3917] design mult_AXI_mult_0_0 has port S_AXI_RRESP[0] driven by constant 0
WARNING: [Synth 8-3331] design mult_AXI_mult_0_0 has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design mult_AXI_mult_0_0 has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design mult_AXI_mult_0_0 has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design mult_AXI_mult_0_0 has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design mult_AXI_mult_0_0 has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design mult_AXI_mult_0_0 has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1833.207 ; gain = 462.668 ; free physical = 165 ; free virtual = 6580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mult_AXI_mult_0_0 | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mult_AXI_mult_0_0 | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mega_mult         | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mult_AXI_mult_0_0 | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mini_mult         | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1848.207 ; gain = 477.668 ; free physical = 122 ; free virtual = 6420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1848.207 ; gain = 477.668 ; free physical = 122 ; free virtual = 6420
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1868.246 ; gain = 497.707 ; free physical = 150 ; free virtual = 6418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1868.246 ; gain = 497.707 ; free physical = 150 ; free virtual = 6418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1868.246 ; gain = 497.707 ; free physical = 150 ; free virtual = 6418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1868.246 ; gain = 497.707 ; free physical = 150 ; free virtual = 6418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1868.246 ; gain = 497.707 ; free physical = 150 ; free virtual = 6418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1868.246 ; gain = 497.707 ; free physical = 150 ; free virtual = 6418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1868.246 ; gain = 497.707 ; free physical = 150 ; free virtual = 6418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    12|
|2     |DSP48E1   |     4|
|3     |DSP48E1_1 |     1|
|4     |LUT1      |     1|
|5     |LUT2      |    49|
|6     |LUT3      |    39|
|7     |LUT4      |     5|
|8     |LUT5      |    74|
|9     |LUT6      |     7|
|10    |FDRE      |   178|
|11    |LD        |    32|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------+-------------------+------+
|      |Instance                   |Module             |Cells |
+------+---------------------------+-------------------+------+
|1     |top                        |                   |   402|
|2     |  inst                     |AXI_mult           |   402|
|3     |    mega_mult0             |mega_mult          |   167|
|4     |    minimult0              |mini_mult          |     1|
|5     |    mult_v1_0_S00_AXI_inst |AXI4LITE_Interface |   233|
+------+---------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1868.246 ; gain = 497.707 ; free physical = 150 ; free virtual = 6418
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1868.246 ; gain = 169.703 ; free physical = 217 ; free virtual = 6485
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1868.254 ; gain = 497.707 ; free physical = 217 ; free virtual = 6485
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1868.254 ; gain = 0.000 ; free physical = 155 ; free virtual = 6425
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1868.254 ; gain = 503.527 ; free physical = 216 ; free virtual = 6485
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1868.254 ; gain = 0.000 ; free physical = 216 ; free virtual = 6486
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ejapundz/fa19-research/E315/project_2.tar/project_2/project_2.runs/mult_AXI_mult_0_0_synth_1/mult_AXI_mult_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1892.258 ; gain = 0.000 ; free physical = 218 ; free virtual = 6488
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ejapundz/fa19-research/E315/project_2.tar/project_2/project_2.runs/mult_AXI_mult_0_0_synth_1/mult_AXI_mult_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mult_AXI_mult_0_0_utilization_synth.rpt -pb mult_AXI_mult_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb  3 12:45:57 2020...
