/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2019.03 Build: release Linux 64-bit                         */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    /home/cad/tools/semifore/csrcompiler/2019_03/bin/x64_re6/csrCompile  */
/*    -v -x CSRSpec -t h -t sv -t docx -a fkb_dig_acl_csr -o               */
/*    fkb_dig_acl_csr acl_csr.csr                                          */
/*                                                                         */
/* Input files:                                                            */
/*    acl_csr.csr                                                          */
/*                                                                         */
/* Generated on: Thu Oct 24 20:36:37 2019                                  */
/*           by: aakirk                                                    */
/*                                                                         */

#ifndef _FKB_DIG_ACL_CSR_H_
#define _FKB_DIG_ACL_CSR_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: fkb_dig_acl_csr                           */
/* Source filename: acl_csr.csr, line: 1624                                */
/* Wide Memory: fkb_dig_acl_csr.aclMemory                                  */
#define FKB_DIG_ACL_CSR_ACLMEMORY_ADDRESS 0x0ul
#define FKB_DIG_ACL_CSR_ACLMEMORY_BYTE_ADDRESS 0x0ul
/* Register: fkb_dig_acl_csr.rAscratch                                     */
#define FKB_DIG_ACL_CSR_RASCRATCH_ADDRESS 0x1000000ul
#define FKB_DIG_ACL_CSR_RASCRATCH_BYTE_ADDRESS 0x1000000ul
/* Register: fkb_dig_acl_csr.rAdcctl0                                      */
#define FKB_DIG_ACL_CSR_RADCCTL0_ADDRESS 0x1000004ul
#define FKB_DIG_ACL_CSR_RADCCTL0_BYTE_ADDRESS 0x1000004ul
/* Register: fkb_dig_acl_csr.rAdcctl1                                      */
#define FKB_DIG_ACL_CSR_RADCCTL1_ADDRESS 0x1000008ul
#define FKB_DIG_ACL_CSR_RADCCTL1_BYTE_ADDRESS 0x1000008ul
/* Register: fkb_dig_acl_csr.rAcfg0                                        */
#define FKB_DIG_ACL_CSR_RACFG0_ADDRESS 0x100000cul
#define FKB_DIG_ACL_CSR_RACFG0_BYTE_ADDRESS 0x100000cul
/* Register: fkb_dig_acl_csr.rAcfg1                                        */
#define FKB_DIG_ACL_CSR_RACFG1_ADDRESS 0x1000010ul
#define FKB_DIG_ACL_CSR_RACFG1_BYTE_ADDRESS 0x1000010ul
/* Register: fkb_dig_acl_csr.rAdccfg0                                      */
#define FKB_DIG_ACL_CSR_RADCCFG0_ADDRESS 0x1000014ul
#define FKB_DIG_ACL_CSR_RADCCFG0_BYTE_ADDRESS 0x1000014ul
/* Register: fkb_dig_acl_csr.rAdccfg1                                      */
#define FKB_DIG_ACL_CSR_RADCCFG1_ADDRESS 0x1000018ul
#define FKB_DIG_ACL_CSR_RADCCFG1_BYTE_ADDRESS 0x1000018ul
/* Register: fkb_dig_acl_csr.rAdccfg2                                      */
#define FKB_DIG_ACL_CSR_RADCCFG2_ADDRESS 0x100001cul
#define FKB_DIG_ACL_CSR_RADCCFG2_BYTE_ADDRESS 0x100001cul
/* Register: fkb_dig_acl_csr.rAdccfg3                                      */
#define FKB_DIG_ACL_CSR_RADCCFG3_ADDRESS 0x1000020ul
#define FKB_DIG_ACL_CSR_RADCCFG3_BYTE_ADDRESS 0x1000020ul
/* Register: fkb_dig_acl_csr.rAdccfg4                                      */
#define FKB_DIG_ACL_CSR_RADCCFG4_ADDRESS 0x1000024ul
#define FKB_DIG_ACL_CSR_RADCCFG4_BYTE_ADDRESS 0x1000024ul
/* Register: fkb_dig_acl_csr.rAdccfg5                                      */
#define FKB_DIG_ACL_CSR_RADCCFG5_ADDRESS 0x1000028ul
#define FKB_DIG_ACL_CSR_RADCCFG5_BYTE_ADDRESS 0x1000028ul
/* Register: fkb_dig_acl_csr.rAdccfg6                                      */
#define FKB_DIG_ACL_CSR_RADCCFG6_ADDRESS 0x100002cul
#define FKB_DIG_ACL_CSR_RADCCFG6_BYTE_ADDRESS 0x100002cul
/* Register: fkb_dig_acl_csr.rAdccfg7                                      */
#define FKB_DIG_ACL_CSR_RADCCFG7_ADDRESS 0x1000030ul
#define FKB_DIG_ACL_CSR_RADCCFG7_BYTE_ADDRESS 0x1000030ul
/* Register: fkb_dig_acl_csr.rAgs0                                         */
#define FKB_DIG_ACL_CSR_RAGS0_ADDRESS 0x1000034ul
#define FKB_DIG_ACL_CSR_RAGS0_BYTE_ADDRESS 0x1000034ul
/* Register: fkb_dig_acl_csr.rAgs1                                         */
#define FKB_DIG_ACL_CSR_RAGS1_ADDRESS 0x1000038ul
#define FKB_DIG_ACL_CSR_RAGS1_BYTE_ADDRESS 0x1000038ul
/* Register: fkb_dig_acl_csr.rActl                                         */
#define FKB_DIG_ACL_CSR_RACTL_ADDRESS 0x100003cul
#define FKB_DIG_ACL_CSR_RACTL_BYTE_ADDRESS 0x100003cul
/* Register: fkb_dig_acl_csr.rAend                                         */
#define FKB_DIG_ACL_CSR_RAEND_ADDRESS 0x100fffcul
#define FKB_DIG_ACL_CSR_RAEND_BYTE_ADDRESS 0x100fffcul


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: fkb_dig_acl_csr                                        */
/* Addressmap template: fkb_dig_acl_csr                                    */
/* Source filename: acl_csr.csr, line: 35                                  */
#define FKB_DIG_ACL_CSR_SIZE 0x2000000ul
#define FKB_DIG_ACL_CSR_BYTE_SIZE 0x2000000ul
/* Wide Memory member: fkb_dig_acl_csr.aclMemory                           */
/* Wide Memory type referenced: fkb_dig_acl_csr::aclMemory                 */
/* Wide Memory template referenced: fkb_dig_acl_csr::aclMemory             */
#define FKB_DIG_ACL_CSR_ACLMEMORY_OFFSET 0x0ul
#define FKB_DIG_ACL_CSR_ACLMEMORY_BYTE_OFFSET 0x0ul
#define FKB_DIG_ACL_CSR_ACLMEMORY_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_ACLMEMORY_WRITE_ACCESS 1u
/* Register member: fkb_dig_acl_csr.rAscratch                              */
/* Register type referenced: fkb_dig_acl_csr::rAscratch                    */
/* Register template referenced: fkb_dig_acl_csr::rAscratch                */
#define FKB_DIG_ACL_CSR_RASCRATCH_OFFSET 0x1000000ul
#define FKB_DIG_ACL_CSR_RASCRATCH_BYTE_OFFSET 0x1000000ul
#define FKB_DIG_ACL_CSR_RASCRATCH_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RASCRATCH_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RASCRATCH_RESET_VALUE 0x00000000ul
#define FKB_DIG_ACL_CSR_RASCRATCH_RESET_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RASCRATCH_READ_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RASCRATCH_WRITE_MASK 0xfffffffful
/* Register member: fkb_dig_acl_csr.rAdcctl0                               */
/* Register type referenced: fkb_dig_acl_csr::rAdcctl0                     */
/* Register template referenced: fkb_dig_acl_csr::rAdcctl0                 */
#define FKB_DIG_ACL_CSR_RADCCTL0_OFFSET 0x1000004ul
#define FKB_DIG_ACL_CSR_RADCCTL0_BYTE_OFFSET 0x1000004ul
#define FKB_DIG_ACL_CSR_RADCCTL0_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_RESET_VALUE 0x00010000ul
#define FKB_DIG_ACL_CSR_RADCCTL0_RESET_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RADCCTL0_READ_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RADCCTL0_WRITE_MASK 0xfffffffful
/* Register member: fkb_dig_acl_csr.rAdcctl1                               */
/* Register type referenced: fkb_dig_acl_csr::rAdcctl1                     */
/* Register template referenced: fkb_dig_acl_csr::rAdcctl1                 */
#define FKB_DIG_ACL_CSR_RADCCTL1_OFFSET 0x1000008ul
#define FKB_DIG_ACL_CSR_RADCCTL1_BYTE_OFFSET 0x1000008ul
#define FKB_DIG_ACL_CSR_RADCCTL1_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL1_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL1_RESET_VALUE 0x00000000ul
#define FKB_DIG_ACL_CSR_RADCCTL1_RESET_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RADCCTL1_READ_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RADCCTL1_WRITE_MASK 0x00000001ul
/* Register member: fkb_dig_acl_csr.rAcfg0                                 */
/* Register type referenced: fkb_dig_acl_csr::rAcfg0                       */
/* Register template referenced: fkb_dig_acl_csr::rAcfg0                   */
#define FKB_DIG_ACL_CSR_RACFG0_OFFSET 0x100000cul
#define FKB_DIG_ACL_CSR_RACFG0_BYTE_OFFSET 0x100000cul
#define FKB_DIG_ACL_CSR_RACFG0_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RACFG0_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RACFG0_RESET_VALUE 0x05ff0000ul
#define FKB_DIG_ACL_CSR_RACFG0_RESET_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RACFG0_READ_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RACFG0_WRITE_MASK 0x07ff0073ul
/* Register member: fkb_dig_acl_csr.rAcfg1                                 */
/* Register type referenced: fkb_dig_acl_csr::rAcfg1                       */
/* Register template referenced: fkb_dig_acl_csr::rAcfg1                   */
#define FKB_DIG_ACL_CSR_RACFG1_OFFSET 0x1000010ul
#define FKB_DIG_ACL_CSR_RACFG1_BYTE_OFFSET 0x1000010ul
#define FKB_DIG_ACL_CSR_RACFG1_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RACFG1_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RACFG1_RESET_VALUE 0x00000000ul
#define FKB_DIG_ACL_CSR_RACFG1_RESET_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RACFG1_READ_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RACFG1_WRITE_MASK 0xfffffffful
/* Register member: fkb_dig_acl_csr.rAdccfg0                               */
/* Register type referenced: fkb_dig_acl_csr::rAdccfg0                     */
/* Register template referenced: fkb_dig_acl_csr::rAdccfg0                 */
#define FKB_DIG_ACL_CSR_RADCCFG0_OFFSET 0x1000014ul
#define FKB_DIG_ACL_CSR_RADCCFG0_BYTE_OFFSET 0x1000014ul
#define FKB_DIG_ACL_CSR_RADCCFG0_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG0_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG0_RESET_VALUE 0x00000000ul
#define FKB_DIG_ACL_CSR_RADCCFG0_RESET_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RADCCFG0_READ_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RADCCFG0_WRITE_MASK 0xfffffffful
/* Register member: fkb_dig_acl_csr.rAdccfg1                               */
/* Register type referenced: fkb_dig_acl_csr::rAdccfg1                     */
/* Register template referenced: fkb_dig_acl_csr::rAdccfg1                 */
#define FKB_DIG_ACL_CSR_RADCCFG1_OFFSET 0x1000018ul
#define FKB_DIG_ACL_CSR_RADCCFG1_BYTE_OFFSET 0x1000018ul
#define FKB_DIG_ACL_CSR_RADCCFG1_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG1_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG1_RESET_VALUE 0x00000000ul
#define FKB_DIG_ACL_CSR_RADCCFG1_RESET_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RADCCFG1_READ_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RADCCFG1_WRITE_MASK 0xfffffffful
/* Register member: fkb_dig_acl_csr.rAdccfg2                               */
/* Register type referenced: fkb_dig_acl_csr::rAdccfg2                     */
/* Register template referenced: fkb_dig_acl_csr::rAdccfg2                 */
#define FKB_DIG_ACL_CSR_RADCCFG2_OFFSET 0x100001cul
#define FKB_DIG_ACL_CSR_RADCCFG2_BYTE_OFFSET 0x100001cul
#define FKB_DIG_ACL_CSR_RADCCFG2_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG2_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG2_RESET_VALUE 0x00000000ul
#define FKB_DIG_ACL_CSR_RADCCFG2_RESET_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RADCCFG2_READ_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RADCCFG2_WRITE_MASK 0xfffffffful
/* Register member: fkb_dig_acl_csr.rAdccfg3                               */
/* Register type referenced: fkb_dig_acl_csr::rAdccfg3                     */
/* Register template referenced: fkb_dig_acl_csr::rAdccfg3                 */
#define FKB_DIG_ACL_CSR_RADCCFG3_OFFSET 0x1000020ul
#define FKB_DIG_ACL_CSR_RADCCFG3_BYTE_OFFSET 0x1000020ul
#define FKB_DIG_ACL_CSR_RADCCFG3_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG3_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG3_RESET_VALUE 0x00000000ul
#define FKB_DIG_ACL_CSR_RADCCFG3_RESET_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RADCCFG3_READ_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RADCCFG3_WRITE_MASK 0xfffffffful
/* Register member: fkb_dig_acl_csr.rAdccfg4                               */
/* Register type referenced: fkb_dig_acl_csr::rAdccfg4                     */
/* Register template referenced: fkb_dig_acl_csr::rAdccfg4                 */
#define FKB_DIG_ACL_CSR_RADCCFG4_OFFSET 0x1000024ul
#define FKB_DIG_ACL_CSR_RADCCFG4_BYTE_OFFSET 0x1000024ul
#define FKB_DIG_ACL_CSR_RADCCFG4_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG4_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG4_RESET_VALUE 0x00000000ul
#define FKB_DIG_ACL_CSR_RADCCFG4_RESET_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RADCCFG4_READ_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RADCCFG4_WRITE_MASK 0xfffffffful
/* Register member: fkb_dig_acl_csr.rAdccfg5                               */
/* Register type referenced: fkb_dig_acl_csr::rAdccfg5                     */
/* Register template referenced: fkb_dig_acl_csr::rAdccfg5                 */
#define FKB_DIG_ACL_CSR_RADCCFG5_OFFSET 0x1000028ul
#define FKB_DIG_ACL_CSR_RADCCFG5_BYTE_OFFSET 0x1000028ul
#define FKB_DIG_ACL_CSR_RADCCFG5_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG5_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG5_RESET_VALUE 0x00000000ul
#define FKB_DIG_ACL_CSR_RADCCFG5_RESET_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RADCCFG5_READ_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RADCCFG5_WRITE_MASK 0xfffffffful
/* Register member: fkb_dig_acl_csr.rAdccfg6                               */
/* Register type referenced: fkb_dig_acl_csr::rAdccfg6                     */
/* Register template referenced: fkb_dig_acl_csr::rAdccfg6                 */
#define FKB_DIG_ACL_CSR_RADCCFG6_OFFSET 0x100002cul
#define FKB_DIG_ACL_CSR_RADCCFG6_BYTE_OFFSET 0x100002cul
#define FKB_DIG_ACL_CSR_RADCCFG6_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG6_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG6_RESET_VALUE 0x00000000ul
#define FKB_DIG_ACL_CSR_RADCCFG6_RESET_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RADCCFG6_READ_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RADCCFG6_WRITE_MASK 0xfffffffful
/* Register member: fkb_dig_acl_csr.rAdccfg7                               */
/* Register type referenced: fkb_dig_acl_csr::rAdccfg7                     */
/* Register template referenced: fkb_dig_acl_csr::rAdccfg7                 */
#define FKB_DIG_ACL_CSR_RADCCFG7_OFFSET 0x1000030ul
#define FKB_DIG_ACL_CSR_RADCCFG7_BYTE_OFFSET 0x1000030ul
#define FKB_DIG_ACL_CSR_RADCCFG7_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG7_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG7_RESET_VALUE 0x00000000ul
#define FKB_DIG_ACL_CSR_RADCCFG7_RESET_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RADCCFG7_READ_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RADCCFG7_WRITE_MASK 0xfffffffful
/* Register member: fkb_dig_acl_csr.rAgs0                                  */
/* Register type referenced: fkb_dig_acl_csr::rAgs0                        */
/* Register template referenced: fkb_dig_acl_csr::rAgs0                    */
#define FKB_DIG_ACL_CSR_RAGS0_OFFSET 0x1000034ul
#define FKB_DIG_ACL_CSR_RAGS0_BYTE_OFFSET 0x1000034ul
#define FKB_DIG_ACL_CSR_RAGS0_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RAGS0_WRITE_ACCESS 0u
#define FKB_DIG_ACL_CSR_RAGS0_RESET_VALUE 0x00000000ul
#define FKB_DIG_ACL_CSR_RAGS0_RESET_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RAGS0_READ_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RAGS0_WRITE_MASK 0x00000000ul
/* Register member: fkb_dig_acl_csr.rAgs1                                  */
/* Register type referenced: fkb_dig_acl_csr::rAgs1                        */
/* Register template referenced: fkb_dig_acl_csr::rAgs1                    */
#define FKB_DIG_ACL_CSR_RAGS1_OFFSET 0x1000038ul
#define FKB_DIG_ACL_CSR_RAGS1_BYTE_OFFSET 0x1000038ul
#define FKB_DIG_ACL_CSR_RAGS1_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RAGS1_WRITE_ACCESS 0u
#define FKB_DIG_ACL_CSR_RAGS1_RESET_VALUE 0x00800001ul
#define FKB_DIG_ACL_CSR_RAGS1_RESET_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RAGS1_READ_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RAGS1_WRITE_MASK 0x00000000ul
/* Register member: fkb_dig_acl_csr.rActl                                  */
/* Register type referenced: fkb_dig_acl_csr::rActl                        */
/* Register template referenced: fkb_dig_acl_csr::rActl                    */
#define FKB_DIG_ACL_CSR_RACTL_OFFSET 0x100003cul
#define FKB_DIG_ACL_CSR_RACTL_BYTE_OFFSET 0x100003cul
#define FKB_DIG_ACL_CSR_RACTL_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RACTL_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RACTL_RESET_VALUE 0x00000000ul
#define FKB_DIG_ACL_CSR_RACTL_RESET_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RACTL_READ_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RACTL_WRITE_MASK 0x81ff0ff3ul
/* Register member: fkb_dig_acl_csr.rAend                                  */
/* Register type referenced: fkb_dig_acl_csr::rAend                        */
/* Register template referenced: fkb_dig_acl_csr::rAend                    */
#define FKB_DIG_ACL_CSR_RAEND_OFFSET 0x100fffcul
#define FKB_DIG_ACL_CSR_RAEND_BYTE_OFFSET 0x100fffcul
#define FKB_DIG_ACL_CSR_RAEND_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RAEND_WRITE_ACCESS 0u
#define FKB_DIG_ACL_CSR_RAEND_RESET_VALUE 0x00000000ul
#define FKB_DIG_ACL_CSR_RAEND_RESET_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RAEND_READ_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RAEND_WRITE_MASK 0x00000000ul

/* Wide Memory type: fkb_dig_acl_csr::aclMemory                            */
/* Wide Memory template: fkb_dig_acl_csr::aclMemory                        */
/* Source filename: acl_csr.csr, line: 56                                  */
#define FKB_DIG_ACL_CSR_ACLMEMORY_SIZE 0x8000u
#define FKB_DIG_ACL_CSR_ACLMEMORY_BYTE_SIZE 0x8000u
#define FKB_DIG_ACL_CSR_ACLMEMORY_ENTRIES 0x600ull
#define FKB_DIG_ACL_CSR_ACLMEMORY_MSB 127u
#define FKB_DIG_ACL_CSR_ACLMEMORY_LSB 0u
#define FKB_DIG_ACL_CSR_ACLMEMORY_WIDTH 128u

/* Register type: fkb_dig_acl_csr::rAscratch                               */
/* Register template: fkb_dig_acl_csr::rAscratch                           */
/* Source filename: acl_csr.csr, line: 78                                  */
/* Field member: fkb_dig_acl_csr::rAscratch.val                            */
/* Source filename: acl_csr.csr, line: 90                                  */
#define FKB_DIG_ACL_CSR_RASCRATCH_VAL_MSB 31u
#define FKB_DIG_ACL_CSR_RASCRATCH_VAL_LSB 0u
#define FKB_DIG_ACL_CSR_RASCRATCH_VAL_WIDTH 32u
#define FKB_DIG_ACL_CSR_RASCRATCH_VAL_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RASCRATCH_VAL_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RASCRATCH_VAL_RESET 0x00000000ul
#define FKB_DIG_ACL_CSR_RASCRATCH_VAL_FIELD_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RASCRATCH_VAL_GET(x) ((x) & 0xfffffffful)
#define FKB_DIG_ACL_CSR_RASCRATCH_VAL_SET(x) ((x) & 0xfffffffful)
#define FKB_DIG_ACL_CSR_RASCRATCH_VAL_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: fkb_dig_acl_csr::rAdcctl0                                */
/* Register template: fkb_dig_acl_csr::rAdcctl0                            */
/* Source filename: acl_csr.csr, line: 106                                 */
/* Field member: fkb_dig_acl_csr::rAdcctl0.dtest2Sel                       */
/* Source filename: acl_csr.csr, line: 308                                 */
#define FKB_DIG_ACL_CSR_RADCCTL0_DTEST2SEL_MSB 31u
#define FKB_DIG_ACL_CSR_RADCCTL0_DTEST2SEL_LSB 30u
#define FKB_DIG_ACL_CSR_RADCCTL0_DTEST2SEL_WIDTH 2u
#define FKB_DIG_ACL_CSR_RADCCTL0_DTEST2SEL_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_DTEST2SEL_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_DTEST2SEL_RESET 0x0u
#define FKB_DIG_ACL_CSR_RADCCTL0_DTEST2SEL_FIELD_MASK 0xc0000000ul
#define FKB_DIG_ACL_CSR_RADCCTL0_DTEST2SEL_GET(x) \
   (((x) & 0xc0000000ul) >> 30)
#define FKB_DIG_ACL_CSR_RADCCTL0_DTEST2SEL_SET(x) \
   (((x) << 30) & 0xc0000000ul)
#define FKB_DIG_ACL_CSR_RADCCTL0_DTEST2SEL_MODIFY(r, x) \
   ((((x) << 30) & 0xc0000000ul) | ((r) & 0x3ffffffful))
/* Field member: fkb_dig_acl_csr::rAdcctl0.dtest1Sel                       */
/* Source filename: acl_csr.csr, line: 296                                 */
#define FKB_DIG_ACL_CSR_RADCCTL0_DTEST1SEL_MSB 29u
#define FKB_DIG_ACL_CSR_RADCCTL0_DTEST1SEL_LSB 28u
#define FKB_DIG_ACL_CSR_RADCCTL0_DTEST1SEL_WIDTH 2u
#define FKB_DIG_ACL_CSR_RADCCTL0_DTEST1SEL_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_DTEST1SEL_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_DTEST1SEL_RESET 0x0u
#define FKB_DIG_ACL_CSR_RADCCTL0_DTEST1SEL_FIELD_MASK 0x30000000ul
#define FKB_DIG_ACL_CSR_RADCCTL0_DTEST1SEL_GET(x) \
   (((x) & 0x30000000ul) >> 28)
#define FKB_DIG_ACL_CSR_RADCCTL0_DTEST1SEL_SET(x) \
   (((x) << 28) & 0x30000000ul)
#define FKB_DIG_ACL_CSR_RADCCTL0_DTEST1SEL_MODIFY(r, x) \
   ((((x) << 28) & 0x30000000ul) | ((r) & 0xcffffffful))
/* Field member: fkb_dig_acl_csr::rAdcctl0.dtestSliceSel                   */
/* Source filename: acl_csr.csr, line: 278                                 */
#define FKB_DIG_ACL_CSR_RADCCTL0_DTESTSLICESEL_MSB 27u
#define FKB_DIG_ACL_CSR_RADCCTL0_DTESTSLICESEL_LSB 25u
#define FKB_DIG_ACL_CSR_RADCCTL0_DTESTSLICESEL_WIDTH 3u
#define FKB_DIG_ACL_CSR_RADCCTL0_DTESTSLICESEL_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_DTESTSLICESEL_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_DTESTSLICESEL_RESET 0x0u
#define FKB_DIG_ACL_CSR_RADCCTL0_DTESTSLICESEL_FIELD_MASK 0x0e000000ul
#define FKB_DIG_ACL_CSR_RADCCTL0_DTESTSLICESEL_GET(x) \
   (((x) & 0x0e000000ul) >> 25)
#define FKB_DIG_ACL_CSR_RADCCTL0_DTESTSLICESEL_SET(x) \
   (((x) << 25) & 0x0e000000ul)
#define FKB_DIG_ACL_CSR_RADCCTL0_DTESTSLICESEL_MODIFY(r, x) \
   ((((x) << 25) & 0x0e000000ul) | ((r) & 0xf1fffffful))
/* Field member: fkb_dig_acl_csr::rAdcctl0.trimClkGain                     */
/* Source filename: acl_csr.csr, line: 258                                 */
#define FKB_DIG_ACL_CSR_RADCCTL0_TRIMCLKGAIN_MSB 24u
#define FKB_DIG_ACL_CSR_RADCCTL0_TRIMCLKGAIN_LSB 17u
#define FKB_DIG_ACL_CSR_RADCCTL0_TRIMCLKGAIN_WIDTH 8u
#define FKB_DIG_ACL_CSR_RADCCTL0_TRIMCLKGAIN_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_TRIMCLKGAIN_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_TRIMCLKGAIN_RESET 0x00u
#define FKB_DIG_ACL_CSR_RADCCTL0_TRIMCLKGAIN_FIELD_MASK 0x01fe0000ul
#define FKB_DIG_ACL_CSR_RADCCTL0_TRIMCLKGAIN_GET(x) \
   (((x) & 0x01fe0000ul) >> 17)
#define FKB_DIG_ACL_CSR_RADCCTL0_TRIMCLKGAIN_SET(x) \
   (((x) << 17) & 0x01fe0000ul)
#define FKB_DIG_ACL_CSR_RADCCTL0_TRIMCLKGAIN_MODIFY(r, x) \
   ((((x) << 17) & 0x01fe0000ul) | ((r) & 0xfe01fffful))
/* Field member: fkb_dig_acl_csr::rAdcctl0.trimIbias                       */
/* Source filename: acl_csr.csr, line: 240                                 */
#define FKB_DIG_ACL_CSR_RADCCTL0_TRIMIBIAS_MSB 16u
#define FKB_DIG_ACL_CSR_RADCCTL0_TRIMIBIAS_LSB 14u
#define FKB_DIG_ACL_CSR_RADCCTL0_TRIMIBIAS_WIDTH 3u
#define FKB_DIG_ACL_CSR_RADCCTL0_TRIMIBIAS_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_TRIMIBIAS_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_TRIMIBIAS_RESET 0x4u
#define FKB_DIG_ACL_CSR_RADCCTL0_TRIMIBIAS_FIELD_MASK 0x0001c000ul
#define FKB_DIG_ACL_CSR_RADCCTL0_TRIMIBIAS_GET(x) \
   (((x) & 0x0001c000ul) >> 14)
#define FKB_DIG_ACL_CSR_RADCCTL0_TRIMIBIAS_SET(x) \
   (((x) << 14) & 0x0001c000ul)
#define FKB_DIG_ACL_CSR_RADCCTL0_TRIMIBIAS_MODIFY(r, x) \
   ((((x) << 14) & 0x0001c000ul) | ((r) & 0xfffe3ffful))
/* Field member: fkb_dig_acl_csr::rAdcctl0.outFormat                       */
/* Source filename: acl_csr.csr, line: 214                                 */
#define FKB_DIG_ACL_CSR_RADCCTL0_OUTFORMAT_MSB 13u
#define FKB_DIG_ACL_CSR_RADCCTL0_OUTFORMAT_LSB 13u
#define FKB_DIG_ACL_CSR_RADCCTL0_OUTFORMAT_WIDTH 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_OUTFORMAT_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_OUTFORMAT_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_OUTFORMAT_RESET 0x0u
#define FKB_DIG_ACL_CSR_RADCCTL0_OUTFORMAT_FIELD_MASK 0x00002000ul
#define FKB_DIG_ACL_CSR_RADCCTL0_OUTFORMAT_GET(x) \
   (((x) & 0x00002000ul) >> 13)
#define FKB_DIG_ACL_CSR_RADCCTL0_OUTFORMAT_SET(x) \
   (((x) << 13) & 0x00002000ul)
#define FKB_DIG_ACL_CSR_RADCCTL0_OUTFORMAT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: fkb_dig_acl_csr::rAdcctl0.digEn                           */
/* Source filename: acl_csr.csr, line: 198                                 */
#define FKB_DIG_ACL_CSR_RADCCTL0_DIGEN_MSB 12u
#define FKB_DIG_ACL_CSR_RADCCTL0_DIGEN_LSB 5u
#define FKB_DIG_ACL_CSR_RADCCTL0_DIGEN_WIDTH 8u
#define FKB_DIG_ACL_CSR_RADCCTL0_DIGEN_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_DIGEN_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_DIGEN_RESET 0x00u
#define FKB_DIG_ACL_CSR_RADCCTL0_DIGEN_FIELD_MASK 0x00001fe0ul
#define FKB_DIG_ACL_CSR_RADCCTL0_DIGEN_GET(x) (((x) & 0x00001fe0ul) >> 5)
#define FKB_DIG_ACL_CSR_RADCCTL0_DIGEN_SET(x) (((x) << 5) & 0x00001fe0ul)
#define FKB_DIG_ACL_CSR_RADCCTL0_DIGEN_MODIFY(r, x) \
   ((((x) << 5) & 0x00001fe0ul) | ((r) & 0xffffe01ful))
/* Field member: fkb_dig_acl_csr::rAdcctl0.ctlEn                           */
/* Source filename: acl_csr.csr, line: 182                                 */
#define FKB_DIG_ACL_CSR_RADCCTL0_CTLEN_MSB 4u
#define FKB_DIG_ACL_CSR_RADCCTL0_CTLEN_LSB 4u
#define FKB_DIG_ACL_CSR_RADCCTL0_CTLEN_WIDTH 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_CTLEN_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_CTLEN_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_CTLEN_RESET 0x0u
#define FKB_DIG_ACL_CSR_RADCCTL0_CTLEN_FIELD_MASK 0x00000010ul
#define FKB_DIG_ACL_CSR_RADCCTL0_CTLEN_GET(x) (((x) & 0x00000010ul) >> 4)
#define FKB_DIG_ACL_CSR_RADCCTL0_CTLEN_SET(x) (((x) << 4) & 0x00000010ul)
#define FKB_DIG_ACL_CSR_RADCCTL0_CTLEN_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: fkb_dig_acl_csr::rAdcctl0.cmpEn                           */
/* Source filename: acl_csr.csr, line: 166                                 */
#define FKB_DIG_ACL_CSR_RADCCTL0_CMPEN_MSB 3u
#define FKB_DIG_ACL_CSR_RADCCTL0_CMPEN_LSB 3u
#define FKB_DIG_ACL_CSR_RADCCTL0_CMPEN_WIDTH 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_CMPEN_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_CMPEN_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_CMPEN_RESET 0x0u
#define FKB_DIG_ACL_CSR_RADCCTL0_CMPEN_FIELD_MASK 0x00000008ul
#define FKB_DIG_ACL_CSR_RADCCTL0_CMPEN_GET(x) (((x) & 0x00000008ul) >> 3)
#define FKB_DIG_ACL_CSR_RADCCTL0_CMPEN_SET(x) (((x) << 3) & 0x00000008ul)
#define FKB_DIG_ACL_CSR_RADCCTL0_CMPEN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: fkb_dig_acl_csr::rAdcctl0.bufEn                           */
/* Source filename: acl_csr.csr, line: 150                                 */
#define FKB_DIG_ACL_CSR_RADCCTL0_BUFEN_MSB 2u
#define FKB_DIG_ACL_CSR_RADCCTL0_BUFEN_LSB 2u
#define FKB_DIG_ACL_CSR_RADCCTL0_BUFEN_WIDTH 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_BUFEN_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_BUFEN_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_BUFEN_RESET 0x0u
#define FKB_DIG_ACL_CSR_RADCCTL0_BUFEN_FIELD_MASK 0x00000004ul
#define FKB_DIG_ACL_CSR_RADCCTL0_BUFEN_GET(x) (((x) & 0x00000004ul) >> 2)
#define FKB_DIG_ACL_CSR_RADCCTL0_BUFEN_SET(x) (((x) << 2) & 0x00000004ul)
#define FKB_DIG_ACL_CSR_RADCCTL0_BUFEN_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: fkb_dig_acl_csr::rAdcctl0.gmEn                            */
/* Source filename: acl_csr.csr, line: 134                                 */
#define FKB_DIG_ACL_CSR_RADCCTL0_GMEN_MSB 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_GMEN_LSB 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_GMEN_WIDTH 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_GMEN_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_GMEN_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_GMEN_RESET 0x0u
#define FKB_DIG_ACL_CSR_RADCCTL0_GMEN_FIELD_MASK 0x00000002ul
#define FKB_DIG_ACL_CSR_RADCCTL0_GMEN_GET(x) (((x) & 0x00000002ul) >> 1)
#define FKB_DIG_ACL_CSR_RADCCTL0_GMEN_SET(x) (((x) << 1) & 0x00000002ul)
#define FKB_DIG_ACL_CSR_RADCCTL0_GMEN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: fkb_dig_acl_csr::rAdcctl0.ibiasEn                         */
/* Source filename: acl_csr.csr, line: 118                                 */
#define FKB_DIG_ACL_CSR_RADCCTL0_IBIASEN_MSB 0u
#define FKB_DIG_ACL_CSR_RADCCTL0_IBIASEN_LSB 0u
#define FKB_DIG_ACL_CSR_RADCCTL0_IBIASEN_WIDTH 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_IBIASEN_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_IBIASEN_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL0_IBIASEN_RESET 0x0u
#define FKB_DIG_ACL_CSR_RADCCTL0_IBIASEN_FIELD_MASK 0x00000001ul
#define FKB_DIG_ACL_CSR_RADCCTL0_IBIASEN_GET(x) ((x) & 0x00000001ul)
#define FKB_DIG_ACL_CSR_RADCCTL0_IBIASEN_SET(x) ((x) & 0x00000001ul)
#define FKB_DIG_ACL_CSR_RADCCTL0_IBIASEN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: fkb_dig_acl_csr::rAdcctl1                                */
/* Register template: fkb_dig_acl_csr::rAdcctl1                            */
/* Source filename: acl_csr.csr, line: 336                                 */
/* Field member: fkb_dig_acl_csr::rAdcctl1.sequenceEn                      */
/* Source filename: acl_csr.csr, line: 348                                 */
#define FKB_DIG_ACL_CSR_RADCCTL1_SEQUENCEEN_MSB 0u
#define FKB_DIG_ACL_CSR_RADCCTL1_SEQUENCEEN_LSB 0u
#define FKB_DIG_ACL_CSR_RADCCTL1_SEQUENCEEN_WIDTH 1u
#define FKB_DIG_ACL_CSR_RADCCTL1_SEQUENCEEN_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL1_SEQUENCEEN_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCTL1_SEQUENCEEN_RESET 0x0u
#define FKB_DIG_ACL_CSR_RADCCTL1_SEQUENCEEN_FIELD_MASK 0x00000001ul
#define FKB_DIG_ACL_CSR_RADCCTL1_SEQUENCEEN_GET(x) ((x) & 0x00000001ul)
#define FKB_DIG_ACL_CSR_RADCCTL1_SEQUENCEEN_SET(x) ((x) & 0x00000001ul)
#define FKB_DIG_ACL_CSR_RADCCTL1_SEQUENCEEN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: fkb_dig_acl_csr::rAcfg0                                  */
/* Register template: fkb_dig_acl_csr::rAcfg0                              */
/* Source filename: acl_csr.csr, line: 364                                 */
/* Field member: fkb_dig_acl_csr::rAcfg0.smplPktWrittenCntInit             */
/* Source filename: acl_csr.csr, line: 440                                 */
#define FKB_DIG_ACL_CSR_RACFG0_SMPLPKTWRITTENCNTINIT_MSB 26u
#define FKB_DIG_ACL_CSR_RACFG0_SMPLPKTWRITTENCNTINIT_LSB 16u
#define FKB_DIG_ACL_CSR_RACFG0_SMPLPKTWRITTENCNTINIT_WIDTH 11u
#define FKB_DIG_ACL_CSR_RACFG0_SMPLPKTWRITTENCNTINIT_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RACFG0_SMPLPKTWRITTENCNTINIT_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RACFG0_SMPLPKTWRITTENCNTINIT_RESET 0x5ffu
#define FKB_DIG_ACL_CSR_RACFG0_SMPLPKTWRITTENCNTINIT_FIELD_MASK 0x07ff0000ul
#define FKB_DIG_ACL_CSR_RACFG0_SMPLPKTWRITTENCNTINIT_GET(x) \
   (((x) & 0x07ff0000ul) >> 16)
#define FKB_DIG_ACL_CSR_RACFG0_SMPLPKTWRITTENCNTINIT_SET(x) \
   (((x) << 16) & 0x07ff0000ul)
#define FKB_DIG_ACL_CSR_RACFG0_SMPLPKTWRITTENCNTINIT_MODIFY(r, x) \
   ((((x) << 16) & 0x07ff0000ul) | ((r) & 0xf800fffful))
/* Field member: fkb_dig_acl_csr::rAcfg0.captSingleSel                     */
/* Source filename: acl_csr.csr, line: 418                                 */
#define FKB_DIG_ACL_CSR_RACFG0_CAPTSINGLESEL_MSB 6u
#define FKB_DIG_ACL_CSR_RACFG0_CAPTSINGLESEL_LSB 4u
#define FKB_DIG_ACL_CSR_RACFG0_CAPTSINGLESEL_WIDTH 3u
#define FKB_DIG_ACL_CSR_RACFG0_CAPTSINGLESEL_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RACFG0_CAPTSINGLESEL_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RACFG0_CAPTSINGLESEL_RESET 0x0u
#define FKB_DIG_ACL_CSR_RACFG0_CAPTSINGLESEL_FIELD_MASK 0x00000070ul
#define FKB_DIG_ACL_CSR_RACFG0_CAPTSINGLESEL_GET(x) \
   (((x) & 0x00000070ul) >> 4)
#define FKB_DIG_ACL_CSR_RACFG0_CAPTSINGLESEL_SET(x) \
   (((x) << 4) & 0x00000070ul)
#define FKB_DIG_ACL_CSR_RACFG0_CAPTSINGLESEL_MODIFY(r, x) \
   ((((x) << 4) & 0x00000070ul) | ((r) & 0xffffff8ful))
/* Field member: fkb_dig_acl_csr::rAcfg0.captCfg                           */
/* Source filename: acl_csr.csr, line: 376                                 */
#define FKB_DIG_ACL_CSR_RACFG0_CAPTCFG_MSB 1u
#define FKB_DIG_ACL_CSR_RACFG0_CAPTCFG_LSB 0u
#define FKB_DIG_ACL_CSR_RACFG0_CAPTCFG_WIDTH 2u
#define FKB_DIG_ACL_CSR_RACFG0_CAPTCFG_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RACFG0_CAPTCFG_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RACFG0_CAPTCFG_RESET 0x0u
#define FKB_DIG_ACL_CSR_RACFG0_CAPTCFG_FIELD_MASK 0x00000003ul
#define FKB_DIG_ACL_CSR_RACFG0_CAPTCFG_GET(x) ((x) & 0x00000003ul)
#define FKB_DIG_ACL_CSR_RACFG0_CAPTCFG_SET(x) ((x) & 0x00000003ul)
#define FKB_DIG_ACL_CSR_RACFG0_CAPTCFG_MODIFY(r, x) \
   (((x) & 0x00000003ul) | ((r) & 0xfffffffcul))

/* Register type: fkb_dig_acl_csr::rAcfg1                                  */
/* Register template: fkb_dig_acl_csr::rAcfg1                              */
/* Source filename: acl_csr.csr, line: 468                                 */
/* Field member: fkb_dig_acl_csr::rAcfg1.dlyCntInit                        */
/* Source filename: acl_csr.csr, line: 480                                 */
#define FKB_DIG_ACL_CSR_RACFG1_DLYCNTINIT_MSB 31u
#define FKB_DIG_ACL_CSR_RACFG1_DLYCNTINIT_LSB 0u
#define FKB_DIG_ACL_CSR_RACFG1_DLYCNTINIT_WIDTH 32u
#define FKB_DIG_ACL_CSR_RACFG1_DLYCNTINIT_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RACFG1_DLYCNTINIT_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RACFG1_DLYCNTINIT_RESET 0x00000000ul
#define FKB_DIG_ACL_CSR_RACFG1_DLYCNTINIT_FIELD_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RACFG1_DLYCNTINIT_GET(x) ((x) & 0xfffffffful)
#define FKB_DIG_ACL_CSR_RACFG1_DLYCNTINIT_SET(x) ((x) & 0xfffffffful)
#define FKB_DIG_ACL_CSR_RACFG1_DLYCNTINIT_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: fkb_dig_acl_csr::rAdccfg0                                */
/* Register template: fkb_dig_acl_csr::rAdccfg0                            */
/* Source filename: acl_csr.csr, line: 528                                 */
/* Field member: fkb_dig_acl_csr::rAdccfg0.trimClk                         */
/* Source filename: acl_csr.csr, line: 600                                 */
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCLK_MSB 31u
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCLK_LSB 26u
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCLK_WIDTH 6u
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCLK_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCLK_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCLK_RESET 0x00u
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCLK_FIELD_MASK 0xfc000000ul
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCLK_GET(x) (((x) & 0xfc000000ul) >> 26)
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCLK_SET(x) \
   (((x) << 26) & 0xfc000000ul)
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCLK_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000ul) | ((r) & 0x03fffffful))
/* Field member: fkb_dig_acl_csr::rAdccfg0.trimCmpc                        */
/* Source filename: acl_csr.csr, line: 580                                 */
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCMPC_MSB 25u
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCMPC_LSB 18u
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCMPC_WIDTH 8u
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCMPC_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCMPC_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCMPC_RESET 0x00u
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCMPC_FIELD_MASK 0x03fc0000ul
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCMPC_GET(x) (((x) & 0x03fc0000ul) >> 18)
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCMPC_SET(x) \
   (((x) << 18) & 0x03fc0000ul)
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCMPC_MODIFY(r, x) \
   ((((x) << 18) & 0x03fc0000ul) | ((r) & 0xfc03fffful))
/* Field member: fkb_dig_acl_csr::rAdccfg0.trimCmpf                        */
/* Source filename: acl_csr.csr, line: 560                                 */
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCMPF_MSB 17u
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCMPF_LSB 10u
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCMPF_WIDTH 8u
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCMPF_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCMPF_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCMPF_RESET 0x00u
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCMPF_FIELD_MASK 0x0003fc00ul
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCMPF_GET(x) (((x) & 0x0003fc00ul) >> 10)
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCMPF_SET(x) \
   (((x) << 10) & 0x0003fc00ul)
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMCMPF_MODIFY(r, x) \
   ((((x) << 10) & 0x0003fc00ul) | ((r) & 0xfffc03fful))
/* Field member: fkb_dig_acl_csr::rAdccfg0.trimGm                          */
/* Source filename: acl_csr.csr, line: 540                                 */
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMGM_MSB 9u
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMGM_LSB 0u
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMGM_WIDTH 10u
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMGM_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMGM_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMGM_RESET 0x000u
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMGM_FIELD_MASK 0x000003fful
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMGM_GET(x) ((x) & 0x000003fful)
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMGM_SET(x) ((x) & 0x000003fful)
#define FKB_DIG_ACL_CSR_RADCCFG0_TRIMGM_MODIFY(r, x) \
   (((x) & 0x000003fful) | ((r) & 0xfffffc00ul))

/* Register type: fkb_dig_acl_csr::rAdccfg1                                */
/* Register template: fkb_dig_acl_csr::rAdccfg1                            */
/* Source filename: acl_csr.csr, line: 620                                 */
/* Field member: fkb_dig_acl_csr::rAdccfg1.trimClk                         */
/* Source filename: acl_csr.csr, line: 692                                 */
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCLK_MSB 31u
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCLK_LSB 26u
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCLK_WIDTH 6u
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCLK_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCLK_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCLK_RESET 0x00u
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCLK_FIELD_MASK 0xfc000000ul
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCLK_GET(x) (((x) & 0xfc000000ul) >> 26)
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCLK_SET(x) \
   (((x) << 26) & 0xfc000000ul)
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCLK_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000ul) | ((r) & 0x03fffffful))
/* Field member: fkb_dig_acl_csr::rAdccfg1.trimCmpc                        */
/* Source filename: acl_csr.csr, line: 672                                 */
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCMPC_MSB 25u
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCMPC_LSB 18u
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCMPC_WIDTH 8u
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCMPC_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCMPC_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCMPC_RESET 0x00u
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCMPC_FIELD_MASK 0x03fc0000ul
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCMPC_GET(x) (((x) & 0x03fc0000ul) >> 18)
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCMPC_SET(x) \
   (((x) << 18) & 0x03fc0000ul)
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCMPC_MODIFY(r, x) \
   ((((x) << 18) & 0x03fc0000ul) | ((r) & 0xfc03fffful))
/* Field member: fkb_dig_acl_csr::rAdccfg1.trimCmpf                        */
/* Source filename: acl_csr.csr, line: 652                                 */
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCMPF_MSB 17u
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCMPF_LSB 10u
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCMPF_WIDTH 8u
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCMPF_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCMPF_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCMPF_RESET 0x00u
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCMPF_FIELD_MASK 0x0003fc00ul
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCMPF_GET(x) (((x) & 0x0003fc00ul) >> 10)
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCMPF_SET(x) \
   (((x) << 10) & 0x0003fc00ul)
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMCMPF_MODIFY(r, x) \
   ((((x) << 10) & 0x0003fc00ul) | ((r) & 0xfffc03fful))
/* Field member: fkb_dig_acl_csr::rAdccfg1.trimGm                          */
/* Source filename: acl_csr.csr, line: 632                                 */
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMGM_MSB 9u
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMGM_LSB 0u
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMGM_WIDTH 10u
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMGM_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMGM_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMGM_RESET 0x000u
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMGM_FIELD_MASK 0x000003fful
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMGM_GET(x) ((x) & 0x000003fful)
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMGM_SET(x) ((x) & 0x000003fful)
#define FKB_DIG_ACL_CSR_RADCCFG1_TRIMGM_MODIFY(r, x) \
   (((x) & 0x000003fful) | ((r) & 0xfffffc00ul))

/* Register type: fkb_dig_acl_csr::rAdccfg2                                */
/* Register template: fkb_dig_acl_csr::rAdccfg2                            */
/* Source filename: acl_csr.csr, line: 712                                 */
/* Field member: fkb_dig_acl_csr::rAdccfg2.trimClk                         */
/* Source filename: acl_csr.csr, line: 784                                 */
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCLK_MSB 31u
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCLK_LSB 26u
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCLK_WIDTH 6u
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCLK_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCLK_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCLK_RESET 0x00u
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCLK_FIELD_MASK 0xfc000000ul
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCLK_GET(x) (((x) & 0xfc000000ul) >> 26)
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCLK_SET(x) \
   (((x) << 26) & 0xfc000000ul)
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCLK_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000ul) | ((r) & 0x03fffffful))
/* Field member: fkb_dig_acl_csr::rAdccfg2.trimCmpc                        */
/* Source filename: acl_csr.csr, line: 764                                 */
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCMPC_MSB 25u
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCMPC_LSB 18u
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCMPC_WIDTH 8u
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCMPC_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCMPC_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCMPC_RESET 0x00u
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCMPC_FIELD_MASK 0x03fc0000ul
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCMPC_GET(x) (((x) & 0x03fc0000ul) >> 18)
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCMPC_SET(x) \
   (((x) << 18) & 0x03fc0000ul)
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCMPC_MODIFY(r, x) \
   ((((x) << 18) & 0x03fc0000ul) | ((r) & 0xfc03fffful))
/* Field member: fkb_dig_acl_csr::rAdccfg2.trimCmpf                        */
/* Source filename: acl_csr.csr, line: 744                                 */
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCMPF_MSB 17u
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCMPF_LSB 10u
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCMPF_WIDTH 8u
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCMPF_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCMPF_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCMPF_RESET 0x00u
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCMPF_FIELD_MASK 0x0003fc00ul
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCMPF_GET(x) (((x) & 0x0003fc00ul) >> 10)
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCMPF_SET(x) \
   (((x) << 10) & 0x0003fc00ul)
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMCMPF_MODIFY(r, x) \
   ((((x) << 10) & 0x0003fc00ul) | ((r) & 0xfffc03fful))
/* Field member: fkb_dig_acl_csr::rAdccfg2.trimGm                          */
/* Source filename: acl_csr.csr, line: 724                                 */
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMGM_MSB 9u
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMGM_LSB 0u
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMGM_WIDTH 10u
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMGM_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMGM_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMGM_RESET 0x000u
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMGM_FIELD_MASK 0x000003fful
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMGM_GET(x) ((x) & 0x000003fful)
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMGM_SET(x) ((x) & 0x000003fful)
#define FKB_DIG_ACL_CSR_RADCCFG2_TRIMGM_MODIFY(r, x) \
   (((x) & 0x000003fful) | ((r) & 0xfffffc00ul))

/* Register type: fkb_dig_acl_csr::rAdccfg3                                */
/* Register template: fkb_dig_acl_csr::rAdccfg3                            */
/* Source filename: acl_csr.csr, line: 804                                 */
/* Field member: fkb_dig_acl_csr::rAdccfg3.trimClk                         */
/* Source filename: acl_csr.csr, line: 876                                 */
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCLK_MSB 31u
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCLK_LSB 26u
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCLK_WIDTH 6u
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCLK_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCLK_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCLK_RESET 0x00u
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCLK_FIELD_MASK 0xfc000000ul
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCLK_GET(x) (((x) & 0xfc000000ul) >> 26)
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCLK_SET(x) \
   (((x) << 26) & 0xfc000000ul)
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCLK_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000ul) | ((r) & 0x03fffffful))
/* Field member: fkb_dig_acl_csr::rAdccfg3.trimCmpc                        */
/* Source filename: acl_csr.csr, line: 856                                 */
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCMPC_MSB 25u
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCMPC_LSB 18u
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCMPC_WIDTH 8u
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCMPC_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCMPC_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCMPC_RESET 0x00u
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCMPC_FIELD_MASK 0x03fc0000ul
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCMPC_GET(x) (((x) & 0x03fc0000ul) >> 18)
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCMPC_SET(x) \
   (((x) << 18) & 0x03fc0000ul)
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCMPC_MODIFY(r, x) \
   ((((x) << 18) & 0x03fc0000ul) | ((r) & 0xfc03fffful))
/* Field member: fkb_dig_acl_csr::rAdccfg3.trimCmpf                        */
/* Source filename: acl_csr.csr, line: 836                                 */
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCMPF_MSB 17u
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCMPF_LSB 10u
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCMPF_WIDTH 8u
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCMPF_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCMPF_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCMPF_RESET 0x00u
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCMPF_FIELD_MASK 0x0003fc00ul
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCMPF_GET(x) (((x) & 0x0003fc00ul) >> 10)
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCMPF_SET(x) \
   (((x) << 10) & 0x0003fc00ul)
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMCMPF_MODIFY(r, x) \
   ((((x) << 10) & 0x0003fc00ul) | ((r) & 0xfffc03fful))
/* Field member: fkb_dig_acl_csr::rAdccfg3.trimGm                          */
/* Source filename: acl_csr.csr, line: 816                                 */
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMGM_MSB 9u
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMGM_LSB 0u
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMGM_WIDTH 10u
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMGM_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMGM_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMGM_RESET 0x000u
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMGM_FIELD_MASK 0x000003fful
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMGM_GET(x) ((x) & 0x000003fful)
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMGM_SET(x) ((x) & 0x000003fful)
#define FKB_DIG_ACL_CSR_RADCCFG3_TRIMGM_MODIFY(r, x) \
   (((x) & 0x000003fful) | ((r) & 0xfffffc00ul))

/* Register type: fkb_dig_acl_csr::rAdccfg4                                */
/* Register template: fkb_dig_acl_csr::rAdccfg4                            */
/* Source filename: acl_csr.csr, line: 896                                 */
/* Field member: fkb_dig_acl_csr::rAdccfg4.trimClk                         */
/* Source filename: acl_csr.csr, line: 968                                 */
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCLK_MSB 31u
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCLK_LSB 26u
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCLK_WIDTH 6u
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCLK_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCLK_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCLK_RESET 0x00u
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCLK_FIELD_MASK 0xfc000000ul
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCLK_GET(x) (((x) & 0xfc000000ul) >> 26)
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCLK_SET(x) \
   (((x) << 26) & 0xfc000000ul)
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCLK_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000ul) | ((r) & 0x03fffffful))
/* Field member: fkb_dig_acl_csr::rAdccfg4.trimCmpc                        */
/* Source filename: acl_csr.csr, line: 948                                 */
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCMPC_MSB 25u
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCMPC_LSB 18u
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCMPC_WIDTH 8u
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCMPC_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCMPC_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCMPC_RESET 0x00u
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCMPC_FIELD_MASK 0x03fc0000ul
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCMPC_GET(x) (((x) & 0x03fc0000ul) >> 18)
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCMPC_SET(x) \
   (((x) << 18) & 0x03fc0000ul)
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCMPC_MODIFY(r, x) \
   ((((x) << 18) & 0x03fc0000ul) | ((r) & 0xfc03fffful))
/* Field member: fkb_dig_acl_csr::rAdccfg4.trimCmpf                        */
/* Source filename: acl_csr.csr, line: 928                                 */
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCMPF_MSB 17u
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCMPF_LSB 10u
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCMPF_WIDTH 8u
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCMPF_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCMPF_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCMPF_RESET 0x00u
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCMPF_FIELD_MASK 0x0003fc00ul
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCMPF_GET(x) (((x) & 0x0003fc00ul) >> 10)
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCMPF_SET(x) \
   (((x) << 10) & 0x0003fc00ul)
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMCMPF_MODIFY(r, x) \
   ((((x) << 10) & 0x0003fc00ul) | ((r) & 0xfffc03fful))
/* Field member: fkb_dig_acl_csr::rAdccfg4.trimGm                          */
/* Source filename: acl_csr.csr, line: 908                                 */
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMGM_MSB 9u
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMGM_LSB 0u
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMGM_WIDTH 10u
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMGM_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMGM_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMGM_RESET 0x000u
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMGM_FIELD_MASK 0x000003fful
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMGM_GET(x) ((x) & 0x000003fful)
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMGM_SET(x) ((x) & 0x000003fful)
#define FKB_DIG_ACL_CSR_RADCCFG4_TRIMGM_MODIFY(r, x) \
   (((x) & 0x000003fful) | ((r) & 0xfffffc00ul))

/* Register type: fkb_dig_acl_csr::rAdccfg5                                */
/* Register template: fkb_dig_acl_csr::rAdccfg5                            */
/* Source filename: acl_csr.csr, line: 988                                 */
/* Field member: fkb_dig_acl_csr::rAdccfg5.trimClk                         */
/* Source filename: acl_csr.csr, line: 1060                                */
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCLK_MSB 31u
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCLK_LSB 26u
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCLK_WIDTH 6u
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCLK_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCLK_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCLK_RESET 0x00u
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCLK_FIELD_MASK 0xfc000000ul
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCLK_GET(x) (((x) & 0xfc000000ul) >> 26)
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCLK_SET(x) \
   (((x) << 26) & 0xfc000000ul)
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCLK_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000ul) | ((r) & 0x03fffffful))
/* Field member: fkb_dig_acl_csr::rAdccfg5.trimCmpc                        */
/* Source filename: acl_csr.csr, line: 1040                                */
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCMPC_MSB 25u
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCMPC_LSB 18u
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCMPC_WIDTH 8u
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCMPC_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCMPC_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCMPC_RESET 0x00u
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCMPC_FIELD_MASK 0x03fc0000ul
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCMPC_GET(x) (((x) & 0x03fc0000ul) >> 18)
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCMPC_SET(x) \
   (((x) << 18) & 0x03fc0000ul)
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCMPC_MODIFY(r, x) \
   ((((x) << 18) & 0x03fc0000ul) | ((r) & 0xfc03fffful))
/* Field member: fkb_dig_acl_csr::rAdccfg5.trimCmpf                        */
/* Source filename: acl_csr.csr, line: 1020                                */
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCMPF_MSB 17u
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCMPF_LSB 10u
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCMPF_WIDTH 8u
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCMPF_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCMPF_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCMPF_RESET 0x00u
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCMPF_FIELD_MASK 0x0003fc00ul
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCMPF_GET(x) (((x) & 0x0003fc00ul) >> 10)
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCMPF_SET(x) \
   (((x) << 10) & 0x0003fc00ul)
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMCMPF_MODIFY(r, x) \
   ((((x) << 10) & 0x0003fc00ul) | ((r) & 0xfffc03fful))
/* Field member: fkb_dig_acl_csr::rAdccfg5.trimGm                          */
/* Source filename: acl_csr.csr, line: 1000                                */
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMGM_MSB 9u
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMGM_LSB 0u
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMGM_WIDTH 10u
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMGM_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMGM_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMGM_RESET 0x000u
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMGM_FIELD_MASK 0x000003fful
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMGM_GET(x) ((x) & 0x000003fful)
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMGM_SET(x) ((x) & 0x000003fful)
#define FKB_DIG_ACL_CSR_RADCCFG5_TRIMGM_MODIFY(r, x) \
   (((x) & 0x000003fful) | ((r) & 0xfffffc00ul))

/* Register type: fkb_dig_acl_csr::rAdccfg6                                */
/* Register template: fkb_dig_acl_csr::rAdccfg6                            */
/* Source filename: acl_csr.csr, line: 1080                                */
/* Field member: fkb_dig_acl_csr::rAdccfg6.trimClk                         */
/* Source filename: acl_csr.csr, line: 1152                                */
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCLK_MSB 31u
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCLK_LSB 26u
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCLK_WIDTH 6u
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCLK_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCLK_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCLK_RESET 0x00u
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCLK_FIELD_MASK 0xfc000000ul
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCLK_GET(x) (((x) & 0xfc000000ul) >> 26)
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCLK_SET(x) \
   (((x) << 26) & 0xfc000000ul)
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCLK_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000ul) | ((r) & 0x03fffffful))
/* Field member: fkb_dig_acl_csr::rAdccfg6.trimCmpc                        */
/* Source filename: acl_csr.csr, line: 1132                                */
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCMPC_MSB 25u
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCMPC_LSB 18u
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCMPC_WIDTH 8u
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCMPC_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCMPC_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCMPC_RESET 0x00u
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCMPC_FIELD_MASK 0x03fc0000ul
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCMPC_GET(x) (((x) & 0x03fc0000ul) >> 18)
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCMPC_SET(x) \
   (((x) << 18) & 0x03fc0000ul)
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCMPC_MODIFY(r, x) \
   ((((x) << 18) & 0x03fc0000ul) | ((r) & 0xfc03fffful))
/* Field member: fkb_dig_acl_csr::rAdccfg6.trimCmpf                        */
/* Source filename: acl_csr.csr, line: 1112                                */
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCMPF_MSB 17u
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCMPF_LSB 10u
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCMPF_WIDTH 8u
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCMPF_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCMPF_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCMPF_RESET 0x00u
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCMPF_FIELD_MASK 0x0003fc00ul
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCMPF_GET(x) (((x) & 0x0003fc00ul) >> 10)
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCMPF_SET(x) \
   (((x) << 10) & 0x0003fc00ul)
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMCMPF_MODIFY(r, x) \
   ((((x) << 10) & 0x0003fc00ul) | ((r) & 0xfffc03fful))
/* Field member: fkb_dig_acl_csr::rAdccfg6.trimGm                          */
/* Source filename: acl_csr.csr, line: 1092                                */
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMGM_MSB 9u
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMGM_LSB 0u
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMGM_WIDTH 10u
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMGM_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMGM_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMGM_RESET 0x000u
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMGM_FIELD_MASK 0x000003fful
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMGM_GET(x) ((x) & 0x000003fful)
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMGM_SET(x) ((x) & 0x000003fful)
#define FKB_DIG_ACL_CSR_RADCCFG6_TRIMGM_MODIFY(r, x) \
   (((x) & 0x000003fful) | ((r) & 0xfffffc00ul))

/* Register type: fkb_dig_acl_csr::rAdccfg7                                */
/* Register template: fkb_dig_acl_csr::rAdccfg7                            */
/* Source filename: acl_csr.csr, line: 1172                                */
/* Field member: fkb_dig_acl_csr::rAdccfg7.trimClk                         */
/* Source filename: acl_csr.csr, line: 1244                                */
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCLK_MSB 31u
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCLK_LSB 26u
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCLK_WIDTH 6u
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCLK_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCLK_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCLK_RESET 0x00u
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCLK_FIELD_MASK 0xfc000000ul
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCLK_GET(x) (((x) & 0xfc000000ul) >> 26)
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCLK_SET(x) \
   (((x) << 26) & 0xfc000000ul)
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCLK_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000ul) | ((r) & 0x03fffffful))
/* Field member: fkb_dig_acl_csr::rAdccfg7.trimCmpc                        */
/* Source filename: acl_csr.csr, line: 1224                                */
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCMPC_MSB 25u
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCMPC_LSB 18u
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCMPC_WIDTH 8u
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCMPC_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCMPC_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCMPC_RESET 0x00u
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCMPC_FIELD_MASK 0x03fc0000ul
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCMPC_GET(x) (((x) & 0x03fc0000ul) >> 18)
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCMPC_SET(x) \
   (((x) << 18) & 0x03fc0000ul)
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCMPC_MODIFY(r, x) \
   ((((x) << 18) & 0x03fc0000ul) | ((r) & 0xfc03fffful))
/* Field member: fkb_dig_acl_csr::rAdccfg7.trimCmpf                        */
/* Source filename: acl_csr.csr, line: 1204                                */
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCMPF_MSB 17u
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCMPF_LSB 10u
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCMPF_WIDTH 8u
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCMPF_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCMPF_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCMPF_RESET 0x00u
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCMPF_FIELD_MASK 0x0003fc00ul
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCMPF_GET(x) (((x) & 0x0003fc00ul) >> 10)
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCMPF_SET(x) \
   (((x) << 10) & 0x0003fc00ul)
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMCMPF_MODIFY(r, x) \
   ((((x) << 10) & 0x0003fc00ul) | ((r) & 0xfffc03fful))
/* Field member: fkb_dig_acl_csr::rAdccfg7.trimGm                          */
/* Source filename: acl_csr.csr, line: 1184                                */
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMGM_MSB 9u
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMGM_LSB 0u
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMGM_WIDTH 10u
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMGM_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMGM_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMGM_RESET 0x000u
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMGM_FIELD_MASK 0x000003fful
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMGM_GET(x) ((x) & 0x000003fful)
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMGM_SET(x) ((x) & 0x000003fful)
#define FKB_DIG_ACL_CSR_RADCCFG7_TRIMGM_MODIFY(r, x) \
   (((x) & 0x000003fful) | ((r) & 0xfffffc00ul))

/* Register type: fkb_dig_acl_csr::rAgs0                                   */
/* Register template: fkb_dig_acl_csr::rAgs0                               */
/* Source filename: acl_csr.csr, line: 1264                                */
/* Field member: fkb_dig_acl_csr::rAgs0.dlyCntVal                          */
/* Source filename: acl_csr.csr, line: 1276                                */
#define FKB_DIG_ACL_CSR_RAGS0_DLYCNTVAL_MSB 31u
#define FKB_DIG_ACL_CSR_RAGS0_DLYCNTVAL_LSB 0u
#define FKB_DIG_ACL_CSR_RAGS0_DLYCNTVAL_WIDTH 32u
#define FKB_DIG_ACL_CSR_RAGS0_DLYCNTVAL_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RAGS0_DLYCNTVAL_WRITE_ACCESS 0u
#define FKB_DIG_ACL_CSR_RAGS0_DLYCNTVAL_RESET 0x00000000ul
#define FKB_DIG_ACL_CSR_RAGS0_DLYCNTVAL_FIELD_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RAGS0_DLYCNTVAL_GET(x) ((x) & 0xfffffffful)
#define FKB_DIG_ACL_CSR_RAGS0_DLYCNTVAL_SET(x) ((x) & 0xfffffffful)
#define FKB_DIG_ACL_CSR_RAGS0_DLYCNTVAL_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: fkb_dig_acl_csr::rAgs1                                   */
/* Register template: fkb_dig_acl_csr::rAgs1                               */
/* Source filename: acl_csr.csr, line: 1312                                */
/* Field member: fkb_dig_acl_csr::rAgs1.fsm                                */
/* Source filename: acl_csr.csr, line: 1418                                */
#define FKB_DIG_ACL_CSR_RAGS1_FSM_MSB 23u
#define FKB_DIG_ACL_CSR_RAGS1_FSM_LSB 20u
#define FKB_DIG_ACL_CSR_RAGS1_FSM_WIDTH 4u
#define FKB_DIG_ACL_CSR_RAGS1_FSM_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RAGS1_FSM_WRITE_ACCESS 0u
#define FKB_DIG_ACL_CSR_RAGS1_FSM_RESET 0x8u
#define FKB_DIG_ACL_CSR_RAGS1_FSM_FIELD_MASK 0x00f00000ul
#define FKB_DIG_ACL_CSR_RAGS1_FSM_GET(x) (((x) & 0x00f00000ul) >> 20)
#define FKB_DIG_ACL_CSR_RAGS1_FSM_SET(x) (((x) << 20) & 0x00f00000ul)
#define FKB_DIG_ACL_CSR_RAGS1_FSM_MODIFY(r, x) \
   ((((x) << 20) & 0x00f00000ul) | ((r) & 0xff0ffffful))
/* Field member: fkb_dig_acl_csr::rAgs1.smplPktWrittenCntVal               */
/* Source filename: acl_csr.csr, line: 1384                                */
#define FKB_DIG_ACL_CSR_RAGS1_SMPLPKTWRITTENCNTVAL_MSB 18u
#define FKB_DIG_ACL_CSR_RAGS1_SMPLPKTWRITTENCNTVAL_LSB 8u
#define FKB_DIG_ACL_CSR_RAGS1_SMPLPKTWRITTENCNTVAL_WIDTH 11u
#define FKB_DIG_ACL_CSR_RAGS1_SMPLPKTWRITTENCNTVAL_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RAGS1_SMPLPKTWRITTENCNTVAL_WRITE_ACCESS 0u
#define FKB_DIG_ACL_CSR_RAGS1_SMPLPKTWRITTENCNTVAL_RESET 0x000u
#define FKB_DIG_ACL_CSR_RAGS1_SMPLPKTWRITTENCNTVAL_FIELD_MASK 0x0007ff00ul
#define FKB_DIG_ACL_CSR_RAGS1_SMPLPKTWRITTENCNTVAL_GET(x) \
   (((x) & 0x0007ff00ul) >> 8)
#define FKB_DIG_ACL_CSR_RAGS1_SMPLPKTWRITTENCNTVAL_SET(x) \
   (((x) << 8) & 0x0007ff00ul)
#define FKB_DIG_ACL_CSR_RAGS1_SMPLPKTWRITTENCNTVAL_MODIFY(r, x) \
   ((((x) << 8) & 0x0007ff00ul) | ((r) & 0xfff800fful))
/* Field member: fkb_dig_acl_csr::rAgs1.wordCnt                            */
/* Source filename: acl_csr.csr, line: 1364                                */
#define FKB_DIG_ACL_CSR_RAGS1_WORDCNT_MSB 5u
#define FKB_DIG_ACL_CSR_RAGS1_WORDCNT_LSB 2u
#define FKB_DIG_ACL_CSR_RAGS1_WORDCNT_WIDTH 4u
#define FKB_DIG_ACL_CSR_RAGS1_WORDCNT_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RAGS1_WORDCNT_WRITE_ACCESS 0u
#define FKB_DIG_ACL_CSR_RAGS1_WORDCNT_RESET 0x0u
#define FKB_DIG_ACL_CSR_RAGS1_WORDCNT_FIELD_MASK 0x0000003cul
#define FKB_DIG_ACL_CSR_RAGS1_WORDCNT_GET(x) (((x) & 0x0000003cul) >> 2)
#define FKB_DIG_ACL_CSR_RAGS1_WORDCNT_SET(x) (((x) << 2) & 0x0000003cul)
#define FKB_DIG_ACL_CSR_RAGS1_WORDCNT_MODIFY(r, x) \
   ((((x) << 2) & 0x0000003cul) | ((r) & 0xffffffc3ul))
/* Field member: fkb_dig_acl_csr::rAgs1.full                               */
/* Source filename: acl_csr.csr, line: 1344                                */
#define FKB_DIG_ACL_CSR_RAGS1_FULL_MSB 1u
#define FKB_DIG_ACL_CSR_RAGS1_FULL_LSB 1u
#define FKB_DIG_ACL_CSR_RAGS1_FULL_WIDTH 1u
#define FKB_DIG_ACL_CSR_RAGS1_FULL_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RAGS1_FULL_WRITE_ACCESS 0u
#define FKB_DIG_ACL_CSR_RAGS1_FULL_RESET 0x0u
#define FKB_DIG_ACL_CSR_RAGS1_FULL_FIELD_MASK 0x00000002ul
#define FKB_DIG_ACL_CSR_RAGS1_FULL_GET(x) (((x) & 0x00000002ul) >> 1)
#define FKB_DIG_ACL_CSR_RAGS1_FULL_SET(x) (((x) << 1) & 0x00000002ul)
#define FKB_DIG_ACL_CSR_RAGS1_FULL_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: fkb_dig_acl_csr::rAgs1.empty                              */
/* Source filename: acl_csr.csr, line: 1324                                */
#define FKB_DIG_ACL_CSR_RAGS1_EMPTY_MSB 0u
#define FKB_DIG_ACL_CSR_RAGS1_EMPTY_LSB 0u
#define FKB_DIG_ACL_CSR_RAGS1_EMPTY_WIDTH 1u
#define FKB_DIG_ACL_CSR_RAGS1_EMPTY_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RAGS1_EMPTY_WRITE_ACCESS 0u
#define FKB_DIG_ACL_CSR_RAGS1_EMPTY_RESET 0x1u
#define FKB_DIG_ACL_CSR_RAGS1_EMPTY_FIELD_MASK 0x00000001ul
#define FKB_DIG_ACL_CSR_RAGS1_EMPTY_GET(x) ((x) & 0x00000001ul)
#define FKB_DIG_ACL_CSR_RAGS1_EMPTY_SET(x) ((x) & 0x00000001ul)
#define FKB_DIG_ACL_CSR_RAGS1_EMPTY_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: fkb_dig_acl_csr::rActl                                   */
/* Register template: fkb_dig_acl_csr::rActl                               */
/* Source filename: acl_csr.csr, line: 1460                                */
/* Field member: fkb_dig_acl_csr::rActl.captEn                             */
/* Source filename: acl_csr.csr, line: 1572                                */
#define FKB_DIG_ACL_CSR_RACTL_CAPTEN_MSB 31u
#define FKB_DIG_ACL_CSR_RACTL_CAPTEN_LSB 31u
#define FKB_DIG_ACL_CSR_RACTL_CAPTEN_WIDTH 1u
#define FKB_DIG_ACL_CSR_RACTL_CAPTEN_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RACTL_CAPTEN_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RACTL_CAPTEN_RESET 0x0u
#define FKB_DIG_ACL_CSR_RACTL_CAPTEN_FIELD_MASK 0x80000000ul
#define FKB_DIG_ACL_CSR_RACTL_CAPTEN_GET(x) (((x) & 0x80000000ul) >> 31)
#define FKB_DIG_ACL_CSR_RACTL_CAPTEN_SET(x) (((x) << 31) & 0x80000000ul)
#define FKB_DIG_ACL_CSR_RACTL_CAPTEN_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: fkb_dig_acl_csr::rActl.aclDataLost                        */
/* Source filename: acl_csr.csr, line: 1550                                */
#define FKB_DIG_ACL_CSR_RACTL_ACLDATALOST_MSB 24u
#define FKB_DIG_ACL_CSR_RACTL_ACLDATALOST_LSB 24u
#define FKB_DIG_ACL_CSR_RACTL_ACLDATALOST_WIDTH 1u
#define FKB_DIG_ACL_CSR_RACTL_ACLDATALOST_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RACTL_ACLDATALOST_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RACTL_ACLDATALOST_RESET 0x0u
#define FKB_DIG_ACL_CSR_RACTL_ACLDATALOST_FIELD_MASK 0x01000000ul
#define FKB_DIG_ACL_CSR_RACTL_ACLDATALOST_GET(x) (((x) & 0x01000000ul) >> 24)
#define FKB_DIG_ACL_CSR_RACTL_ACLDATALOST_SET(x) \
   (((x) << 24) & 0x01000000ul)
#define FKB_DIG_ACL_CSR_RACTL_ACLDATALOST_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000ul) | ((r) & 0xfefffffful))
/* Field member: fkb_dig_acl_csr::rActl.rcvdEver                           */
/* Source filename: acl_csr.csr, line: 1530                                */
#define FKB_DIG_ACL_CSR_RACTL_RCVDEVER_MSB 23u
#define FKB_DIG_ACL_CSR_RACTL_RCVDEVER_LSB 16u
#define FKB_DIG_ACL_CSR_RACTL_RCVDEVER_WIDTH 8u
#define FKB_DIG_ACL_CSR_RACTL_RCVDEVER_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RACTL_RCVDEVER_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RACTL_RCVDEVER_RESET 0x00u
#define FKB_DIG_ACL_CSR_RACTL_RCVDEVER_FIELD_MASK 0x00ff0000ul
#define FKB_DIG_ACL_CSR_RACTL_RCVDEVER_GET(x) (((x) & 0x00ff0000ul) >> 16)
#define FKB_DIG_ACL_CSR_RACTL_RCVDEVER_SET(x) (((x) << 16) & 0x00ff0000ul)
#define FKB_DIG_ACL_CSR_RACTL_RCVDEVER_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000ul) | ((r) & 0xff00fffful))
/* Field member: fkb_dig_acl_csr::rActl.rcvdFirst                          */
/* Source filename: acl_csr.csr, line: 1508                                */
#define FKB_DIG_ACL_CSR_RACTL_RCVDFIRST_MSB 11u
#define FKB_DIG_ACL_CSR_RACTL_RCVDFIRST_LSB 4u
#define FKB_DIG_ACL_CSR_RACTL_RCVDFIRST_WIDTH 8u
#define FKB_DIG_ACL_CSR_RACTL_RCVDFIRST_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RACTL_RCVDFIRST_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RACTL_RCVDFIRST_RESET 0x00u
#define FKB_DIG_ACL_CSR_RACTL_RCVDFIRST_FIELD_MASK 0x00000ff0ul
#define FKB_DIG_ACL_CSR_RACTL_RCVDFIRST_GET(x) (((x) & 0x00000ff0ul) >> 4)
#define FKB_DIG_ACL_CSR_RACTL_RCVDFIRST_SET(x) (((x) << 4) & 0x00000ff0ul)
#define FKB_DIG_ACL_CSR_RACTL_RCVDFIRST_MODIFY(r, x) \
   ((((x) << 4) & 0x00000ff0ul) | ((r) & 0xfffff00ful))
/* Field member: fkb_dig_acl_csr::rActl.ACCIM                              */
/* Source filename: acl_csr.csr, line: 1492                                */
#define FKB_DIG_ACL_CSR_RACTL_ACCIM_MSB 1u
#define FKB_DIG_ACL_CSR_RACTL_ACCIM_LSB 1u
#define FKB_DIG_ACL_CSR_RACTL_ACCIM_WIDTH 1u
#define FKB_DIG_ACL_CSR_RACTL_ACCIM_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RACTL_ACCIM_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RACTL_ACCIM_RESET 0x0u
#define FKB_DIG_ACL_CSR_RACTL_ACCIM_FIELD_MASK 0x00000002ul
#define FKB_DIG_ACL_CSR_RACTL_ACCIM_GET(x) (((x) & 0x00000002ul) >> 1)
#define FKB_DIG_ACL_CSR_RACTL_ACCIM_SET(x) (((x) << 1) & 0x00000002ul)
#define FKB_DIG_ACL_CSR_RACTL_ACCIM_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: fkb_dig_acl_csr::rActl.ACCIF                              */
/* Source filename: acl_csr.csr, line: 1472                                */
#define FKB_DIG_ACL_CSR_RACTL_ACCIF_MSB 0u
#define FKB_DIG_ACL_CSR_RACTL_ACCIF_LSB 0u
#define FKB_DIG_ACL_CSR_RACTL_ACCIF_WIDTH 1u
#define FKB_DIG_ACL_CSR_RACTL_ACCIF_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RACTL_ACCIF_WRITE_ACCESS 1u
#define FKB_DIG_ACL_CSR_RACTL_ACCIF_RESET 0x0u
#define FKB_DIG_ACL_CSR_RACTL_ACCIF_FIELD_MASK 0x00000001ul
#define FKB_DIG_ACL_CSR_RACTL_ACCIF_GET(x) ((x) & 0x00000001ul)
#define FKB_DIG_ACL_CSR_RACTL_ACCIF_SET(x) ((x) & 0x00000001ul)
#define FKB_DIG_ACL_CSR_RACTL_ACCIF_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: fkb_dig_acl_csr::rAend                                   */
/* Register template: fkb_dig_acl_csr::rAend                               */
/* Source filename: acl_csr.csr, line: 1592                                */
/* Field member: fkb_dig_acl_csr::rAend.end                                */
/* Source filename: acl_csr.csr, line: 1604                                */
#define FKB_DIG_ACL_CSR_RAEND_END_MSB 31u
#define FKB_DIG_ACL_CSR_RAEND_END_LSB 0u
#define FKB_DIG_ACL_CSR_RAEND_END_WIDTH 32u
#define FKB_DIG_ACL_CSR_RAEND_END_READ_ACCESS 1u
#define FKB_DIG_ACL_CSR_RAEND_END_WRITE_ACCESS 0u
#define FKB_DIG_ACL_CSR_RAEND_END_RESET 0x00000000ul
#define FKB_DIG_ACL_CSR_RAEND_END_FIELD_MASK 0xfffffffful
#define FKB_DIG_ACL_CSR_RAEND_END_GET(x) ((x) & 0xfffffffful)
#define FKB_DIG_ACL_CSR_RAEND_END_SET(x) ((x) & 0xfffffffful)
#define FKB_DIG_ACL_CSR_RAEND_END_MODIFY(r, x) ((x) & 0xfffffffful)

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Wide Memory: fkb_dig_acl_csr::aclMemory                     */
/* Source filename: acl_csr.csr, line: 56                                  */
typedef struct {
   uint8_t _pad0[0x8000];
} Fkb_dig_acl_csr_aclMemory, *PTR_Fkb_dig_acl_csr_aclMemory;

/* Typedef for Addressmap: fkb_dig_acl_csr                                 */
/* Source filename: acl_csr.csr, line: 1624                                */
typedef struct {
   Fkb_dig_acl_csr_aclMemory aclMemory; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0xff8000];
   volatile uint32_t rAscratch; /**< Offset 0x1000000 (R/W) */
   volatile uint32_t rAdcctl0; /**< Offset 0x1000004 (R/W) */
   volatile uint32_t rAdcctl1; /**< Offset 0x1000008 (R/W) */
   volatile uint32_t rAcfg0; /**< Offset 0x100000c (R/W) */
   volatile uint32_t rAcfg1; /**< Offset 0x1000010 (R/W) */
   volatile uint32_t rAdccfg0; /**< Offset 0x1000014 (R/W) */
   volatile uint32_t rAdccfg1; /**< Offset 0x1000018 (R/W) */
   volatile uint32_t rAdccfg2; /**< Offset 0x100001c (R/W) */
   volatile uint32_t rAdccfg3; /**< Offset 0x1000020 (R/W) */
   volatile uint32_t rAdccfg4; /**< Offset 0x1000024 (R/W) */
   volatile uint32_t rAdccfg5; /**< Offset 0x1000028 (R/W) */
   volatile uint32_t rAdccfg6; /**< Offset 0x100002c (R/W) */
   volatile uint32_t rAdccfg7; /**< Offset 0x1000030 (R/W) */
   volatile uint32_t rAgs0; /**< Offset 0x1000034 (R) */
   volatile uint32_t rAgs1; /**< Offset 0x1000038 (R) */
   volatile uint32_t rActl; /**< Offset 0x100003c (R/W) */
   uint8_t _pad1[0xffbc];
   uint32_t rAend; /**< Offset 0x100fffc (R) */
   uint8_t _pad2[0xff0000];
} Fkb_dig_acl_csr, *PTR_Fkb_dig_acl_csr;

#endif
