#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Apr 18 20:29:49 2020
# Process ID: 3104
# Current directory: C:/Users/dylma/Documents/GitHub/CISC24/CISC24
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10912 C:\Users\dylma\Documents\GitHub\CISC24\CISC24\CISC24.xpr
# Log file: C:/Users/dylma/Documents/GitHub/CISC24/CISC24/vivado.log
# Journal file: C:/Users/dylma/Documents/GitHub/CISC24/CISC24\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dylma/Documents/GitHub/CISC24/CISC24/CISC24.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/julia/Documents/GitHub/CISC24/CISC24' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 775.438 ; gain = 115.969
update_compile_order -fileset sources_1
set_property top regBank [current_fileset]
update_compile_order -fileset sources_1
set_property top regBank_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dylma/Documents/GitHub/CISC24/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/dylma/Documents/GitHub/CISC24/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'regBank_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dylma/Documents/GitHub/CISC24/CISC24/CISC24.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj regBank_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylma/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/regBank.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'regBank'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylma/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sources_1/new/reg_24bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_24bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dylma/Documents/GitHub/CISC24/CISC24/CISC24.srcs/sim_1/new/regBank_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'regBank_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dylma/Documents/GitHub/CISC24/CISC24/CISC24.sim/sim_1/behav/xsim'
"xelab -wto ebc5f25f3b114c8a903ca0b7ed9e7c12 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot regBank_tb_behav xil_defaultlib.regBank_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ebc5f25f3b114c8a903ca0b7ed9e7c12 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot regBank_tb_behav xil_defaultlib.regBank_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.reg_24bit [reg_24bit_default]
Compiling architecture behavioral of entity xil_defaultlib.regBank [regbank_default]
Compiling architecture behavioral of entity xil_defaultlib.regbank_tb
Built simulation snapshot regBank_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/dylma/Documents/GitHub/CISC24/CISC24/CISC24.sim/sim_1/behav/xsim/xsim.dir/regBank_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dylma/Documents/GitHub/CISC24/CISC24/CISC24.sim/sim_1/behav/xsim/xsim.dir/regBank_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 18 20:30:58 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 18 20:30:58 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 792.180 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dylma/Documents/GitHub/CISC24/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regBank_tb_behav -key {Behavioral:sim_1:Functional:regBank_tb} -tclbatch {regBank_tb.tcl} -protoinst "protoinst_files/BlockRAM.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BlockRAM.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/BlockRAM.protoinst for the following reason(s):
There are no instances of module "BlockRAM" in the design.

Time resolution is 1 ps
source regBank_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regBank_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 838.535 ; gain = 48.992
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 878.387 ; gain = 39.852
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 18 22:30:28 2020...
