

================================================================
== Vitis HLS Report for 'decision_function_17'
================================================================
* Date:           Thu Jan 23 13:40:43 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.401 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_52_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_52_val" [firmware/BDT.h:86]   --->   Operation 3 'read' 'x_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_51_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_51_val" [firmware/BDT.h:86]   --->   Operation 4 'read' 'x_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_36_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_36_val" [firmware/BDT.h:86]   --->   Operation 5 'read' 'x_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_34_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_34_val" [firmware/BDT.h:86]   --->   Operation 6 'read' 'x_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_33_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_33_val" [firmware/BDT.h:86]   --->   Operation 7 'read' 'x_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_32_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_32_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_27_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_27_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_21_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_21_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_17_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_17_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_14_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_4_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_4_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_2_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_2_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.79ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_1_val_read, i18 98908" [firmware/BDT.h:86]   --->   Operation 18 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%icmp_ln86_448 = icmp_slt  i18 %x_21_val_read, i18 108" [firmware/BDT.h:86]   --->   Operation 19 'icmp' 'icmp_ln86_448' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.79ns)   --->   "%icmp_ln86_449 = icmp_slt  i18 %x_51_val_read, i18 262030" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86_449' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%icmp_ln86_450 = icmp_slt  i18 %x_32_val_read, i18 857" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_450' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%icmp_ln86_451 = icmp_slt  i18 %x_33_val_read, i18 458" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_451' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%icmp_ln86_452 = icmp_slt  i18 %x_3_val_read, i18 94700" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_452' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln86_453 = icmp_slt  i18 %x_52_val_read, i18 9729" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_453' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln86_454 = icmp_slt  i18 %x_4_val_read, i18 58608" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_454' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%icmp_ln86_455 = icmp_slt  i18 %x_14_val_read, i18 47" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_455' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln86_456 = icmp_slt  i18 %x_33_val_read, i18 422" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_456' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln86_457 = icmp_slt  i18 %x_34_val_read, i18 487" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_457' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln86_458 = icmp_slt  i18 %x_36_val_read, i18 6" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_458' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln86_459 = icmp_slt  i18 %x_2_val_read, i18 261747" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_459' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln86_460 = icmp_slt  i18 %x_52_val_read, i18 39425" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_460' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln86_461 = icmp_slt  i18 %x_34_val_read, i18 459" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_461' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln86_462 = icmp_slt  i18 %x_27_val_read, i18 21828" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_462' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%icmp_ln86_463 = icmp_slt  i18 %x_9_val_read, i18 802" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_463' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln86_464 = icmp_slt  i18 %x_17_val_read, i18 11" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_464' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.12ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 36 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.12ns)   --->   "%and_ln102 = and i1 %icmp_ln86_448, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 37 'and' 'and_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_215 = xor i1 %icmp_ln86_448, i1 1" [firmware/BDT.h:104]   --->   Operation 38 'xor' 'xor_ln104_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_215" [firmware/BDT.h:104]   --->   Operation 39 'and' 'and_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.12ns)   --->   "%and_ln102_432 = and i1 %icmp_ln86_449, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 40 'and' 'and_ln102_432' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.12ns)   --->   "%xor_ln104_216 = xor i1 %icmp_ln86_449, i1 1" [firmware/BDT.h:104]   --->   Operation 41 'xor' 'xor_ln104_216' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.12ns)   --->   "%and_ln104_85 = and i1 %xor_ln104_216, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 42 'and' 'and_ln104_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.12ns)   --->   "%and_ln102_433 = and i1 %icmp_ln86_450, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 43 'and' 'and_ln102_433' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_438)   --->   "%xor_ln104_217 = xor i1 %icmp_ln86_450, i1 1" [firmware/BDT.h:104]   --->   Operation 44 'xor' 'xor_ln104_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.12ns)   --->   "%and_ln102_434 = and i1 %icmp_ln86_451, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 45 'and' 'and_ln102_434' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_86)   --->   "%xor_ln104_218 = xor i1 %icmp_ln86_451, i1 1" [firmware/BDT.h:104]   --->   Operation 46 'xor' 'xor_ln104_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_86 = and i1 %and_ln104, i1 %xor_ln104_218" [firmware/BDT.h:104]   --->   Operation 47 'and' 'and_ln104_86' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.12ns)   --->   "%and_ln102_435 = and i1 %icmp_ln86_452, i1 %and_ln102_432" [firmware/BDT.h:102]   --->   Operation 48 'and' 'and_ln102_435' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_87)   --->   "%xor_ln104_219 = xor i1 %icmp_ln86_452, i1 1" [firmware/BDT.h:104]   --->   Operation 49 'xor' 'xor_ln104_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_87 = and i1 %and_ln102_432, i1 %xor_ln104_219" [firmware/BDT.h:104]   --->   Operation 50 'and' 'and_ln104_87' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.12ns)   --->   "%and_ln102_436 = and i1 %icmp_ln86_453, i1 %and_ln104_85" [firmware/BDT.h:102]   --->   Operation 51 'and' 'and_ln102_436' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_88)   --->   "%xor_ln104_220 = xor i1 %icmp_ln86_453, i1 1" [firmware/BDT.h:104]   --->   Operation 52 'xor' 'xor_ln104_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_88 = and i1 %and_ln104_85, i1 %xor_ln104_220" [firmware/BDT.h:104]   --->   Operation 53 'and' 'and_ln104_88' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%and_ln102_437 = and i1 %icmp_ln86_454, i1 %and_ln102_433" [firmware/BDT.h:102]   --->   Operation 54 'and' 'and_ln102_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_438)   --->   "%and_ln102_448 = and i1 %icmp_ln86_455, i1 %xor_ln104_217" [firmware/BDT.h:102]   --->   Operation 55 'and' 'and_ln102_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_438)   --->   "%and_ln102_438 = and i1 %and_ln102_448, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_416)   --->   "%and_ln102_439 = and i1 %icmp_ln86_456, i1 %and_ln102_434" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_89)   --->   "%xor_ln104_221 = xor i1 %icmp_ln86_456, i1 1" [firmware/BDT.h:104]   --->   Operation 58 'xor' 'xor_ln104_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_89 = and i1 %and_ln102_434, i1 %xor_ln104_221" [firmware/BDT.h:104]   --->   Operation 59 'and' 'and_ln104_89' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_417)   --->   "%and_ln102_440 = and i1 %icmp_ln86_457, i1 %and_ln104_86" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_90)   --->   "%xor_ln104_222 = xor i1 %icmp_ln86_457, i1 1" [firmware/BDT.h:104]   --->   Operation 61 'xor' 'xor_ln104_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_90 = and i1 %and_ln104_86, i1 %xor_ln104_222" [firmware/BDT.h:104]   --->   Operation 62 'and' 'and_ln104_90' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_443)   --->   "%and_ln102_441 = and i1 %icmp_ln86_458, i1 %and_ln102_435" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_445)   --->   "%and_ln102_442 = and i1 %icmp_ln86_459, i1 %and_ln102_436" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_447)   --->   "%and_ln102_444 = and i1 %icmp_ln86_461, i1 %and_ln104_89" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_449)   --->   "%and_ln102_445 = and i1 %icmp_ln86_462, i1 %and_ln104_90" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%or_ln117 = or i1 %and_ln104_87, i1 %and_ln102_437" [firmware/BDT.h:117]   --->   Operation 67 'or' 'or_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%or_ln117_430 = or i1 %icmp_ln86, i1 %xor_ln104_216" [firmware/BDT.h:117]   --->   Operation 68 'or' 'or_ln117_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%or_ln117_431 = or i1 %icmp_ln86_452, i1 %or_ln117_430" [firmware/BDT.h:117]   --->   Operation 69 'or' 'or_ln117_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%zext_ln117 = zext i1 %or_ln117_431" [firmware/BDT.h:117]   --->   Operation 70 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.12ns)   --->   "%or_ln117_413 = or i1 %and_ln104_87, i1 %and_ln102_433" [firmware/BDT.h:117]   --->   Operation 71 'or' 'or_ln117_413' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 72 'select' 'select_ln117' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_438)   --->   "%or_ln117_414 = or i1 %or_ln117_413, i1 %and_ln102_438" [firmware/BDT.h:117]   --->   Operation 73 'or' 'or_ln117_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_438)   --->   "%select_ln117_437 = select i1 %or_ln117_413, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 74 'select' 'select_ln117_437' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_438)   --->   "%zext_ln117_48 = zext i2 %select_ln117_437" [firmware/BDT.h:117]   --->   Operation 75 'zext' 'zext_ln117_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.12ns)   --->   "%or_ln117_415 = or i1 %and_ln104_87, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 76 'or' 'or_ln117_415' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_438 = select i1 %or_ln117_414, i3 %zext_ln117_48, i3 4" [firmware/BDT.h:117]   --->   Operation 77 'select' 'select_ln117_438' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln117_416 = or i1 %or_ln117_415, i1 %and_ln102_439" [firmware/BDT.h:117]   --->   Operation 78 'or' 'or_ln117_416' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_441)   --->   "%select_ln117_439 = select i1 %or_ln117_415, i3 %select_ln117_438, i3 5" [firmware/BDT.h:117]   --->   Operation 79 'select' 'select_ln117_439' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln117_417 = or i1 %or_ln117_416, i1 %and_ln102_440" [firmware/BDT.h:117]   --->   Operation 80 'or' 'or_ln117_417' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_441)   --->   "%select_ln117_440 = select i1 %or_ln117_416, i3 %select_ln117_439, i3 6" [firmware/BDT.h:117]   --->   Operation 81 'select' 'select_ln117_440' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_443)   --->   "%or_ln117_418 = or i1 %or_ln117_417, i1 %and_ln102_441" [firmware/BDT.h:117]   --->   Operation 82 'or' 'or_ln117_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_441 = select i1 %or_ln117_417, i3 %select_ln117_440, i3 7" [firmware/BDT.h:117]   --->   Operation 83 'select' 'select_ln117_441' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_443)   --->   "%zext_ln117_49 = zext i3 %select_ln117_441" [firmware/BDT.h:117]   --->   Operation 84 'zext' 'zext_ln117_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.12ns)   --->   "%or_ln117_419 = or i1 %or_ln117_417, i1 %and_ln102_435" [firmware/BDT.h:117]   --->   Operation 85 'or' 'or_ln117_419' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_443)   --->   "%select_ln117_442 = select i1 %or_ln117_418, i4 %zext_ln117_49, i4 8" [firmware/BDT.h:117]   --->   Operation 86 'select' 'select_ln117_442' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_445)   --->   "%or_ln117_420 = or i1 %or_ln117_419, i1 %and_ln102_442" [firmware/BDT.h:117]   --->   Operation 87 'or' 'or_ln117_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_443 = select i1 %or_ln117_419, i4 %select_ln117_442, i4 9" [firmware/BDT.h:117]   --->   Operation 88 'select' 'select_ln117_443' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.12ns)   --->   "%or_ln117_421 = or i1 %or_ln117_419, i1 %and_ln102_436" [firmware/BDT.h:117]   --->   Operation 89 'or' 'or_ln117_421' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_445)   --->   "%select_ln117_444 = select i1 %or_ln117_420, i4 %select_ln117_443, i4 10" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117_444' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_447)   --->   "%or_ln117_422 = or i1 %or_ln117_421, i1 %and_ln102_444" [firmware/BDT.h:117]   --->   Operation 91 'or' 'or_ln117_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_445 = select i1 %or_ln117_421, i4 %select_ln117_444, i4 11" [firmware/BDT.h:117]   --->   Operation 92 'select' 'select_ln117_445' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.12ns)   --->   "%or_ln117_423 = or i1 %or_ln117_421, i1 %and_ln104_89" [firmware/BDT.h:117]   --->   Operation 93 'or' 'or_ln117_423' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_447)   --->   "%select_ln117_446 = select i1 %or_ln117_422, i4 %select_ln117_445, i4 12" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_446' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_449)   --->   "%or_ln117_424 = or i1 %or_ln117_423, i1 %and_ln102_445" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_447 = select i1 %or_ln117_423, i4 %select_ln117_446, i4 13" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_447' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.12ns)   --->   "%or_ln117_425 = or i1 %or_ln117_423, i1 %and_ln104_90" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_425' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_449)   --->   "%select_ln117_448 = select i1 %or_ln117_424, i4 %select_ln117_447, i4 14" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_448' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_449 = select i1 %or_ln117_425, i4 %select_ln117_448, i4 15" [firmware/BDT.h:117]   --->   Operation 99 'select' 'select_ln117_449' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.47>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 100 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.12ns)   --->   "%and_ln102_443 = and i1 %icmp_ln86_460, i1 %and_ln104_88" [firmware/BDT.h:102]   --->   Operation 101 'and' 'and_ln102_443' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_223 = xor i1 %icmp_ln86_460, i1 1" [firmware/BDT.h:104]   --->   Operation 102 'xor' 'xor_ln104_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_451)   --->   "%and_ln102_446 = and i1 %icmp_ln86_463, i1 %and_ln102_443" [firmware/BDT.h:102]   --->   Operation 103 'and' 'and_ln102_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_449 = and i1 %icmp_ln86_464, i1 %xor_ln104_223" [firmware/BDT.h:102]   --->   Operation 104 'and' 'and_ln102_449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_447 = and i1 %and_ln102_449, i1 %and_ln104_88" [firmware/BDT.h:102]   --->   Operation 105 'and' 'and_ln102_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_451)   --->   "%or_ln117_426 = or i1 %or_ln117_425, i1 %and_ln102_446" [firmware/BDT.h:117]   --->   Operation 106 'or' 'or_ln117_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_451)   --->   "%zext_ln117_50 = zext i4 %select_ln117_449" [firmware/BDT.h:117]   --->   Operation 107 'zext' 'zext_ln117_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.12ns)   --->   "%or_ln117_427 = or i1 %or_ln117_425, i1 %and_ln102_443" [firmware/BDT.h:117]   --->   Operation 108 'or' 'or_ln117_427' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_451)   --->   "%select_ln117_450 = select i1 %or_ln117_426, i5 %zext_ln117_50, i5 16" [firmware/BDT.h:117]   --->   Operation 109 'select' 'select_ln117_450' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_428 = or i1 %or_ln117_427, i1 %and_ln102_447" [firmware/BDT.h:117]   --->   Operation 110 'or' 'or_ln117_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_451 = select i1 %or_ln117_427, i5 %select_ln117_450, i5 17" [firmware/BDT.h:117]   --->   Operation 111 'select' 'select_ln117_451' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_429 = or i1 %or_ln117_425, i1 %and_ln104_88" [firmware/BDT.h:117]   --->   Operation 112 'or' 'or_ln117_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_452 = select i1 %or_ln117_428, i5 %select_ln117_451, i5 18" [firmware/BDT.h:117]   --->   Operation 113 'select' 'select_ln117_452' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.65ns) (out node of the LUT)   --->   "%tmp = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.19i12.i12.i5, i5 0, i12 2378, i5 1, i12 3659, i5 2, i12 4084, i5 3, i12 933, i5 4, i12 262, i5 5, i12 3612, i5 6, i12 3583, i5 7, i12 3626, i5 8, i12 139, i5 9, i12 1843, i5 10, i12 3787, i5 11, i12 3806, i5 12, i12 1201, i5 13, i12 233, i5 14, i12 3799, i5 15, i12 6, i5 16, i12 129, i5 17, i12 50, i5 18, i12 4071, i12 0, i5 %select_ln117_452" [firmware/BDT.h:118]   --->   Operation 114 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.65> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.29ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_429, i12 %tmp, i12 0" [firmware/BDT.h:117]   --->   Operation 115 'select' 'agg_result_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 116 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.401ns
The critical path consists of the following:
	wire read operation ('x_1_val_read', firmware/BDT.h:86) on port 'x_1_val' (firmware/BDT.h:86) [31]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [32]  (0.797 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [50]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_432', firmware/BDT.h:102) [54]  (0.122 ns)
	'and' operation 1 bit ('and_ln104_87', firmware/BDT.h:104) [64]  (0.122 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [86]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [91]  (0.278 ns)
	'select' operation 2 bit ('select_ln117_437', firmware/BDT.h:117) [93]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_438', firmware/BDT.h:117) [96]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_439', firmware/BDT.h:117) [98]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_440', firmware/BDT.h:117) [100]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_441', firmware/BDT.h:117) [102]  (0.278 ns)
	'select' operation 4 bit ('select_ln117_442', firmware/BDT.h:117) [105]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_443', firmware/BDT.h:117) [107]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_444', firmware/BDT.h:117) [109]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_445', firmware/BDT.h:117) [111]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_446', firmware/BDT.h:117) [113]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_447', firmware/BDT.h:117) [115]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_448', firmware/BDT.h:117) [117]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_449', firmware/BDT.h:117) [119]  (0.351 ns)

 <State 2>: 1.478ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_443', firmware/BDT.h:102) [79]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_427', firmware/BDT.h:117) [121]  (0.122 ns)
	'select' operation 5 bit ('select_ln117_451', firmware/BDT.h:117) [124]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_452', firmware/BDT.h:117) [126]  (0.000 ns)
	'sparsemux' operation 12 bit ('tmp', firmware/BDT.h:118) [127]  (0.657 ns)
	'select' operation 12 bit ('agg_result_0', firmware/BDT.h:117) [128]  (0.299 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
