;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 07/03/2012 08:02:17
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF002EFE8  	GOTO        1488
0x0004	0x0000      	NOP
0x0006	0x0000      	NOP
0x0008	0xF000EF00  	GOTO        0
0x000C	0x0000      	NOP
0x000E	0x0000      	NOP
0x0010	0x0000      	NOP
0x0012	0x0000      	NOP
0x0014	0x0000      	NOP
0x0016	0x0000      	NOP
0x0018	0xD7F3      	BRA         0
_aff_base4:
;hall_258V1.mbas,224 :: 		sub procedure aff_base4()
;hall_258V1.mbas,225 :: 		tempo1 = 1
0x001C	0x0E01      	MOVLW       1
0x001E	0x6E18      	MOVWF       _tempo1 
0x0020	0x0E00      	MOVLW       0
0x0022	0x6E19      	MOVWF       _tempo1+1 
;hall_258V1.mbas,226 :: 		while tempo1 < 20000
L__aff_base4129:
0x0024	0x0E4E      	MOVLW       78
0x0026	0x5C19      	SUBWF       _tempo1+1, 0 
0x0028	0xE102      	BNZ         L__aff_base4192
0x002A	0x0E20      	MOVLW       32
0x002C	0x5C18      	SUBWF       _tempo1, 0 
L__aff_base4192:
0x002E	0xE231      	BC          L__aff_base4130
;hall_258V1.mbas,228 :: 		for count = 1 to 154
0x0030	0x0E01      	MOVLW       1
0x0032	0x6E17      	MOVWF       _count 
L__aff_base4134:
;hall_258V1.mbas,229 :: 		portb = lyce_2[count]
0x0034	0x0ECC      	MOVLW       _lyce_2
0x0036	0x2417      	ADDWF       _count, 0 
0x0038	0x6EF6      	MOVWF       TBLPTR 
0x003A	0x0E07      	MOVLW       hi_addr(_lyce_2)
0x003C	0x6EF7      	MOVWF       TBLPTRH 
0x003E	0x0E00      	MOVLW       0
0x0040	0x22F7      	ADDWFC      TBLPTRH, 1 
0x0042	0x0E00      	MOVLW       higher_addr(_lyce_2)
0x0044	0x6EF8      	MOVWF       TBLPTRU 
0x0046	0x0E00      	MOVLW       0
0x0048	0x22F8      	ADDWFC      TBLPTRU, 1 
0x004A	0x0009      	TBLRD*+
0x004C	0xFF81CFF5  	MOVFF       TABLAT, PORTB
;hall_258V1.mbas,230 :: 		portc =  polyval_2[count]
0x0050	0x0E66      	MOVLW       _polyval_2
0x0052	0x2417      	ADDWF       _count, 0 
0x0054	0x6EF6      	MOVWF       TBLPTR 
0x0056	0x0E08      	MOVLW       hi_addr(_polyval_2)
0x0058	0x6EF7      	MOVWF       TBLPTRH 
0x005A	0x0E00      	MOVLW       0
0x005C	0x22F7      	ADDWFC      TBLPTRH, 1 
0x005E	0x0E00      	MOVLW       higher_addr(_polyval_2)
0x0060	0x6EF8      	MOVWF       TBLPTRU 
0x0062	0x0E00      	MOVLW       0
0x0064	0x22F8      	ADDWFC      TBLPTRU, 1 
0x0066	0x0009      	TBLRD*+
0x0068	0xFF82CFF5  	MOVFF       TABLAT, PORTC
;hall_258V1.mbas,231 :: 		Delay_us(300)
0x006C	0x0E04      	MOVLW       4
0x006E	0x6E0C      	MOVWF       R12, 0
0x0070	0x0E1C      	MOVLW       28
0x0072	0x6E0D      	MOVWF       R13, 0
L__aff_base4138:
0x0074	0x2E0D      	DECFSZ      R13, 1, 0
0x0076	0xD7FE      	BRA         L__aff_base4138
0x0078	0x2E0C      	DECFSZ      R12, 1, 0
0x007A	0xD7FC      	BRA         L__aff_base4138
0x007C	0x0000      	NOP
;hall_258V1.mbas,232 :: 		inc (tempo1)
0x007E	0x4A18      	INFSNZ      _tempo1, 1 
0x0080	0x2A19      	INCF        _tempo1+1, 1 
;hall_258V1.mbas,233 :: 		next count
0x0082	0x5017      	MOVF        _count, 0 
0x0084	0x0A9A      	XORLW       154
0x0086	0xE002      	BZ          L__aff_base4137
0x0088	0x2A17      	INCF        _count, 1 
0x008A	0xD7D4      	BRA         L__aff_base4134
L__aff_base4137:
;hall_258V1.mbas,234 :: 		portb = 0
0x008C	0x6A81      	CLRF        PORTB 
;hall_258V1.mbas,235 :: 		portc = 0
0x008E	0x6A82      	CLRF        PORTC 
;hall_258V1.mbas,237 :: 		wend
0x0090	0xD7C9      	BRA         L__aff_base4129
L__aff_base4130:
;hall_258V1.mbas,238 :: 		end sub
0x0092	0x0012      	RETURN      0
; end of _aff_base4
_rotate_2:
;hall_258V1.mbas,153 :: 		sub procedure rotate_2()
;hall_258V1.mbas,154 :: 		tempo1 = 1
0x0094	0x0E01      	MOVLW       1
0x0096	0x6E18      	MOVWF       _tempo1 
0x0098	0x0E00      	MOVLW       0
0x009A	0x6E19      	MOVWF       _tempo1+1 
;hall_258V1.mbas,155 :: 		j1 = 65
0x009C	0x0E41      	MOVLW       65
0x009E	0x6E1A      	MOVWF       _j1 
;hall_258V1.mbas,156 :: 		j2 = 130
0x00A0	0x0E82      	MOVLW       130
0x00A2	0x6E1B      	MOVWF       _j2 
;hall_258V1.mbas,157 :: 		while j1 <> 1
L__rotate_268:
0x00A4	0x501A      	MOVF        _j1, 0 
0x00A6	0x0A01      	XORLW       1
0x00A8	0xE048      	BZ          L__rotate_269
;hall_258V1.mbas,158 :: 		if porta.0 = 0 then
0x00AA	0xB080      	BTFSC       PORTA, 0 
0x00AC	0xD045      	BRA         L__rotate_273
;hall_258V1.mbas,159 :: 		count = 1
0x00AE	0x0E01      	MOVLW       1
0x00B0	0x6E17      	MOVWF       _count 
;hall_258V1.mbas,160 :: 		if tempo1 >= 100 then
0x00B2	0x0E00      	MOVLW       0
0x00B4	0x5C19      	SUBWF       _tempo1+1, 0 
0x00B6	0xE102      	BNZ         L__rotate_2188
0x00B8	0x0E64      	MOVLW       100
0x00BA	0x5C18      	SUBWF       _tempo1, 0 
L__rotate_2188:
0x00BC	0xE306      	BNC         L__rotate_276
;hall_258V1.mbas,161 :: 		dec (j1)
0x00BE	0x061A      	DECF        _j1, 1 
;hall_258V1.mbas,162 :: 		dec (j2)
0x00C0	0x061B      	DECF        _j2, 1 
;hall_258V1.mbas,163 :: 		tempo1 = 1
0x00C2	0x0E01      	MOVLW       1
0x00C4	0x6E18      	MOVWF       _tempo1 
0x00C6	0x0E00      	MOVLW       0
0x00C8	0x6E19      	MOVWF       _tempo1+1 
L__rotate_276:
;hall_258V1.mbas,166 :: 		for count = j1 to j2
0x00CA	0xF017C01A  	MOVFF       _j1, _count
L__rotate_278:
0x00CE	0x5017      	MOVF        _count, 0 
0x00D0	0x5C1B      	SUBWF       _j2, 0 
0x00D2	0xE330      	BNC         L__rotate_282
;hall_258V1.mbas,167 :: 		portb  = not(P_lyce[count])
0x00D4	0x0E9A      	MOVLW       _P_lyce
0x00D6	0x2417      	ADDWF       _count, 0 
0x00D8	0x6EF6      	MOVWF       TBLPTR 
0x00DA	0x0E09      	MOVLW       hi_addr(_P_lyce)
0x00DC	0x6EF7      	MOVWF       TBLPTRH 
0x00DE	0x0E00      	MOVLW       0
0x00E0	0x22F7      	ADDWFC      TBLPTRH, 1 
0x00E2	0x0E00      	MOVLW       higher_addr(_P_lyce)
0x00E4	0x6EF8      	MOVWF       TBLPTRU 
0x00E6	0x0E00      	MOVLW       0
0x00E8	0x22F8      	ADDWFC      TBLPTRU, 1 
0x00EA	0x0009      	TBLRD*+
0x00EC	0xF000CFF5  	MOVFF       TABLAT, R0
0x00F0	0x1C00      	COMF        R0, 0 
0x00F2	0x6E81      	MOVWF       PORTB 
;hall_258V1.mbas,168 :: 		portc  = not(p_brique[count])
0x00F4	0x0E1C      	MOVLW       _p_brique
0x00F6	0x2417      	ADDWF       _count, 0 
0x00F8	0x6EF6      	MOVWF       TBLPTR 
0x00FA	0x0E0A      	MOVLW       hi_addr(_p_brique)
0x00FC	0x6EF7      	MOVWF       TBLPTRH 
0x00FE	0x0E00      	MOVLW       0
0x0100	0x22F7      	ADDWFC      TBLPTRH, 1 
0x0102	0x0E00      	MOVLW       higher_addr(_p_brique)
0x0104	0x6EF8      	MOVWF       TBLPTRU 
0x0106	0x0E00      	MOVLW       0
0x0108	0x22F8      	ADDWFC      TBLPTRU, 1 
0x010A	0x0009      	TBLRD*+
0x010C	0xF000CFF5  	MOVFF       TABLAT, R0
0x0110	0x1C00      	COMF        R0, 0 
0x0112	0x6E82      	MOVWF       PORTC 
;hall_258V1.mbas,169 :: 		Delay_us(300)
0x0114	0x0E04      	MOVLW       4
0x0116	0x6E0C      	MOVWF       R12, 0
0x0118	0x0E1C      	MOVLW       28
0x011A	0x6E0D      	MOVWF       R13, 0
L__rotate_283:
0x011C	0x2E0D      	DECFSZ      R13, 1, 0
0x011E	0xD7FE      	BRA         L__rotate_283
0x0120	0x2E0C      	DECFSZ      R12, 1, 0
0x0122	0xD7FC      	BRA         L__rotate_283
0x0124	0x0000      	NOP
;hall_258V1.mbas,170 :: 		inc (tempo1)
0x0126	0x4A18      	INFSNZ      _tempo1, 1 
0x0128	0x2A19      	INCF        _tempo1+1, 1 
;hall_258V1.mbas,171 :: 		next count
0x012A	0x5017      	MOVF        _count, 0 
0x012C	0x181B      	XORWF       _j2, 0 
0x012E	0xE002      	BZ          L__rotate_282
0x0130	0x2A17      	INCF        _count, 1 
0x0132	0xD7CD      	BRA         L__rotate_278
L__rotate_282:
;hall_258V1.mbas,172 :: 		portb = 0
0x0134	0x6A81      	CLRF        PORTB 
;hall_258V1.mbas,173 :: 		portc = 0
0x0136	0x6A82      	CLRF        PORTC 
L__rotate_273:
;hall_258V1.mbas,175 :: 		wend
0x0138	0xD7B5      	BRA         L__rotate_268
L__rotate_269:
;hall_258V1.mbas,176 :: 		tempo1 = 1
0x013A	0x0E01      	MOVLW       1
0x013C	0x6E18      	MOVWF       _tempo1 
0x013E	0x0E00      	MOVLW       0
0x0140	0x6E19      	MOVWF       _tempo1+1 
;hall_258V1.mbas,177 :: 		while tempo1 < 5000
L__rotate_285:
0x0142	0x0E13      	MOVLW       19
0x0144	0x5C19      	SUBWF       _tempo1+1, 0 
0x0146	0xE102      	BNZ         L__rotate_2189
0x0148	0x0E88      	MOVLW       136
0x014A	0x5C18      	SUBWF       _tempo1, 0 
L__rotate_2189:
0x014C	0xE239      	BC          L__rotate_286
;hall_258V1.mbas,178 :: 		if porta.0 = 0 then
0x014E	0xB080      	BTFSC       PORTA, 0 
0x0150	0xD036      	BRA         L__rotate_290
;hall_258V1.mbas,179 :: 		count = 1
0x0152	0x0E01      	MOVLW       1
0x0154	0x6E17      	MOVWF       _count 
;hall_258V1.mbas,180 :: 		for count = 1 to 65
0x0156	0x0E01      	MOVLW       1
0x0158	0x6E17      	MOVWF       _count 
L__rotate_293:
;hall_258V1.mbas,181 :: 		portb = not(P_lyce2[count])
0x015A	0x0E9E      	MOVLW       _P_lyce2
0x015C	0x2417      	ADDWF       _count, 0 
0x015E	0x6EF6      	MOVWF       TBLPTR 
0x0160	0x0E0A      	MOVLW       hi_addr(_P_lyce2)
0x0162	0x6EF7      	MOVWF       TBLPTRH 
0x0164	0x0E00      	MOVLW       0
0x0166	0x22F7      	ADDWFC      TBLPTRH, 1 
0x0168	0x0E00      	MOVLW       higher_addr(_P_lyce2)
0x016A	0x6EF8      	MOVWF       TBLPTRU 
0x016C	0x0E00      	MOVLW       0
0x016E	0x22F8      	ADDWFC      TBLPTRU, 1 
0x0170	0x0009      	TBLRD*+
0x0172	0xF000CFF5  	MOVFF       TABLAT, R0
0x0176	0x1C00      	COMF        R0, 0 
0x0178	0x6E81      	MOVWF       PORTB 
;hall_258V1.mbas,182 :: 		portc = not(p_brique2[count])
0x017A	0x0EDF      	MOVLW       _p_brique2
0x017C	0x2417      	ADDWF       _count, 0 
0x017E	0x6EF6      	MOVWF       TBLPTR 
0x0180	0x0E0A      	MOVLW       hi_addr(_p_brique2)
0x0182	0x6EF7      	MOVWF       TBLPTRH 
0x0184	0x0E00      	MOVLW       0
0x0186	0x22F7      	ADDWFC      TBLPTRH, 1 
0x0188	0x0E00      	MOVLW       higher_addr(_p_brique2)
0x018A	0x6EF8      	MOVWF       TBLPTRU 
0x018C	0x0E00      	MOVLW       0
0x018E	0x22F8      	ADDWFC      TBLPTRU, 1 
0x0190	0x0009      	TBLRD*+
0x0192	0xF000CFF5  	MOVFF       TABLAT, R0
0x0196	0x1C00      	COMF        R0, 0 
0x0198	0x6E82      	MOVWF       PORTC 
;hall_258V1.mbas,183 :: 		Delay_us(300)
0x019A	0x0E04      	MOVLW       4
0x019C	0x6E0C      	MOVWF       R12, 0
0x019E	0x0E1C      	MOVLW       28
0x01A0	0x6E0D      	MOVWF       R13, 0
L__rotate_297:
0x01A2	0x2E0D      	DECFSZ      R13, 1, 0
0x01A4	0xD7FE      	BRA         L__rotate_297
0x01A6	0x2E0C      	DECFSZ      R12, 1, 0
0x01A8	0xD7FC      	BRA         L__rotate_297
0x01AA	0x0000      	NOP
;hall_258V1.mbas,184 :: 		inc (tempo1)
0x01AC	0x4A18      	INFSNZ      _tempo1, 1 
0x01AE	0x2A19      	INCF        _tempo1+1, 1 
;hall_258V1.mbas,185 :: 		next count
0x01B0	0x5017      	MOVF        _count, 0 
0x01B2	0x0A41      	XORLW       65
0x01B4	0xE002      	BZ          L__rotate_296
0x01B6	0x2A17      	INCF        _count, 1 
0x01B8	0xD7D0      	BRA         L__rotate_293
L__rotate_296:
;hall_258V1.mbas,186 :: 		portb = 0
0x01BA	0x6A81      	CLRF        PORTB 
;hall_258V1.mbas,187 :: 		portc = 0
0x01BC	0x6A82      	CLRF        PORTC 
L__rotate_290:
;hall_258V1.mbas,189 :: 		wend
0x01BE	0xD7C1      	BRA         L__rotate_285
L__rotate_286:
;hall_258V1.mbas,191 :: 		end sub
0x01C0	0x0012      	RETURN      0
; end of _rotate_2
_aff_base5:
;hall_258V1.mbas,240 :: 		sub procedure aff_base5()
;hall_258V1.mbas,241 :: 		tempo1 = 1
0x01C2	0x0E01      	MOVLW       1
0x01C4	0x6E18      	MOVWF       _tempo1 
0x01C6	0x0E00      	MOVLW       0
0x01C8	0x6E19      	MOVWF       _tempo1+1 
;hall_258V1.mbas,242 :: 		while tempo1 < 20000
L__aff_base5141:
0x01CA	0x0E4E      	MOVLW       78
0x01CC	0x5C19      	SUBWF       _tempo1+1, 0 
0x01CE	0xE102      	BNZ         L__aff_base5193
0x01D0	0x0E20      	MOVLW       32
0x01D2	0x5C18      	SUBWF       _tempo1, 0 
L__aff_base5193:
0x01D4	0xE231      	BC          L__aff_base5142
;hall_258V1.mbas,243 :: 		for count = 1 to 154
0x01D6	0x0E01      	MOVLW       1
0x01D8	0x6E17      	MOVWF       _count 
L__aff_base5146:
;hall_258V1.mbas,244 :: 		portb = labrique2[count]
0x01DA	0x0EFE      	MOVLW       _labrique2
0x01DC	0x2417      	ADDWF       _count, 0 
0x01DE	0x6EF6      	MOVWF       TBLPTR 
0x01E0	0x0E05      	MOVLW       hi_addr(_labrique2)
0x01E2	0x6EF7      	MOVWF       TBLPTRH 
0x01E4	0x0E00      	MOVLW       0
0x01E6	0x22F7      	ADDWFC      TBLPTRH, 1 
0x01E8	0x0E00      	MOVLW       higher_addr(_labrique2)
0x01EA	0x6EF8      	MOVWF       TBLPTRU 
0x01EC	0x0E00      	MOVLW       0
0x01EE	0x22F8      	ADDWFC      TBLPTRU, 1 
0x01F0	0x0009      	TBLRD*+
0x01F2	0xFF81CFF5  	MOVFF       TABLAT, PORTB
;hall_258V1.mbas,245 :: 		portc =  thionv[count]
0x01F6	0x0E00      	MOVLW       _thionv
0x01F8	0x2417      	ADDWF       _count, 0 
0x01FA	0x6EF6      	MOVWF       TBLPTR 
0x01FC	0x0E09      	MOVLW       hi_addr(_thionv)
0x01FE	0x6EF7      	MOVWF       TBLPTRH 
0x0200	0x0E00      	MOVLW       0
0x0202	0x22F7      	ADDWFC      TBLPTRH, 1 
0x0204	0x0E00      	MOVLW       higher_addr(_thionv)
0x0206	0x6EF8      	MOVWF       TBLPTRU 
0x0208	0x0E00      	MOVLW       0
0x020A	0x22F8      	ADDWFC      TBLPTRU, 1 
0x020C	0x0009      	TBLRD*+
0x020E	0xFF82CFF5  	MOVFF       TABLAT, PORTC
;hall_258V1.mbas,246 :: 		Delay_us(300)
0x0212	0x0E04      	MOVLW       4
0x0214	0x6E0C      	MOVWF       R12, 0
0x0216	0x0E1C      	MOVLW       28
0x0218	0x6E0D      	MOVWF       R13, 0
L__aff_base5150:
0x021A	0x2E0D      	DECFSZ      R13, 1, 0
0x021C	0xD7FE      	BRA         L__aff_base5150
0x021E	0x2E0C      	DECFSZ      R12, 1, 0
0x0220	0xD7FC      	BRA         L__aff_base5150
0x0222	0x0000      	NOP
;hall_258V1.mbas,247 :: 		inc (tempo1)
0x0224	0x4A18      	INFSNZ      _tempo1, 1 
0x0226	0x2A19      	INCF        _tempo1+1, 1 
;hall_258V1.mbas,248 :: 		next count
0x0228	0x5017      	MOVF        _count, 0 
0x022A	0x0A9A      	XORLW       154
0x022C	0xE002      	BZ          L__aff_base5149
0x022E	0x2A17      	INCF        _count, 1 
0x0230	0xD7D4      	BRA         L__aff_base5146
L__aff_base5149:
;hall_258V1.mbas,249 :: 		portb = 0
0x0232	0x6A81      	CLRF        PORTB 
;hall_258V1.mbas,250 :: 		portc = 0
0x0234	0x6A82      	CLRF        PORTC 
;hall_258V1.mbas,252 :: 		wend
0x0236	0xD7C9      	BRA         L__aff_base5141
L__aff_base5142:
;hall_258V1.mbas,253 :: 		end sub
0x0238	0x0012      	RETURN      0
; end of _aff_base5
_aff_base7:
;hall_258V1.mbas,272 :: 		sub procedure aff_base7()
;hall_258V1.mbas,273 :: 		tempo1 = 1
0x023A	0x0E01      	MOVLW       1
0x023C	0x6E18      	MOVWF       _tempo1 
0x023E	0x0E00      	MOVLW       0
0x0240	0x6E19      	MOVWF       _tempo1+1 
;hall_258V1.mbas,274 :: 		while tempo1 < 30000
L__aff_base7168:
0x0242	0x0E75      	MOVLW       117
0x0244	0x5C19      	SUBWF       _tempo1+1, 0 
0x0246	0xE102      	BNZ         L__aff_base7195
0x0248	0x0E30      	MOVLW       48
0x024A	0x5C18      	SUBWF       _tempo1, 0 
L__aff_base7195:
0x024C	0xE231      	BC          L__aff_base7169
;hall_258V1.mbas,275 :: 		for count = 1 to 154
0x024E	0x0E01      	MOVLW       1
0x0250	0x6E17      	MOVWF       _count 
L__aff_base7173:
;hall_258V1.mbas,276 :: 		portb = formation[count]
0x0252	0x0E32      	MOVLW       _formation
0x0254	0x2417      	ADDWF       _count, 0 
0x0256	0x6EF6      	MOVWF       TBLPTR 
0x0258	0x0E07      	MOVLW       hi_addr(_formation)
0x025A	0x6EF7      	MOVWF       TBLPTRH 
0x025C	0x0E00      	MOVLW       0
0x025E	0x22F7      	ADDWFC      TBLPTRH, 1 
0x0260	0x0E00      	MOVLW       higher_addr(_formation)
0x0262	0x6EF8      	MOVWF       TBLPTRU 
0x0264	0x0E00      	MOVLW       0
0x0266	0x22F8      	ADDWFC      TBLPTRU, 1 
0x0268	0x0009      	TBLRD*+
0x026A	0xFF81CFF5  	MOVFF       TABLAT, PORTB
;hall_258V1.mbas,277 :: 		portc =  sti[count]
0x026E	0x0E98      	MOVLW       _sti
0x0270	0x2417      	ADDWF       _count, 0 
0x0272	0x6EF6      	MOVWF       TBLPTR 
0x0274	0x0E06      	MOVLW       hi_addr(_sti)
0x0276	0x6EF7      	MOVWF       TBLPTRH 
0x0278	0x0E00      	MOVLW       0
0x027A	0x22F7      	ADDWFC      TBLPTRH, 1 
0x027C	0x0E00      	MOVLW       higher_addr(_sti)
0x027E	0x6EF8      	MOVWF       TBLPTRU 
0x0280	0x0E00      	MOVLW       0
0x0282	0x22F8      	ADDWFC      TBLPTRU, 1 
0x0284	0x0009      	TBLRD*+
0x0286	0xFF82CFF5  	MOVFF       TABLAT, PORTC
;hall_258V1.mbas,278 :: 		Delay_us(300)
0x028A	0x0E04      	MOVLW       4
0x028C	0x6E0C      	MOVWF       R12, 0
0x028E	0x0E1C      	MOVLW       28
0x0290	0x6E0D      	MOVWF       R13, 0
L__aff_base7177:
0x0292	0x2E0D      	DECFSZ      R13, 1, 0
0x0294	0xD7FE      	BRA         L__aff_base7177
0x0296	0x2E0C      	DECFSZ      R12, 1, 0
0x0298	0xD7FC      	BRA         L__aff_base7177
0x029A	0x0000      	NOP
;hall_258V1.mbas,279 :: 		inc (tempo1)
0x029C	0x4A18      	INFSNZ      _tempo1, 1 
0x029E	0x2A19      	INCF        _tempo1+1, 1 
;hall_258V1.mbas,280 :: 		next count
0x02A0	0x5017      	MOVF        _count, 0 
0x02A2	0x0A9A      	XORLW       154
0x02A4	0xE002      	BZ          L__aff_base7176
0x02A6	0x2A17      	INCF        _count, 1 
0x02A8	0xD7D4      	BRA         L__aff_base7173
L__aff_base7176:
;hall_258V1.mbas,281 :: 		portb = 0
0x02AA	0x6A81      	CLRF        PORTB 
;hall_258V1.mbas,282 :: 		portc = 0
0x02AC	0x6A82      	CLRF        PORTC 
;hall_258V1.mbas,283 :: 		wend
0x02AE	0xD7C9      	BRA         L__aff_base7168
L__aff_base7169:
;hall_258V1.mbas,284 :: 		end sub
0x02B0	0x0012      	RETURN      0
; end of _aff_base7
_aff_base6:
;hall_258V1.mbas,255 :: 		sub procedure aff_base6()
;hall_258V1.mbas,256 :: 		tempo1 = 1
0x02B2	0x0E01      	MOVLW       1
0x02B4	0x6E18      	MOVWF       _tempo1 
0x02B6	0x0E00      	MOVLW       0
0x02B8	0x6E19      	MOVWF       _tempo1+1 
;hall_258V1.mbas,257 :: 		while tempo1 < 20000
L__aff_base6153:
0x02BA	0x0E4E      	MOVLW       78
0x02BC	0x5C19      	SUBWF       _tempo1+1, 0 
0x02BE	0xE102      	BNZ         L__aff_base6194
0x02C0	0x0E20      	MOVLW       32
0x02C2	0x5C18      	SUBWF       _tempo1, 0 
L__aff_base6194:
0x02C4	0xE235      	BC          L__aff_base6154
;hall_258V1.mbas,258 :: 		if porta.0 = 0 then
0x02C6	0xB080      	BTFSC       PORTA, 0 
0x02C8	0xD032      	BRA         L__aff_base6158
;hall_258V1.mbas,259 :: 		count = 1
0x02CA	0x0E01      	MOVLW       1
0x02CC	0x6E17      	MOVWF       _count 
;hall_258V1.mbas,260 :: 		for count = 1 to 154
0x02CE	0x0E01      	MOVLW       1
0x02D0	0x6E17      	MOVWF       _count 
L__aff_base6161:
;hall_258V1.mbas,261 :: 		portb = formation[count]
0x02D2	0x0E32      	MOVLW       _formation
0x02D4	0x2417      	ADDWF       _count, 0 
0x02D6	0x6EF6      	MOVWF       TBLPTR 
0x02D8	0x0E07      	MOVLW       hi_addr(_formation)
0x02DA	0x6EF7      	MOVWF       TBLPTRH 
0x02DC	0x0E00      	MOVLW       0
0x02DE	0x22F7      	ADDWFC      TBLPTRH, 1 
0x02E0	0x0E00      	MOVLW       higher_addr(_formation)
0x02E2	0x6EF8      	MOVWF       TBLPTRU 
0x02E4	0x0E00      	MOVLW       0
0x02E6	0x22F8      	ADDWFC      TBLPTRU, 1 
0x02E8	0x0009      	TBLRD*+
0x02EA	0xFF81CFF5  	MOVFF       TABLAT, PORTB
;hall_258V1.mbas,262 :: 		portc =  sti[count]
0x02EE	0x0E98      	MOVLW       _sti
0x02F0	0x2417      	ADDWF       _count, 0 
0x02F2	0x6EF6      	MOVWF       TBLPTR 
0x02F4	0x0E06      	MOVLW       hi_addr(_sti)
0x02F6	0x6EF7      	MOVWF       TBLPTRH 
0x02F8	0x0E00      	MOVLW       0
0x02FA	0x22F7      	ADDWFC      TBLPTRH, 1 
0x02FC	0x0E00      	MOVLW       higher_addr(_sti)
0x02FE	0x6EF8      	MOVWF       TBLPTRU 
0x0300	0x0E00      	MOVLW       0
0x0302	0x22F8      	ADDWFC      TBLPTRU, 1 
0x0304	0x0009      	TBLRD*+
0x0306	0xFF82CFF5  	MOVFF       TABLAT, PORTC
;hall_258V1.mbas,263 :: 		Delay_us(300)
0x030A	0x0E04      	MOVLW       4
0x030C	0x6E0C      	MOVWF       R12, 0
0x030E	0x0E1C      	MOVLW       28
0x0310	0x6E0D      	MOVWF       R13, 0
L__aff_base6165:
0x0312	0x2E0D      	DECFSZ      R13, 1, 0
0x0314	0xD7FE      	BRA         L__aff_base6165
0x0316	0x2E0C      	DECFSZ      R12, 1, 0
0x0318	0xD7FC      	BRA         L__aff_base6165
0x031A	0x0000      	NOP
;hall_258V1.mbas,264 :: 		inc (tempo1)
0x031C	0x4A18      	INFSNZ      _tempo1, 1 
0x031E	0x2A19      	INCF        _tempo1+1, 1 
;hall_258V1.mbas,265 :: 		next count
0x0320	0x5017      	MOVF        _count, 0 
0x0322	0x0A9A      	XORLW       154
0x0324	0xE002      	BZ          L__aff_base6164
0x0326	0x2A17      	INCF        _count, 1 
0x0328	0xD7D4      	BRA         L__aff_base6161
L__aff_base6164:
;hall_258V1.mbas,266 :: 		portb = 0
0x032A	0x6A81      	CLRF        PORTB 
;hall_258V1.mbas,267 :: 		portc = 0
0x032C	0x6A82      	CLRF        PORTC 
L__aff_base6158:
;hall_258V1.mbas,269 :: 		wend
0x032E	0xD7C5      	BRA         L__aff_base6153
L__aff_base6154:
;hall_258V1.mbas,270 :: 		end sub
0x0330	0x0012      	RETURN      0
; end of _aff_base6
_aff_base3:
;hall_258V1.mbas,78 :: 		sub procedure aff_base3()
;hall_258V1.mbas,79 :: 		tempo1 = 1
0x0332	0x0E01      	MOVLW       1
0x0334	0x6E18      	MOVWF       _tempo1 
0x0336	0x0E00      	MOVLW       0
0x0338	0x6E19      	MOVWF       _tempo1+1 
;hall_258V1.mbas,80 :: 		while tempo1 < 10000
L__aff_base317:
0x033A	0x0E27      	MOVLW       39
0x033C	0x5C19      	SUBWF       _tempo1+1, 0 
0x033E	0xE102      	BNZ         L__aff_base3185
0x0340	0x0E10      	MOVLW       16
0x0342	0x5C18      	SUBWF       _tempo1, 0 
L__aff_base3185:
0x0344	0xE235      	BC          L__aff_base318
;hall_258V1.mbas,81 :: 		if porta.0 = 0 then
0x0346	0xB080      	BTFSC       PORTA, 0 
0x0348	0xD032      	BRA         L__aff_base322
;hall_258V1.mbas,82 :: 		count = 1
0x034A	0x0E01      	MOVLW       1
0x034C	0x6E17      	MOVWF       _count 
;hall_258V1.mbas,83 :: 		for count = 1 to 154
0x034E	0x0E01      	MOVLW       1
0x0350	0x6E17      	MOVWF       _count 
L__aff_base325:
;hall_258V1.mbas,84 :: 		portb = labrique2[count]
0x0352	0x0EFE      	MOVLW       _labrique2
0x0354	0x2417      	ADDWF       _count, 0 
0x0356	0x6EF6      	MOVWF       TBLPTR 
0x0358	0x0E05      	MOVLW       hi_addr(_labrique2)
0x035A	0x6EF7      	MOVWF       TBLPTRH 
0x035C	0x0E00      	MOVLW       0
0x035E	0x22F7      	ADDWFC      TBLPTRH, 1 
0x0360	0x0E00      	MOVLW       higher_addr(_labrique2)
0x0362	0x6EF8      	MOVWF       TBLPTRU 
0x0364	0x0E00      	MOVLW       0
0x0366	0x22F8      	ADDWFC      TBLPTRU, 1 
0x0368	0x0009      	TBLRD*+
0x036A	0xFF81CFF5  	MOVFF       TABLAT, PORTB
;hall_258V1.mbas,85 :: 		portc =  thionv[count]
0x036E	0x0E00      	MOVLW       _thionv
0x0370	0x2417      	ADDWF       _count, 0 
0x0372	0x6EF6      	MOVWF       TBLPTR 
0x0374	0x0E09      	MOVLW       hi_addr(_thionv)
0x0376	0x6EF7      	MOVWF       TBLPTRH 
0x0378	0x0E00      	MOVLW       0
0x037A	0x22F7      	ADDWFC      TBLPTRH, 1 
0x037C	0x0E00      	MOVLW       higher_addr(_thionv)
0x037E	0x6EF8      	MOVWF       TBLPTRU 
0x0380	0x0E00      	MOVLW       0
0x0382	0x22F8      	ADDWFC      TBLPTRU, 1 
0x0384	0x0009      	TBLRD*+
0x0386	0xFF82CFF5  	MOVFF       TABLAT, PORTC
;hall_258V1.mbas,86 :: 		Delay_us(300)
0x038A	0x0E04      	MOVLW       4
0x038C	0x6E0C      	MOVWF       R12, 0
0x038E	0x0E1C      	MOVLW       28
0x0390	0x6E0D      	MOVWF       R13, 0
L__aff_base329:
0x0392	0x2E0D      	DECFSZ      R13, 1, 0
0x0394	0xD7FE      	BRA         L__aff_base329
0x0396	0x2E0C      	DECFSZ      R12, 1, 0
0x0398	0xD7FC      	BRA         L__aff_base329
0x039A	0x0000      	NOP
;hall_258V1.mbas,87 :: 		inc (tempo1)
0x039C	0x4A18      	INFSNZ      _tempo1, 1 
0x039E	0x2A19      	INCF        _tempo1+1, 1 
;hall_258V1.mbas,88 :: 		next count
0x03A0	0x5017      	MOVF        _count, 0 
0x03A2	0x0A9A      	XORLW       154
0x03A4	0xE002      	BZ          L__aff_base328
0x03A6	0x2A17      	INCF        _count, 1 
0x03A8	0xD7D4      	BRA         L__aff_base325
L__aff_base328:
;hall_258V1.mbas,89 :: 		portb = 0
0x03AA	0x6A81      	CLRF        PORTB 
;hall_258V1.mbas,90 :: 		portc = 0
0x03AC	0x6A82      	CLRF        PORTC 
L__aff_base322:
;hall_258V1.mbas,92 :: 		wend
0x03AE	0xD7C5      	BRA         L__aff_base317
L__aff_base318:
;hall_258V1.mbas,93 :: 		end sub
0x03B0	0x0012      	RETURN      0
; end of _aff_base3
_aff_base_anim2:
;hall_258V1.mbas,95 :: 		sub procedure aff_base_anim2()
;hall_258V1.mbas,96 :: 		tempo1 = 1
0x03B2	0x0E01      	MOVLW       1
0x03B4	0x6E18      	MOVWF       _tempo1 
0x03B6	0x0E00      	MOVLW       0
0x03B8	0x6E19      	MOVWF       _tempo1+1 
;hall_258V1.mbas,97 :: 		i = 1
0x03BA	0x0E01      	MOVLW       1
0x03BC	0x6E1D      	MOVWF       _i 
;hall_258V1.mbas,98 :: 		i1 = 128
0x03BE	0x0E80      	MOVLW       128
0x03C0	0x6E1C      	MOVWF       _i1 
;hall_258V1.mbas,99 :: 		i2 = 128
0x03C2	0x0E80      	MOVLW       128
0x03C4	0x6E16      	MOVWF       _i2 
;hall_258V1.mbas,100 :: 		itt = 1
0x03C6	0x0E01      	MOVLW       1
0x03C8	0x6E15      	MOVWF       _itt 
;hall_258V1.mbas,101 :: 		while itt <> 7
L__aff_base_anim232:
0x03CA	0x5015      	MOVF        _itt, 0 
0x03CC	0x0A07      	XORLW       7
0x03CE	0xE051      	BZ          L__aff_base_anim233
;hall_258V1.mbas,102 :: 		if porta.0 = 0 then
0x03D0	0xB080      	BTFSC       PORTA, 0 
0x03D2	0xD04E      	BRA         L__aff_base_anim237
;hall_258V1.mbas,103 :: 		count = 1
0x03D4	0x0E01      	MOVLW       1
0x03D6	0x6E17      	MOVWF       _count 
;hall_258V1.mbas,104 :: 		if tempo1 >= 510 then
0x03D8	0x0E01      	MOVLW       1
0x03DA	0x5C19      	SUBWF       _tempo1+1, 0 
0x03DC	0xE102      	BNZ         L__aff_base_anim2186
0x03DE	0x0EFE      	MOVLW       254
0x03E0	0x5C18      	SUBWF       _tempo1, 0 
L__aff_base_anim2186:
0x03E2	0xE310      	BNC         L__aff_base_anim240
;hall_258V1.mbas,105 :: 		i = (i+i)+1
0x03E4	0x501D      	MOVF        _i, 0 
0x03E6	0x261D      	ADDWF       _i, 1 
0x03E8	0x2A1D      	INCF        _i, 1 
;hall_258V1.mbas,106 :: 		i2 = i2/2
0x03EA	0xF000C016  	MOVFF       _i2, R0
0x03EE	0x3200      	RRCF        R0, 1 
0x03F0	0x9E00      	BCF         R0, 7 
0x03F2	0xF016C000  	MOVFF       R0, _i2
;hall_258V1.mbas,107 :: 		i1 = i1 + i2
0x03F6	0x5000      	MOVF        R0, 0 
0x03F8	0x261C      	ADDWF       _i1, 1 
;hall_258V1.mbas,108 :: 		inc (itt)
0x03FA	0x2A15      	INCF        _itt, 1 
;hall_258V1.mbas,109 :: 		tempo1 = 1
0x03FC	0x0E01      	MOVLW       1
0x03FE	0x6E18      	MOVWF       _tempo1 
0x0400	0x0E00      	MOVLW       0
0x0402	0x6E19      	MOVWF       _tempo1+1 
L__aff_base_anim240:
;hall_258V1.mbas,112 :: 		for count = 1 to 154
0x0404	0x0E01      	MOVLW       1
0x0406	0x6E17      	MOVWF       _count 
L__aff_base_anim243:
;hall_258V1.mbas,113 :: 		portb  = lyce_2[count] and i1
0x0408	0x0ECC      	MOVLW       _lyce_2
0x040A	0x2417      	ADDWF       _count, 0 
0x040C	0x6EF6      	MOVWF       TBLPTR 
0x040E	0x0E07      	MOVLW       hi_addr(_lyce_2)
0x0410	0x6EF7      	MOVWF       TBLPTRH 
0x0412	0x0E00      	MOVLW       0
0x0414	0x22F7      	ADDWFC      TBLPTRH, 1 
0x0416	0x0E00      	MOVLW       higher_addr(_lyce_2)
0x0418	0x6EF8      	MOVWF       TBLPTRU 
0x041A	0x0E00      	MOVLW       0
0x041C	0x22F8      	ADDWFC      TBLPTRU, 1 
0x041E	0x0009      	TBLRD*+
0x0420	0xF000CFF5  	MOVFF       TABLAT, R0
0x0424	0x501C      	MOVF        _i1, 0 
0x0426	0x1400      	ANDWF       R0, 0 
0x0428	0x6E81      	MOVWF       PORTB 
;hall_258V1.mbas,114 :: 		portc  = polyval_2[count] and i
0x042A	0x0E66      	MOVLW       _polyval_2
0x042C	0x2417      	ADDWF       _count, 0 
0x042E	0x6EF6      	MOVWF       TBLPTR 
0x0430	0x0E08      	MOVLW       hi_addr(_polyval_2)
0x0432	0x6EF7      	MOVWF       TBLPTRH 
0x0434	0x0E00      	MOVLW       0
0x0436	0x22F7      	ADDWFC      TBLPTRH, 1 
0x0438	0x0E00      	MOVLW       higher_addr(_polyval_2)
0x043A	0x6EF8      	MOVWF       TBLPTRU 
0x043C	0x0E00      	MOVLW       0
0x043E	0x22F8      	ADDWFC      TBLPTRU, 1 
0x0440	0x0009      	TBLRD*+
0x0442	0xF000CFF5  	MOVFF       TABLAT, R0
0x0446	0x501D      	MOVF        _i, 0 
0x0448	0x1400      	ANDWF       R0, 0 
0x044A	0x6E82      	MOVWF       PORTC 
;hall_258V1.mbas,115 :: 		Delay_us(300)
0x044C	0x0E04      	MOVLW       4
0x044E	0x6E0C      	MOVWF       R12, 0
0x0450	0x0E1C      	MOVLW       28
0x0452	0x6E0D      	MOVWF       R13, 0
L__aff_base_anim247:
0x0454	0x2E0D      	DECFSZ      R13, 1, 0
0x0456	0xD7FE      	BRA         L__aff_base_anim247
0x0458	0x2E0C      	DECFSZ      R12, 1, 0
0x045A	0xD7FC      	BRA         L__aff_base_anim247
0x045C	0x0000      	NOP
;hall_258V1.mbas,116 :: 		inc (tempo1)
0x045E	0x4A18      	INFSNZ      _tempo1, 1 
0x0460	0x2A19      	INCF        _tempo1+1, 1 
;hall_258V1.mbas,117 :: 		next count
0x0462	0x5017      	MOVF        _count, 0 
0x0464	0x0A9A      	XORLW       154
0x0466	0xE002      	BZ          L__aff_base_anim246
0x0468	0x2A17      	INCF        _count, 1 
0x046A	0xD7CE      	BRA         L__aff_base_anim243
L__aff_base_anim246:
;hall_258V1.mbas,118 :: 		portb = 0
0x046C	0x6A81      	CLRF        PORTB 
;hall_258V1.mbas,119 :: 		portc = 0
0x046E	0x6A82      	CLRF        PORTC 
L__aff_base_anim237:
;hall_258V1.mbas,121 :: 		wend
0x0470	0xD7AC      	BRA         L__aff_base_anim232
L__aff_base_anim233:
;hall_258V1.mbas,122 :: 		end sub
0x0472	0x0012      	RETURN      0
; end of _aff_base_anim2
_Delay_1sec:
;__Lib_Delays.mbas,77 :: 		sub procedure Delay_1sec()
;__Lib_Delays.mbas,78 :: 		Delay_ms(1000)
0x0474	0x0E29      	MOVLW       41
0x0476	0x6E0B      	MOVWF       R11, 0
0x0478	0x0E96      	MOVLW       150
0x047A	0x6E0C      	MOVWF       R12, 0
0x047C	0x0E7F      	MOVLW       127
0x047E	0x6E0D      	MOVWF       R13, 0
L__Delay_1sec26:
0x0480	0x2E0D      	DECFSZ      R13, 1, 0
0x0482	0xD7FE      	BRA         L__Delay_1sec26
0x0484	0x2E0C      	DECFSZ      R12, 1, 0
0x0486	0xD7FC      	BRA         L__Delay_1sec26
0x0488	0x2E0B      	DECFSZ      R11, 1, 0
0x048A	0xD7FA      	BRA         L__Delay_1sec26
;__Lib_Delays.mbas,79 :: 		end sub
0x048C	0x0012      	RETURN      0
; end of _Delay_1sec
_aff_base_anim3:
;hall_258V1.mbas,124 :: 		sub procedure aff_base_anim3()
;hall_258V1.mbas,125 :: 		tempo1 = 1
0x048E	0x0E01      	MOVLW       1
0x0490	0x6E18      	MOVWF       _tempo1 
0x0492	0x0E00      	MOVLW       0
0x0494	0x6E19      	MOVWF       _tempo1+1 
;hall_258V1.mbas,126 :: 		i = 1
0x0496	0x0E01      	MOVLW       1
0x0498	0x6E1D      	MOVWF       _i 
;hall_258V1.mbas,127 :: 		i1 = 128
0x049A	0x0E80      	MOVLW       128
0x049C	0x6E1C      	MOVWF       _i1 
;hall_258V1.mbas,128 :: 		i2 = 128
0x049E	0x0E80      	MOVLW       128
0x04A0	0x6E16      	MOVWF       _i2 
;hall_258V1.mbas,129 :: 		itt = 1
0x04A2	0x0E01      	MOVLW       1
0x04A4	0x6E15      	MOVWF       _itt 
;hall_258V1.mbas,130 :: 		while itt <> 7
L__aff_base_anim350:
0x04A6	0x5015      	MOVF        _itt, 0 
0x04A8	0x0A07      	XORLW       7
0x04AA	0xE051      	BZ          L__aff_base_anim351
;hall_258V1.mbas,131 :: 		if porta.0 = 0 then
0x04AC	0xB080      	BTFSC       PORTA, 0 
0x04AE	0xD04E      	BRA         L__aff_base_anim355
;hall_258V1.mbas,132 :: 		count = 1
0x04B0	0x0E01      	MOVLW       1
0x04B2	0x6E17      	MOVWF       _count 
;hall_258V1.mbas,133 :: 		if tempo1 >= 510 then
0x04B4	0x0E01      	MOVLW       1
0x04B6	0x5C19      	SUBWF       _tempo1+1, 0 
0x04B8	0xE102      	BNZ         L__aff_base_anim3187
0x04BA	0x0EFE      	MOVLW       254
0x04BC	0x5C18      	SUBWF       _tempo1, 0 
L__aff_base_anim3187:
0x04BE	0xE310      	BNC         L__aff_base_anim358
;hall_258V1.mbas,134 :: 		i = (i+i)+1
0x04C0	0x501D      	MOVF        _i, 0 
0x04C2	0x261D      	ADDWF       _i, 1 
0x04C4	0x2A1D      	INCF        _i, 1 
;hall_258V1.mbas,135 :: 		i2 = i2/2
0x04C6	0xF000C016  	MOVFF       _i2, R0
0x04CA	0x3200      	RRCF        R0, 1 
0x04CC	0x9E00      	BCF         R0, 7 
0x04CE	0xF016C000  	MOVFF       R0, _i2
;hall_258V1.mbas,136 :: 		i1 = i1 + i2
0x04D2	0x5000      	MOVF        R0, 0 
0x04D4	0x261C      	ADDWF       _i1, 1 
;hall_258V1.mbas,137 :: 		inc (itt)
0x04D6	0x2A15      	INCF        _itt, 1 
;hall_258V1.mbas,138 :: 		tempo1 = 1
0x04D8	0x0E01      	MOVLW       1
0x04DA	0x6E18      	MOVWF       _tempo1 
0x04DC	0x0E00      	MOVLW       0
0x04DE	0x6E19      	MOVWF       _tempo1+1 
L__aff_base_anim358:
;hall_258V1.mbas,141 :: 		for count = 1 to 154
0x04E0	0x0E01      	MOVLW       1
0x04E2	0x6E17      	MOVWF       _count 
L__aff_base_anim361:
;hall_258V1.mbas,142 :: 		portb  = labrique2[count] and i1
0x04E4	0x0EFE      	MOVLW       _labrique2
0x04E6	0x2417      	ADDWF       _count, 0 
0x04E8	0x6EF6      	MOVWF       TBLPTR 
0x04EA	0x0E05      	MOVLW       hi_addr(_labrique2)
0x04EC	0x6EF7      	MOVWF       TBLPTRH 
0x04EE	0x0E00      	MOVLW       0
0x04F0	0x22F7      	ADDWFC      TBLPTRH, 1 
0x04F2	0x0E00      	MOVLW       higher_addr(_labrique2)
0x04F4	0x6EF8      	MOVWF       TBLPTRU 
0x04F6	0x0E00      	MOVLW       0
0x04F8	0x22F8      	ADDWFC      TBLPTRU, 1 
0x04FA	0x0009      	TBLRD*+
0x04FC	0xF000CFF5  	MOVFF       TABLAT, R0
0x0500	0x501C      	MOVF        _i1, 0 
0x0502	0x1400      	ANDWF       R0, 0 
0x0504	0x6E81      	MOVWF       PORTB 
;hall_258V1.mbas,143 :: 		portc  = thionv[count] and i
0x0506	0x0E00      	MOVLW       _thionv
0x0508	0x2417      	ADDWF       _count, 0 
0x050A	0x6EF6      	MOVWF       TBLPTR 
0x050C	0x0E09      	MOVLW       hi_addr(_thionv)
0x050E	0x6EF7      	MOVWF       TBLPTRH 
0x0510	0x0E00      	MOVLW       0
0x0512	0x22F7      	ADDWFC      TBLPTRH, 1 
0x0514	0x0E00      	MOVLW       higher_addr(_thionv)
0x0516	0x6EF8      	MOVWF       TBLPTRU 
0x0518	0x0E00      	MOVLW       0
0x051A	0x22F8      	ADDWFC      TBLPTRU, 1 
0x051C	0x0009      	TBLRD*+
0x051E	0xF000CFF5  	MOVFF       TABLAT, R0
0x0522	0x501D      	MOVF        _i, 0 
0x0524	0x1400      	ANDWF       R0, 0 
0x0526	0x6E82      	MOVWF       PORTC 
;hall_258V1.mbas,144 :: 		Delay_us(300)
0x0528	0x0E04      	MOVLW       4
0x052A	0x6E0C      	MOVWF       R12, 0
0x052C	0x0E1C      	MOVLW       28
0x052E	0x6E0D      	MOVWF       R13, 0
L__aff_base_anim365:
0x0530	0x2E0D      	DECFSZ      R13, 1, 0
0x0532	0xD7FE      	BRA         L__aff_base_anim365
0x0534	0x2E0C      	DECFSZ      R12, 1, 0
0x0536	0xD7FC      	BRA         L__aff_base_anim365
0x0538	0x0000      	NOP
;hall_258V1.mbas,145 :: 		inc (tempo1)
0x053A	0x4A18      	INFSNZ      _tempo1, 1 
0x053C	0x2A19      	INCF        _tempo1+1, 1 
;hall_258V1.mbas,146 :: 		next count
0x053E	0x5017      	MOVF        _count, 0 
0x0540	0x0A9A      	XORLW       154
0x0542	0xE002      	BZ          L__aff_base_anim364
0x0544	0x2A17      	INCF        _count, 1 
0x0546	0xD7CE      	BRA         L__aff_base_anim361
L__aff_base_anim364:
;hall_258V1.mbas,147 :: 		portb = 0
0x0548	0x6A81      	CLRF        PORTB 
;hall_258V1.mbas,148 :: 		portc = 0
0x054A	0x6A82      	CLRF        PORTC 
L__aff_base_anim355:
;hall_258V1.mbas,150 :: 		wend
0x054C	0xD7AC      	BRA         L__aff_base_anim350
L__aff_base_anim351:
;hall_258V1.mbas,151 :: 		end sub
0x054E	0x0012      	RETURN      0
; end of _aff_base_anim3
_aff_base2:
;hall_258V1.mbas,61 :: 		sub procedure aff_base2()
;hall_258V1.mbas,62 :: 		tempo1 = 1
0x0550	0x0E01      	MOVLW       1
0x0552	0x6E18      	MOVWF       _tempo1 
0x0554	0x0E00      	MOVLW       0
0x0556	0x6E19      	MOVWF       _tempo1+1 
;hall_258V1.mbas,63 :: 		while tempo1 < 10000
L__aff_base22:
0x0558	0x0E27      	MOVLW       39
0x055A	0x5C19      	SUBWF       _tempo1+1, 0 
0x055C	0xE102      	BNZ         L__aff_base2184
0x055E	0x0E10      	MOVLW       16
0x0560	0x5C18      	SUBWF       _tempo1, 0 
L__aff_base2184:
0x0562	0xE235      	BC          L__aff_base23
;hall_258V1.mbas,64 :: 		if porta.0 = 0 then
0x0564	0xB080      	BTFSC       PORTA, 0 
0x0566	0xD032      	BRA         L__aff_base27
;hall_258V1.mbas,65 :: 		count = 1
0x0568	0x0E01      	MOVLW       1
0x056A	0x6E17      	MOVWF       _count 
;hall_258V1.mbas,66 :: 		for count = 1 to 154
0x056C	0x0E01      	MOVLW       1
0x056E	0x6E17      	MOVWF       _count 
L__aff_base210:
;hall_258V1.mbas,67 :: 		portb = lyce_2[count]
0x0570	0x0ECC      	MOVLW       _lyce_2
0x0572	0x2417      	ADDWF       _count, 0 
0x0574	0x6EF6      	MOVWF       TBLPTR 
0x0576	0x0E07      	MOVLW       hi_addr(_lyce_2)
0x0578	0x6EF7      	MOVWF       TBLPTRH 
0x057A	0x0E00      	MOVLW       0
0x057C	0x22F7      	ADDWFC      TBLPTRH, 1 
0x057E	0x0E00      	MOVLW       higher_addr(_lyce_2)
0x0580	0x6EF8      	MOVWF       TBLPTRU 
0x0582	0x0E00      	MOVLW       0
0x0584	0x22F8      	ADDWFC      TBLPTRU, 1 
0x0586	0x0009      	TBLRD*+
0x0588	0xFF81CFF5  	MOVFF       TABLAT, PORTB
;hall_258V1.mbas,68 :: 		portc =  polyval_2[count]
0x058C	0x0E66      	MOVLW       _polyval_2
0x058E	0x2417      	ADDWF       _count, 0 
0x0590	0x6EF6      	MOVWF       TBLPTR 
0x0592	0x0E08      	MOVLW       hi_addr(_polyval_2)
0x0594	0x6EF7      	MOVWF       TBLPTRH 
0x0596	0x0E00      	MOVLW       0
0x0598	0x22F7      	ADDWFC      TBLPTRH, 1 
0x059A	0x0E00      	MOVLW       higher_addr(_polyval_2)
0x059C	0x6EF8      	MOVWF       TBLPTRU 
0x059E	0x0E00      	MOVLW       0
0x05A0	0x22F8      	ADDWFC      TBLPTRU, 1 
0x05A2	0x0009      	TBLRD*+
0x05A4	0xFF82CFF5  	MOVFF       TABLAT, PORTC
;hall_258V1.mbas,69 :: 		Delay_us(300)
0x05A8	0x0E04      	MOVLW       4
0x05AA	0x6E0C      	MOVWF       R12, 0
0x05AC	0x0E1C      	MOVLW       28
0x05AE	0x6E0D      	MOVWF       R13, 0
L__aff_base214:
0x05B0	0x2E0D      	DECFSZ      R13, 1, 0
0x05B2	0xD7FE      	BRA         L__aff_base214
0x05B4	0x2E0C      	DECFSZ      R12, 1, 0
0x05B6	0xD7FC      	BRA         L__aff_base214
0x05B8	0x0000      	NOP
;hall_258V1.mbas,70 :: 		inc (tempo1)
0x05BA	0x4A18      	INFSNZ      _tempo1, 1 
0x05BC	0x2A19      	INCF        _tempo1+1, 1 
;hall_258V1.mbas,71 :: 		next count
0x05BE	0x5017      	MOVF        _count, 0 
0x05C0	0x0A9A      	XORLW       154
0x05C2	0xE002      	BZ          L__aff_base213
0x05C4	0x2A17      	INCF        _count, 1 
0x05C6	0xD7D4      	BRA         L__aff_base210
L__aff_base213:
;hall_258V1.mbas,72 :: 		portb = 0
0x05C8	0x6A81      	CLRF        PORTB 
;hall_258V1.mbas,73 :: 		portc = 0
0x05CA	0x6A82      	CLRF        PORTC 
L__aff_base27:
;hall_258V1.mbas,75 :: 		wend
0x05CC	0xD7C5      	BRA         L__aff_base22
L__aff_base23:
;hall_258V1.mbas,76 :: 		end sub
0x05CE	0x0012      	RETURN      0
; end of _aff_base2
_main:
;hall_258V1.mbas,285 :: 		main:
;hall_258V1.mbas,287 :: 		ADCON1 = %0111
0x05D0	0x0E07      	MOVLW       7
0x05D2	0x6EC1      	MOVWF       ADCON1 
;hall_258V1.mbas,288 :: 		trisa = %00000001
0x05D4	0x0E01      	MOVLW       1
0x05D6	0x6E92      	MOVWF       TRISA 
;hall_258V1.mbas,289 :: 		portb = 0x00
0x05D8	0x6A81      	CLRF        PORTB 
;hall_258V1.mbas,290 :: 		LATB = 0x00
0x05DA	0x6A8A      	CLRF        LATB 
;hall_258V1.mbas,291 :: 		trisb = 0x00
0x05DC	0x6A93      	CLRF        TRISB 
;hall_258V1.mbas,292 :: 		trisc = 0x00
0x05DE	0x6A94      	CLRF        TRISC 
;hall_258V1.mbas,293 :: 		portc = 0x00
0x05E0	0x6A82      	CLRF        PORTC 
;hall_258V1.mbas,294 :: 		INTCON2.7 = 1
0x05E2	0x8EF1      	BSF         INTCON2, 7 
;hall_258V1.mbas,295 :: 		Delay_1sec
0x05E4	0xDF47      	RCALL       _Delay_1sec
;hall_258V1.mbas,296 :: 		Delay_1sec
0x05E6	0xDF46      	RCALL       _Delay_1sec
;hall_258V1.mbas,297 :: 		while true
L__main180:
;hall_258V1.mbas,298 :: 		aff_base_anim2
0x05E8	0xDEE4      	RCALL       _aff_base_anim2
;hall_258V1.mbas,299 :: 		aff_base2
0x05EA	0xDFB2      	RCALL       _aff_base2
;hall_258V1.mbas,301 :: 		aff_base_anim3
0x05EC	0xDF50      	RCALL       _aff_base_anim3
;hall_258V1.mbas,302 :: 		aff_base3
0x05EE	0xDEA1      	RCALL       _aff_base3
;hall_258V1.mbas,303 :: 		rotate_2
0x05F0	0xDD51      	RCALL       _rotate_2
;hall_258V1.mbas,305 :: 		aff_base4
0x05F2	0xDD14      	RCALL       _aff_base4
;hall_258V1.mbas,306 :: 		aff_base5
0x05F4	0xDDE6      	RCALL       _aff_base5
;hall_258V1.mbas,307 :: 		aff_base6
0x05F6	0xDE5D      	RCALL       _aff_base6
;hall_258V1.mbas,308 :: 		aff_base7
0x05F8	0xDE20      	RCALL       _aff_base7
;hall_258V1.mbas,309 :: 		wend
0x05FA	0xD7F6      	BRA         L__main180
0x05FC	0xD7FF      	BRA         $+0
; end of _main
;hall_258V1.mbas,13 :: _labrique2
0x05FE	0x0000 ;_labrique2+0
0x0600	0x1818 ;_labrique2+2
0x0602	0x0000 ;_labrique2+4
0x0604	0x01FF ;_labrique2+6
0x0606	0x0101 ;_labrique2+8
0x0608	0x0001 ;_labrique2+10
0x060A	0x7F00 ;_labrique2+12
0x060C	0x9090 ;_labrique2+14
0x060E	0x7F90 ;_labrique2+16
0x0610	0x0000 ;_labrique2+18
0x0612	0x0000 ;_labrique2+20
0x0614	0x91FF ;_labrique2+22
0x0616	0x9191 ;_labrique2+24
0x0618	0x006E ;_labrique2+26
0x061A	0xFF00 ;_labrique2+28
0x061C	0x9090 ;_labrique2+30
0x061E	0x6F90 ;_labrique2+32
0x0620	0x0000 ;_labrique2+34
0x0622	0x00BF ;_labrique2+36
0x0624	0x7E00 ;_labrique2+38
0x0626	0x8581 ;_labrique2+40
0x0628	0x7F83 ;_labrique2+42
0x062A	0x0000 ;_labrique2+44
0x062C	0x01FE ;_labrique2+46
0x062E	0x0101 ;_labrique2+48
0x0630	0x00FE ;_labrique2+50
0x0632	0xFF00 ;_labrique2+52
0x0634	0x9191 ;_labrique2+54
0x0636	0x8191 ;_labrique2+56
0x0638	0x0000 ;_labrique2+58
0x063A	0x90FF ;_labrique2+60
0x063C	0x9090 ;_labrique2+62
0x063E	0x006F ;_labrique2+64
0x0640	0xBF00 ;_labrique2+66
0x0642	0x0000 ;_labrique2+68
0x0644	0x91FF ;_labrique2+70
0x0646	0x9191 ;_labrique2+72
0x0648	0x0081 ;_labrique2+74
0x064A	0x0000 ;_labrique2+76
0x064C	0x1800 ;_labrique2+78
0x064E	0x0018 ;_labrique2+80
0x0650	0xFF00 ;_labrique2+82
0x0652	0x0101 ;_labrique2+84
0x0654	0x0101 ;_labrique2+86
0x0656	0x0000 ;_labrique2+88
0x0658	0x907F ;_labrique2+90
0x065A	0x9090 ;_labrique2+92
0x065C	0x007F ;_labrique2+94
0x065E	0x0000 ;_labrique2+96
0x0660	0xFF00 ;_labrique2+98
0x0662	0x9191 ;_labrique2+100
0x0664	0x6E91 ;_labrique2+102
0x0666	0x0000 ;_labrique2+104
0x0668	0x90FF ;_labrique2+106
0x066A	0x9090 ;_labrique2+108
0x066C	0x006F ;_labrique2+110
0x066E	0xBF00 ;_labrique2+112
0x0670	0x0000 ;_labrique2+114
0x0672	0x817E ;_labrique2+116
0x0674	0x8385 ;_labrique2+118
0x0676	0x007F ;_labrique2+120
0x0678	0xFE00 ;_labrique2+122
0x067A	0x0101 ;_labrique2+124
0x067C	0xFE01 ;_labrique2+126
0x067E	0x0000 ;_labrique2+128
0x0680	0x91FF ;_labrique2+130
0x0682	0x9191 ;_labrique2+132
0x0684	0x0081 ;_labrique2+134
0x0686	0xFF00 ;_labrique2+136
0x0688	0x9090 ;_labrique2+138
0x068A	0x6F90 ;_labrique2+140
0x068C	0x0000 ;_labrique2+142
0x068E	0x00BF ;_labrique2+144
0x0690	0xFF00 ;_labrique2+146
0x0692	0x9191 ;_labrique2+148
0x0694	0x8191 ;_labrique2+150
0x0696	0x0000 ;_labrique2+152
; end of _labrique2
;hall_258V1.mbas,33 :: _sti
0x0698	0x0000 ;_sti+0
0x069A	0x0000 ;_sti+2
0x069C	0x0000 ;_sti+4
0x069E	0x0000 ;_sti+6
0x06A0	0x0000 ;_sti+8
0x06A2	0x0000 ;_sti+10
0x06A4	0x0000 ;_sti+12
0x06A6	0x2400 ;_sti+14
0x06A8	0x7E18 ;_sti+16
0x06AA	0x2418 ;_sti+18
0x06AC	0x0000 ;_sti+20
0x06AE	0x0000 ;_sti+22
0x06B0	0x9161 ;_sti+24
0x06B2	0x9191 ;_sti+26
0x06B4	0x0086 ;_sti+28
0x06B6	0x8000 ;_sti+30
0x06B8	0xFF80 ;_sti+32
0x06BA	0x8080 ;_sti+34
0x06BC	0x0000 ;_sti+36
0x06BE	0x00BF ;_sti+38
0x06C0	0x4300 ;_sti+40
0x06C2	0x8985 ;_sti+42
0x06C4	0x6191 ;_sti+44
0x06C6	0x0000 ;_sti+46
0x06C8	0x81FF ;_sti+48
0x06CA	0x8181 ;_sti+50
0x06CC	0x007E ;_sti+52
0x06CE	0x0000 ;_sti+54
0x06D0	0x2400 ;_sti+56
0x06D2	0x7E18 ;_sti+58
0x06D4	0x2418 ;_sti+60
0x06D6	0x0000 ;_sti+62
0x06D8	0x0000 ;_sti+64
0x06DA	0x0000 ;_sti+66
0x06DC	0x0000 ;_sti+68
0x06DE	0x0000 ;_sti+70
0x06E0	0x0000 ;_sti+72
0x06E2	0x0000 ;_sti+74
0x06E4	0x0000 ;_sti+76
0x06E6	0x0000 ;_sti+78
0x06E8	0x0000 ;_sti+80
0x06EA	0x0000 ;_sti+82
0x06EC	0x0000 ;_sti+84
0x06EE	0x0000 ;_sti+86
0x06F0	0x0000 ;_sti+88
0x06F2	0x0000 ;_sti+90
0x06F4	0x1824 ;_sti+92
0x06F6	0x187E ;_sti+94
0x06F8	0x0024 ;_sti+96
0x06FA	0x0000 ;_sti+98
0x06FC	0x6100 ;_sti+100
0x06FE	0x9191 ;_sti+102
0x0700	0x8691 ;_sti+104
0x0702	0x0000 ;_sti+106
0x0704	0x8080 ;_sti+108
0x0706	0x80FF ;_sti+110
0x0708	0x0080 ;_sti+112
0x070A	0xBF00 ;_sti+114
0x070C	0x0000 ;_sti+116
0x070E	0x8543 ;_sti+118
0x0710	0x9189 ;_sti+120
0x0712	0x0061 ;_sti+122
0x0714	0xFF00 ;_sti+124
0x0716	0x8181 ;_sti+126
0x0718	0x7E81 ;_sti+128
0x071A	0x0000 ;_sti+130
0x071C	0x0000 ;_sti+132
0x071E	0x1824 ;_sti+134
0x0720	0x187E ;_sti+136
0x0722	0x0024 ;_sti+138
0x0724	0x0000 ;_sti+140
0x0726	0x0000 ;_sti+142
0x0728	0x0000 ;_sti+144
0x072A	0x0000 ;_sti+146
0x072C	0x0000 ;_sti+148
0x072E	0x0000 ;_sti+150
0x0730	0x0000 ;_sti+152
; end of _sti
;hall_258V1.mbas,29 :: _formation
0x0732	0x0000 ;_formation+0
0x0734	0x0000 ;_formation+2
0x0736	0x0000 ;_formation+4
0x0738	0x0000 ;_formation+6
0x073A	0xFF00 ;_formation+8
0x073C	0x9090 ;_formation+10
0x073E	0x8080 ;_formation+12
0x0740	0x0000 ;_formation+14
0x0742	0x817E ;_formation+16
0x0744	0x8181 ;_formation+18
0x0746	0x007E ;_formation+20
0x0748	0xFF00 ;_formation+22
0x074A	0x9090 ;_formation+24
0x074C	0x6F90 ;_formation+26
0x074E	0x0000 ;_formation+28
0x0750	0x40FF ;_formation+30
0x0752	0x3030 ;_formation+32
0x0754	0xFF40 ;_formation+34
0x0756	0x0000 ;_formation+36
0x0758	0x907F ;_formation+38
0x075A	0x9090 ;_formation+40
0x075C	0x007F ;_formation+42
0x075E	0x8000 ;_formation+44
0x0760	0xFF80 ;_formation+46
0x0762	0x8080 ;_formation+48
0x0764	0x0000 ;_formation+50
0x0766	0x00BF ;_formation+52
0x0768	0x7E00 ;_formation+54
0x076A	0x8181 ;_formation+56
0x076C	0x7E81 ;_formation+58
0x076E	0x0000 ;_formation+60
0x0770	0x60FF ;_formation+62
0x0772	0x0618 ;_formation+64
0x0774	0x00FF ;_formation+66
0x0776	0x0000 ;_formation+68
0x0778	0x0000 ;_formation+70
0x077A	0x0000 ;_formation+72
0x077C	0x0000 ;_formation+74
0x077E	0x0000 ;_formation+76
0x0780	0x0000 ;_formation+78
0x0782	0x0000 ;_formation+80
0x0784	0x0000 ;_formation+82
0x0786	0x0000 ;_formation+84
0x0788	0x90FF ;_formation+86
0x078A	0x8090 ;_formation+88
0x078C	0x0080 ;_formation+90
0x078E	0x7E00 ;_formation+92
0x0790	0x8181 ;_formation+94
0x0792	0x7E81 ;_formation+96
0x0794	0x0000 ;_formation+98
0x0796	0x90FF ;_formation+100
0x0798	0x9090 ;_formation+102
0x079A	0x006F ;_formation+104
0x079C	0xFF00 ;_formation+106
0x079E	0x3040 ;_formation+108
0x07A0	0x4030 ;_formation+110
0x07A2	0x00FF ;_formation+112
0x07A4	0x7F00 ;_formation+114
0x07A6	0x9090 ;_formation+116
0x07A8	0x7F90 ;_formation+118
0x07AA	0x0000 ;_formation+120
0x07AC	0x8080 ;_formation+122
0x07AE	0x80FF ;_formation+124
0x07B0	0x0080 ;_formation+126
0x07B2	0xBF00 ;_formation+128
0x07B4	0x0000 ;_formation+130
0x07B6	0x817E ;_formation+132
0x07B8	0x8181 ;_formation+134
0x07BA	0x007E ;_formation+136
0x07BC	0xFF00 ;_formation+138
0x07BE	0x1860 ;_formation+140
0x07C0	0xFF06 ;_formation+142
0x07C2	0x0000 ;_formation+144
0x07C4	0x0000 ;_formation+146
0x07C6	0x0000 ;_formation+148
0x07C8	0x0000 ;_formation+150
0x07CA	0x0000 ;_formation+152
; end of _formation
;hall_258V1.mbas,25 :: _lyce_2
0x07CC	0x0000 ;_lyce_2+0
0x07CE	0x1824 ;_lyce_2+2
0x07D0	0x187E ;_lyce_2+4
0x07D2	0x0024 ;_lyce_2+6
0x07D4	0x0000 ;_lyce_2+8
0x07D6	0x2400 ;_lyce_2+10
0x07D8	0x7E18 ;_lyce_2+12
0x07DA	0x2418 ;_lyce_2+14
0x07DC	0x0000 ;_lyce_2+16
0x07DE	0x0000 ;_lyce_2+18
0x07E0	0x1824 ;_lyce_2+20
0x07E2	0x187E ;_lyce_2+22
0x07E4	0x0024 ;_lyce_2+24
0x07E6	0x0000 ;_lyce_2+26
0x07E8	0xFF00 ;_lyce_2+28
0x07EA	0x0101 ;_lyce_2+30
0x07EC	0x0101 ;_lyce_2+32
0x07EE	0x0000 ;_lyce_2+34
0x07F0	0x20C0 ;_lyce_2+36
0x07F2	0x201F ;_lyce_2+38
0x07F4	0x00C0 ;_lyce_2+40
0x07F6	0x7E00 ;_lyce_2+42
0x07F8	0x8181 ;_lyce_2+44
0x07FA	0x4281 ;_lyce_2+46
0x07FC	0x0000 ;_lyce_2+48
0x07FE	0x91FF ;_lyce_2+50
0x0800	0x9191 ;_lyce_2+52
0x0802	0x0081 ;_lyce_2+54
0x0804	0xFF00 ;_lyce_2+56
0x0806	0x9191 ;_lyce_2+58
0x0808	0x8191 ;_lyce_2+60
0x080A	0x0000 ;_lyce_2+62
0x080C	0x0000 ;_lyce_2+64
0x080E	0x0000 ;_lyce_2+66
0x0810	0x0000 ;_lyce_2+68
0x0812	0x0000 ;_lyce_2+70
0x0814	0x0000 ;_lyce_2+72
0x0816	0x0000 ;_lyce_2+74
0x0818	0x0000 ;_lyce_2+76
0x081A	0x2400 ;_lyce_2+78
0x081C	0x7E18 ;_lyce_2+80
0x081E	0x2418 ;_lyce_2+82
0x0820	0x0000 ;_lyce_2+84
0x0822	0x0000 ;_lyce_2+86
0x0824	0x1824 ;_lyce_2+88
0x0826	0x187E ;_lyce_2+90
0x0828	0x0024 ;_lyce_2+92
0x082A	0x0000 ;_lyce_2+94
0x082C	0x2400 ;_lyce_2+96
0x082E	0x7E18 ;_lyce_2+98
0x0830	0x2418 ;_lyce_2+100
0x0832	0x0000 ;_lyce_2+102
0x0834	0x0000 ;_lyce_2+104
0x0836	0x01FF ;_lyce_2+106
0x0838	0x0101 ;_lyce_2+108
0x083A	0x0001 ;_lyce_2+110
0x083C	0xC000 ;_lyce_2+112
0x083E	0x1F20 ;_lyce_2+114
0x0840	0xC020 ;_lyce_2+116
0x0842	0x0000 ;_lyce_2+118
0x0844	0x817E ;_lyce_2+120
0x0846	0x8181 ;_lyce_2+122
0x0848	0x0042 ;_lyce_2+124
0x084A	0xFF00 ;_lyce_2+126
0x084C	0x9191 ;_lyce_2+128
0x084E	0x8191 ;_lyce_2+130
0x0850	0x0000 ;_lyce_2+132
0x0852	0x91FF ;_lyce_2+134
0x0854	0x9191 ;_lyce_2+136
0x0856	0x0081 ;_lyce_2+138
0x0858	0x0000 ;_lyce_2+140
0x085A	0x0000 ;_lyce_2+142
0x085C	0x0000 ;_lyce_2+144
0x085E	0x0000 ;_lyce_2+146
0x0860	0x0000 ;_lyce_2+148
0x0862	0x0000 ;_lyce_2+150
0x0864	0x0000 ;_lyce_2+152
; end of _lyce_2
;hall_258V1.mbas,21 :: _polyval_2
0x0866	0x0000 ;_polyval_2+0
0x0868	0x1800 ;_polyval_2+2
0x086A	0x0018 ;_polyval_2+4
0x086C	0xFF00 ;_polyval_2+6
0x086E	0x9090 ;_polyval_2+8
0x0870	0x6090 ;_polyval_2+10
0x0872	0x0000 ;_polyval_2+12
0x0874	0x817E ;_polyval_2+14
0x0876	0x8181 ;_polyval_2+16
0x0878	0x007E ;_polyval_2+18
0x087A	0xFF00 ;_polyval_2+20
0x087C	0x0101 ;_polyval_2+22
0x087E	0x0101 ;_polyval_2+24
0x0880	0x0000 ;_polyval_2+26
0x0882	0x10E0 ;_polyval_2+28
0x0884	0x101F ;_polyval_2+30
0x0886	0x00E0 ;_polyval_2+32
0x0888	0xFC00 ;_polyval_2+34
0x088A	0x0102 ;_polyval_2+36
0x088C	0xFC02 ;_polyval_2+38
0x088E	0x0000 ;_polyval_2+40
0x0890	0x907F ;_polyval_2+42
0x0892	0x9090 ;_polyval_2+44
0x0894	0x007F ;_polyval_2+46
0x0896	0xFF00 ;_polyval_2+48
0x0898	0x0101 ;_polyval_2+50
0x089A	0x0101 ;_polyval_2+52
0x089C	0x0000 ;_polyval_2+54
0x089E	0x91FF ;_polyval_2+56
0x08A0	0x9191 ;_polyval_2+58
0x08A2	0x0081 ;_polyval_2+60
0x08A4	0xFF00 ;_polyval_2+62
0x08A6	0x1860 ;_polyval_2+64
0x08A8	0xFF06 ;_polyval_2+66
0x08AA	0x0000 ;_polyval_2+68
0x08AC	0x8080 ;_polyval_2+70
0x08AE	0x80FF ;_polyval_2+72
0x08B0	0x0080 ;_polyval_2+74
0x08B2	0x0000 ;_polyval_2+76
0x08B4	0x0000 ;_polyval_2+78
0x08B6	0x1818 ;_polyval_2+80
0x08B8	0x0000 ;_polyval_2+82
0x08BA	0x90FF ;_polyval_2+84
0x08BC	0x9090 ;_polyval_2+86
0x08BE	0x0060 ;_polyval_2+88
0x08C0	0x7E00 ;_polyval_2+90
0x08C2	0x8181 ;_polyval_2+92
0x08C4	0x7E81 ;_polyval_2+94
0x08C6	0x0000 ;_polyval_2+96
0x08C8	0x01FF ;_polyval_2+98
0x08CA	0x0101 ;_polyval_2+100
0x08CC	0x0001 ;_polyval_2+102
0x08CE	0xE000 ;_polyval_2+104
0x08D0	0x1F10 ;_polyval_2+106
0x08D2	0xE010 ;_polyval_2+108
0x08D4	0x0000 ;_polyval_2+110
0x08D6	0x02FC ;_polyval_2+112
0x08D8	0x0201 ;_polyval_2+114
0x08DA	0x00FC ;_polyval_2+116
0x08DC	0x7F00 ;_polyval_2+118
0x08DE	0x9090 ;_polyval_2+120
0x08E0	0x7F90 ;_polyval_2+122
0x08E2	0x0000 ;_polyval_2+124
0x08E4	0x01FF ;_polyval_2+126
0x08E6	0x0101 ;_polyval_2+128
0x08E8	0x0001 ;_polyval_2+130
0x08EA	0xFF00 ;_polyval_2+132
0x08EC	0x9191 ;_polyval_2+134
0x08EE	0x8191 ;_polyval_2+136
0x08F0	0x0000 ;_polyval_2+138
0x08F2	0x60FF ;_polyval_2+140
0x08F4	0x0618 ;_polyval_2+142
0x08F6	0x00FF ;_polyval_2+144
0x08F8	0x8000 ;_polyval_2+146
0x08FA	0xFF80 ;_polyval_2+148
0x08FC	0x8080 ;_polyval_2+150
0x08FE	0x0000 ;_polyval_2+152
; end of _polyval_2
;hall_258V1.mbas,17 :: _thionv
0x0900	0x0000 ;_thionv+0
0x0902	0x0000 ;_thionv+2
0x0904	0x1824 ;_thionv+4
0x0906	0x187E ;_thionv+6
0x0908	0x0024 ;_thionv+8
0x090A	0x0000 ;_thionv+10
0x090C	0x8000 ;_thionv+12
0x090E	0xFF80 ;_thionv+14
0x0910	0x8080 ;_thionv+16
0x0912	0x0000 ;_thionv+18
0x0914	0x10FF ;_thionv+20
0x0916	0x1010 ;_thionv+22
0x0918	0x00FF ;_thionv+24
0x091A	0xBF00 ;_thionv+26
0x091C	0x0000 ;_thionv+28
0x091E	0x817E ;_thionv+30
0x0920	0x8181 ;_thionv+32
0x0922	0x007E ;_thionv+34
0x0924	0xFF00 ;_thionv+36
0x0926	0x1860 ;_thionv+38
0x0928	0xFF06 ;_thionv+40
0x092A	0x0000 ;_thionv+42
0x092C	0x02FC ;_thionv+44
0x092E	0x0201 ;_thionv+46
0x0930	0x00FC ;_thionv+48
0x0932	0xBF00 ;_thionv+50
0x0934	0x0000 ;_thionv+52
0x0936	0x01FF ;_thionv+54
0x0938	0x0101 ;_thionv+56
0x093A	0x0001 ;_thionv+58
0x093C	0xFF00 ;_thionv+60
0x093E	0x0101 ;_thionv+62
0x0940	0x0101 ;_thionv+64
0x0942	0x0000 ;_thionv+66
0x0944	0x91FF ;_thionv+68
0x0946	0x9191 ;_thionv+70
0x0948	0x0081 ;_thionv+72
0x094A	0x0000 ;_thionv+74
0x094C	0x0000 ;_thionv+76
0x094E	0x0000 ;_thionv+78
0x0950	0x2400 ;_thionv+80
0x0952	0x7E18 ;_thionv+82
0x0954	0x2418 ;_thionv+84
0x0956	0x0000 ;_thionv+86
0x0958	0x0000 ;_thionv+88
0x095A	0x8080 ;_thionv+90
0x095C	0x80FF ;_thionv+92
0x095E	0x0080 ;_thionv+94
0x0960	0xFF00 ;_thionv+96
0x0962	0x1010 ;_thionv+98
0x0964	0xFF10 ;_thionv+100
0x0966	0x0000 ;_thionv+102
0x0968	0x00BF ;_thionv+104
0x096A	0x7E00 ;_thionv+106
0x096C	0x8181 ;_thionv+108
0x096E	0x7E81 ;_thionv+110
0x0970	0x0000 ;_thionv+112
0x0972	0x60FF ;_thionv+114
0x0974	0x0618 ;_thionv+116
0x0976	0x00FF ;_thionv+118
0x0978	0xFC00 ;_thionv+120
0x097A	0x0102 ;_thionv+122
0x097C	0xFC02 ;_thionv+124
0x097E	0x0000 ;_thionv+126
0x0980	0x00BF ;_thionv+128
0x0982	0xFF00 ;_thionv+130
0x0984	0x0101 ;_thionv+132
0x0986	0x0101 ;_thionv+134
0x0988	0x0000 ;_thionv+136
0x098A	0x01FF ;_thionv+138
0x098C	0x0101 ;_thionv+140
0x098E	0x0001 ;_thionv+142
0x0990	0xFF00 ;_thionv+144
0x0992	0x9191 ;_thionv+146
0x0994	0x8191 ;_thionv+148
0x0996	0x0000 ;_thionv+150
0x0998	0x0000 ;_thionv+152
; end of _thionv
;hall_258V1.mbas,39 :: _P_lyce
0x099A	0x0000 ;_P_lyce+0
0x099C	0x0000 ;_P_lyce+2
0x099E	0x0000 ;_P_lyce+4
0x09A0	0x0000 ;_P_lyce+6
0x09A2	0x027E ;_P_lyce+8
0x09A4	0x0202 ;_P_lyce+10
0x09A6	0x0002 ;_P_lyce+12
0x09A8	0x6000 ;_P_lyce+14
0x09AA	0x0E10 ;_P_lyce+16
0x09AC	0x6010 ;_P_lyce+18
0x09AE	0x0000 ;_P_lyce+20
0x09B0	0x423C ;_P_lyce+22
0x09B2	0x4242 ;_P_lyce+24
0x09B4	0x0024 ;_P_lyce+26
0x09B6	0x7E00 ;_P_lyce+28
0x09B8	0x5252 ;_P_lyce+30
0x09BA	0x4242 ;_P_lyce+32
0x09BC	0x0000 ;_P_lyce+34
0x09BE	0x527E ;_P_lyce+36
0x09C0	0x4252 ;_P_lyce+38
0x09C2	0x0042 ;_P_lyce+40
0x09C4	0x0000 ;_P_lyce+42
0x09C6	0x7E00 ;_P_lyce+44
0x09C8	0x0202 ;_P_lyce+46
0x09CA	0x0202 ;_P_lyce+48
0x09CC	0x0000 ;_P_lyce+50
0x09CE	0x483E ;_P_lyce+52
0x09D0	0x4848 ;_P_lyce+54
0x09D2	0x003E ;_P_lyce+56
0x09D4	0x0000 ;_P_lyce+58
0x09D6	0x0000 ;_P_lyce+60
0x09D8	0x0000 ;_P_lyce+62
0x09DA	0x0000 ;_P_lyce+64
0x09DC	0x0000 ;_P_lyce+66
0x09DE	0x0000 ;_P_lyce+68
0x09E0	0x0000 ;_P_lyce+70
0x09E2	0x0000 ;_P_lyce+72
0x09E4	0x0000 ;_P_lyce+74
0x09E6	0x0000 ;_P_lyce+76
0x09E8	0x0000 ;_P_lyce+78
0x09EA	0x0000 ;_P_lyce+80
0x09EC	0x0000 ;_P_lyce+82
0x09EE	0x0000 ;_P_lyce+84
0x09F0	0x0000 ;_P_lyce+86
0x09F2	0x0000 ;_P_lyce+88
0x09F4	0x0000 ;_P_lyce+90
0x09F6	0x0000 ;_P_lyce+92
0x09F8	0x0000 ;_P_lyce+94
0x09FA	0x0000 ;_P_lyce+96
0x09FC	0x0000 ;_P_lyce+98
0x09FE	0x0000 ;_P_lyce+100
0x0A00	0x0000 ;_P_lyce+102
0x0A02	0x0000 ;_P_lyce+104
0x0A04	0x0000 ;_P_lyce+106
0x0A06	0x0000 ;_P_lyce+108
0x0A08	0x0000 ;_P_lyce+110
0x0A0A	0x0000 ;_P_lyce+112
0x0A0C	0x0000 ;_P_lyce+114
0x0A0E	0x0000 ;_P_lyce+116
0x0A10	0x0000 ;_P_lyce+118
0x0A12	0x0000 ;_P_lyce+120
0x0A14	0x0000 ;_P_lyce+122
0x0A16	0x0000 ;_P_lyce+124
0x0A18	0x0000 ;_P_lyce+126
0x0A1A	0x0000 ;_P_lyce+128
; end of _P_lyce
;hall_258V1.mbas,43 :: _p_brique
0x0A1C	0x0000 ;_p_brique+0
0x0A1E	0x527E ;_p_brique+2
0x0A20	0x5252 ;_p_brique+4
0x0A22	0x002C ;_p_brique+6
0x0A24	0x7E00 ;_p_brique+8
0x0A26	0x4848 ;_p_brique+10
0x0A28	0x3648 ;_p_brique+12
0x0A2A	0x0000 ;_p_brique+14
0x0A2C	0x4242 ;_p_brique+16
0x0A2E	0x427E ;_p_brique+18
0x0A30	0x0042 ;_p_brique+20
0x0A32	0x3C00 ;_p_brique+22
0x0A34	0x4A42 ;_p_brique+24
0x0A36	0x3A46 ;_p_brique+26
0x0A38	0x0000 ;_p_brique+28
0x0A3A	0x027C ;_p_brique+30
0x0A3C	0x0202 ;_p_brique+32
0x0A3E	0x007C ;_p_brique+34
0x0A40	0x7E00 ;_p_brique+36
0x0A42	0x5252 ;_p_brique+38
0x0A44	0x4242 ;_p_brique+40
0x0A46	0x0000 ;_p_brique+42
0x0A48	0x487E ;_p_brique+44
0x0A4A	0x4848 ;_p_brique+46
0x0A4C	0x0036 ;_p_brique+48
0x0A4E	0x4200 ;_p_brique+50
0x0A50	0x7E42 ;_p_brique+52
0x0A52	0x4242 ;_p_brique+54
0x0A54	0x0000 ;_p_brique+56
0x0A56	0x527E ;_p_brique+58
0x0A58	0x4252 ;_p_brique+60
0x0A5A	0x0042 ;_p_brique+62
0x0A5C	0x0000 ;_p_brique+64
0x0A5E	0x0000 ;_p_brique+66
0x0A60	0x0000 ;_p_brique+68
0x0A62	0x0000 ;_p_brique+70
0x0A64	0x0000 ;_p_brique+72
0x0A66	0x0000 ;_p_brique+74
0x0A68	0x0000 ;_p_brique+76
0x0A6A	0x0000 ;_p_brique+78
0x0A6C	0x0000 ;_p_brique+80
0x0A6E	0x0000 ;_p_brique+82
0x0A70	0x0000 ;_p_brique+84
0x0A72	0x0000 ;_p_brique+86
0x0A74	0x0000 ;_p_brique+88
0x0A76	0x0000 ;_p_brique+90
0x0A78	0x0000 ;_p_brique+92
0x0A7A	0x0000 ;_p_brique+94
0x0A7C	0x0000 ;_p_brique+96
0x0A7E	0x0000 ;_p_brique+98
0x0A80	0x0000 ;_p_brique+100
0x0A82	0x0000 ;_p_brique+102
0x0A84	0x0000 ;_p_brique+104
0x0A86	0x0000 ;_p_brique+106
0x0A88	0x0000 ;_p_brique+108
0x0A8A	0x0000 ;_p_brique+110
0x0A8C	0x0000 ;_p_brique+112
0x0A8E	0x0000 ;_p_brique+114
0x0A90	0x0000 ;_p_brique+116
0x0A92	0x0000 ;_p_brique+118
0x0A94	0x0000 ;_p_brique+120
0x0A96	0x0000 ;_p_brique+122
0x0A98	0x0000 ;_p_brique+124
0x0A9A	0x0000 ;_p_brique+126
0x0A9C	0x0000 ;_p_brique+128
; end of _p_brique
;hall_258V1.mbas,47 :: _P_lyce2
0x0A9E	0x0000 ;_P_lyce2+0
0x0AA0	0x0000 ;_P_lyce2+2
0x0AA2	0x0000 ;_P_lyce2+4
0x0AA4	0x0000 ;_P_lyce2+6
0x0AA6	0x027E ;_P_lyce2+8
0x0AA8	0x0202 ;_P_lyce2+10
0x0AAA	0x0002 ;_P_lyce2+12
0x0AAC	0x6000 ;_P_lyce2+14
0x0AAE	0x0E10 ;_P_lyce2+16
0x0AB0	0x6010 ;_P_lyce2+18
0x0AB2	0x0000 ;_P_lyce2+20
0x0AB4	0x423C ;_P_lyce2+22
0x0AB6	0x4242 ;_P_lyce2+24
0x0AB8	0x0024 ;_P_lyce2+26
0x0ABA	0x7E00 ;_P_lyce2+28
0x0ABC	0x5252 ;_P_lyce2+30
0x0ABE	0x4242 ;_P_lyce2+32
0x0AC0	0x0000 ;_P_lyce2+34
0x0AC2	0x527E ;_P_lyce2+36
0x0AC4	0x4252 ;_P_lyce2+38
0x0AC6	0x0042 ;_P_lyce2+40
0x0AC8	0x0000 ;_P_lyce2+42
0x0ACA	0x7E00 ;_P_lyce2+44
0x0ACC	0x0202 ;_P_lyce2+46
0x0ACE	0x0202 ;_P_lyce2+48
0x0AD0	0x0000 ;_P_lyce2+50
0x0AD2	0x483E ;_P_lyce2+52
0x0AD4	0x4848 ;_P_lyce2+54
0x0AD6	0x003E ;_P_lyce2+56
0x0AD8	0x0000 ;_P_lyce2+58
0x0ADA	0x0000 ;_P_lyce2+60
0x0ADC	0x0000 ;_P_lyce2+62
0x0ADE	0x00 ;_P_lyce2+64
; end of _P_lyce2
;hall_258V1.mbas,49 :: _p_brique2
0x0ADF	0x0000 ;_p_brique2+0
0x0AE1	0x527E ;_p_brique2+2
0x0AE3	0x5252 ;_p_brique2+4
0x0AE5	0x002C ;_p_brique2+6
0x0AE7	0x7E00 ;_p_brique2+8
0x0AE9	0x4848 ;_p_brique2+10
0x0AEB	0x3648 ;_p_brique2+12
0x0AED	0x0000 ;_p_brique2+14
0x0AEF	0x4242 ;_p_brique2+16
0x0AF1	0x427E ;_p_brique2+18
0x0AF3	0x0042 ;_p_brique2+20
0x0AF5	0x3C00 ;_p_brique2+22
0x0AF7	0x4A42 ;_p_brique2+24
0x0AF9	0x3A46 ;_p_brique2+26
0x0AFB	0x0000 ;_p_brique2+28
0x0AFD	0x027C ;_p_brique2+30
0x0AFF	0x0202 ;_p_brique2+32
0x0B01	0x007C ;_p_brique2+34
0x0B03	0x7E00 ;_p_brique2+36
0x0B05	0x5252 ;_p_brique2+38
0x0B07	0x4242 ;_p_brique2+40
0x0B09	0x0000 ;_p_brique2+42
0x0B0B	0x487E ;_p_brique2+44
0x0B0D	0x4848 ;_p_brique2+46
0x0B0F	0x0036 ;_p_brique2+48
0x0B11	0x4200 ;_p_brique2+50
0x0B13	0x7E42 ;_p_brique2+52
0x0B15	0x4242 ;_p_brique2+54
0x0B17	0x0000 ;_p_brique2+56
0x0B19	0x527E ;_p_brique2+58
0x0B1B	0x4252 ;_p_brique2+60
0x0B1D	0x0042 ;_p_brique2+62
0x0B1F	0x00 ;_p_brique2+64
; end of _p_brique2
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x001C     [120]    _aff_base4
0x0094     [302]    _rotate_2
0x01C2     [120]    _aff_base5
0x023A     [120]    _aff_base7
0x02B2     [128]    _aff_base6
0x0332     [128]    _aff_base3
0x03B2     [194]    _aff_base_anim2
0x0474      [26]    _Delay_1sec
0x048E     [194]    _aff_base_anim3
0x0550     [128]    _aff_base2
0x05D0      [46]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    R0
0x0000       [1]    PutZerosToLATSda_temp_sda
0x0000       [1]    EEPROM_Write_SaveINTCON
0x0000       [1]    FLASH_Erase_64_SaveINTCON
0x0000       [1]    UART1_Init_tmp
0x0000       [1]    SPI1_Write_tmp
0x0000       [1]    PutZerosToLATScl_temp_scl
0x0001       [2]    memcpy_chptr1
0x0001       [1]    JPEG_ToCharRange_local_result
0x0001       [1]    FLASH_Read_local_result
0x0001       [1]    UART1_Read_local_result
0x0001       [2]    strcat_ptr1
0x0001       [1]    EEPROM_Read_local_result
0x0001       [2]    strcpy_ptr1
0x0001       [1]    UART1_Data_Ready_local_result
0x0001       [1]    I2C1_Wr_local_result
0x0001       [1]    I2C1_Rd_local_result
0x0001       [1]    FLASH_Erase_Write_64_cnt1
0x0001       [1]    FLASH_Write_8_counter
0x0001       [2]    memset_chptr
0x0001       [1]    SPI1_Read_local_result
0x0001       [2]    strncat2_ptr1
0x0001       [2]    strcat2_ptrl1
0x0001       [1]    JPEG_ToSignedCharRange_local_result
0x0001       [1]    CANGetOperationMode_local_result
0x0001       [1]    UART1_TX_Idle_local_result
0x0001       [2]    strncpy_ptr1
0x0001       [1]    Clock_Wait_High_local_result
0x0001       [2]    FLASH_Read_N_Bytes_counter
0x0001       [1]    R1
0x0001       [2]    ltrim_ptr1
0x0001       [1]    JPEG_FileReadBytes_local_result
0x0001       [1]    Cf_Detect_local_result
0x0002       [1]    tolower_local_result
0x0002       [2]    memcmp_local_result
0x0002       [1]    isupper_local_result
0x0002       [2]    Length_local_result
0x0002       [1]    I2C1_Is_Idle_local_result
0x0002       [2]    memchr_local_result
0x0002       [1]    FLASH_Erase_Write_64_cnt2
0x0002       [1]    toupper_local_result
0x0002       [1]    UART1_Read_tmp
0x0002       [1]    R2
0x0002       [2]    strchr_local_result
0x0002       [1]    ispunct_local_result
0x0002       [1]    JPEG_FileRead_i
0x0002       [1]    iscntrl_local_result
0x0002       [1]    isdigit_local_result
0x0002       [2]    strncat_ptr1
0x0002       [1]    islower_local_result
0x0002       [2]    SPI_Ethernet_getGwIpAddress_local_result
0x0002       [2]    SPI_Ethernet_getDnsIpAddress_local_result
0x0002       [1]    FLASH_Write_8_SaveINTCON
0x0002       [2]    SPI_Ethernet_getIpAddress_local_result
0x0002       [2]    SPI_Ethernet_getIpMask_local_result
0x0002       [2]    T6963C_WaitReady_ptr
0x0002       [2]    strlen_local_result
0x0002       [2]    strstr_local_result
0x0002       [2]    strcmp_local_result
0x0002       [1]    Wait_Falling_local_result
0x0002       [1]    Clock_Wait_Low_local_result
0x0002       [2]    SPI_Ethernet_24j600_getIpMask_local_result
0x0002       [2]    SPI_Ethernet_24j600_getGwIpAddress_local_result
0x0002       [2]    SPI_Ethernet_24j600_getIpAddress_local_result
0x0002       [2]    SPI_Ethernet_24j600_getDnsIpAddress_local_result
0x0003       [2]    strcat2_ptr1
0x0003       [1]    Wait_Falling_osample
0x0003       [1]    R3
0x0003       [2]    memcpy_chptr2
0x0003       [1]    FLASH_Erase_Write_64_SaveINTCON
0x0003       [2]    strcat_ptr2
0x0003       [2]    strcpy_ptr2
0x0003       [2]    strncat2_ptr2
0x0003       [1]    isspace_local_result
0x0003       [2]    strncpy_ptr2
0x0003       [2]    ltrim_ptr2
0x0004       [2]    memcmp_chptr1
0x0004       [4]    Cf_Fat_Get_File_Size_local_result
0x0004       [2]    strstr_i
0x0004       [1]    Ps2_Get_Value_local_result
0x0004       [1]    Wait_Falling_nsample
0x0004       [2]    strchr_ptr
0x0004       [2]    memmove_chptr1
0x0004       [2]    strlen_ptr
0x0004       [4]    frexp_local_result
0x0004       [2]    strncat_ptr2
0x0004       [4]    Get_Fosc_kHz_local_result
0x0004       [2]    strcmp_ptr1
0x0004       [1]    R4
0x0004       [2]    strncmp_local_result
0x0004       [2]    memchr_chptr
0x0004       [2]    Length_ptr
0x0004       [4]    Mmc_Fat_Get_File_Size_local_result
0x0005       [1]    R5
0x0005       [2]    LongIntToHex_input_half
0x0005       [1]    Wait_Falling_i
0x0005       [1]    _TFT_Write_Char_Return_Pos_chWidth
0x0005       [1]    Ps2_Get_Value_rslt
0x0005       [2]    strcat2_ptr2
0x0005       [2]    LongWordToHex_input_half
0x0006       [2]    memcmp_chptr2
0x0006       [2]    strcmp_ptr2
0x0006       [1]    _TFT_Write_Char_Return_Pos_xCnt
0x0006       [2]    memmove_chptr2
0x0006       [1]    R6
0x0006       [1]    strncmp_ch1
0x0006       [2]    TFT_RGBToColor16bit_local_result
0x0006       [4]    RegsToCANID_local_result
0x0006       [2]    strstr_j
0x0007       [1]    R7
0x0007       [1]    strncmp_ch2
0x0007       [1]    _TFT_Write_Char_Return_Pos_yCnt
0x0008       [2]    _TFT_Write_Char_Return_Pos_x
0x0008       [1]    strstr_aa
0x0008       [1]    JPEG_GenerateHuffmanTables_local_result
0x0008       [2]    strncmp_ptr1
0x0008       [1]    R8
0x0009       [1]    R9
0x0009       [1]    strstr_bb
0x0009       [4]    JPEG_UnscaleValue_local_result
0x0009       [1]    JPEG_GenerateHuffmanTables_bLength
0x000A       [1]    R10
0x000A       [1]    JPEG_GenerateHuffmanTables_bTable
0x000A       [2]    _TFT_Write_Char_Return_Pos_y
0x000A       [2]    strncmp_ptr2
0x000B       [1]    R11
0x000C       [1]    R12
0x000C       [1]    _TFT_Write_Char_Return_Pos_mask
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0015       [1]    _itt
0x0016       [1]    _i2
0x0017       [1]    _count
0x0018       [2]    _tempo1
0x001A       [1]    _j1
0x001B       [1]    _j2
0x001C       [1]    _i1
0x001D       [1]    _i
0x0F00       [0]    SID9_bit
0x0F00       [0]    SID3_bit
0x0F00       [0]    SID5_bit
0x0F00       [0]    SID6_bit
0x0F00       [0]    SID4_bit
0x0F00       [0]    SID8_bit
0x0F00       [0]    SID10_bit
0x0F00       [1]    RXF0SIDH
0x0F00       [0]    SID7_bit
0x0F01       [0]    EXIDEN_bit
0x0F01       [0]    EID16_bit
0x0F01       [0]    SID0_bit
0x0F01       [0]    EID17_bit
0x0F01       [1]    RXF0SIDL
0x0F01       [0]    SID2_bit
0x0F01       [0]    SID1_bit
0x0F02       [0]    EID12_bit
0x0F02       [0]    EID14_bit
0x0F02       [0]    EID8_bit
0x0F02       [0]    EID15_bit
0x0F02       [0]    EID13_bit
0x0F02       [0]    EID9_bit
0x0F02       [0]    EID10_bit
0x0F02       [1]    RXF0EIDH
0x0F02       [0]    EID11_bit
0x0F03       [1]    RXF0EIDL
0x0F03       [0]    EID1_bit
0x0F03       [0]    EID0_bit
0x0F03       [0]    EID7_bit
0x0F03       [0]    EID5_bit
0x0F03       [0]    EID4_bit
0x0F03       [0]    EID3_bit
0x0F03       [0]    EID2_bit
0x0F03       [0]    EID6_bit
0x0F04       [0]    SID3_RXF1SIDH_bit
0x0F04       [0]    SID9_RXF1SIDH_bit
0x0F04       [0]    SID4_RXF1SIDH_bit
0x0F04       [0]    SID5_RXF1SIDH_bit
0x0F04       [0]    SID10_RXF1SIDH_bit
0x0F04       [1]    RXF1SIDH
0x0F04       [0]    SID7_RXF1SIDH_bit
0x0F04       [0]    SID6_RXF1SIDH_bit
0x0F04       [0]    SID8_RXF1SIDH_bit
0x0F05       [0]    SID1_RXF1SIDL_bit
0x0F05       [0]    SID0_RXF1SIDL_bit
0x0F05       [0]    EID17_RXF1SIDL_bit
0x0F05       [1]    RXF1SIDL
0x0F05       [0]    EID16_RXF1SIDL_bit
0x0F05       [0]    EXIDEN_RXF1SIDL_bit
0x0F05       [0]    SID2_RXF1SIDL_bit
0x0F06       [0]    EID8_RXF1EIDH_bit
0x0F06       [0]    EID9_RXF1EIDH_bit
0x0F06       [0]    EID12_RXF1EIDH_bit
0x0F06       [0]    EID14_RXF1EIDH_bit
0x0F06       [0]    EID11_RXF1EIDH_bit
0x0F06       [0]    EID10_RXF1EIDH_bit
0x0F06       [0]    EID13_RXF1EIDH_bit
0x0F06       [1]    RXF1EIDH
0x0F06       [0]    EID15_RXF1EIDH_bit
0x0F07       [0]    EID5_RXF1EIDL_bit
0x0F07       [0]    EID4_RXF1EIDL_bit
0x0F07       [0]    EID7_RXF1EIDL_bit
0x0F07       [1]    RXF1EIDL
0x0F07       [0]    EID3_RXF1EIDL_bit
0x0F07       [0]    EID2_RXF1EIDL_bit
0x0F07       [0]    EID6_RXF1EIDL_bit
0x0F07       [0]    EID1_RXF1EIDL_bit
0x0F07       [0]    EID0_RXF1EIDL_bit
0x0F08       [1]    RXF2SIDH
0x0F08       [0]    SID10_RXF2SIDH_bit
0x0F08       [0]    SID4_RXF2SIDH_bit
0x0F08       [0]    SID8_RXF2SIDH_bit
0x0F08       [0]    SID7_RXF2SIDH_bit
0x0F08       [0]    SID9_RXF2SIDH_bit
0x0F08       [0]    SID3_RXF2SIDH_bit
0x0F08       [0]    SID6_RXF2SIDH_bit
0x0F08       [0]    SID5_RXF2SIDH_bit
0x0F09       [0]    EID17_RXF2SIDL_bit
0x0F09       [0]    EXIDEN_RXF2SIDL_bit
0x0F09       [0]    EID16_RXF2SIDL_bit
0x0F09       [0]    SID1_RXF2SIDL_bit
0x0F09       [0]    SID0_RXF2SIDL_bit
0x0F09       [1]    RXF2SIDL
0x0F09       [0]    SID2_RXF2SIDL_bit
0x0F0A       [0]    EID8_RXF2EIDH_bit
0x0F0A       [0]    EID10_RXF2EIDH_bit
0x0F0A       [0]    EID9_RXF2EIDH_bit
0x0F0A       [0]    EID15_RXF2EIDH_bit
0x0F0A       [0]    EID14_RXF2EIDH_bit
0x0F0A       [0]    EID12_RXF2EIDH_bit
0x0F0A       [0]    EID13_RXF2EIDH_bit
0x0F0A       [1]    RXF2EIDH
0x0F0A       [0]    EID11_RXF2EIDH_bit
0x0F0B       [0]    EID6_RXF2EIDL_bit
0x0F0B       [0]    EID0_RXF2EIDL_bit
0x0F0B       [0]    EID3_RXF2EIDL_bit
0x0F0B       [0]    EID1_RXF2EIDL_bit
0x0F0B       [0]    EID4_RXF2EIDL_bit
0x0F0B       [1]    RXF2EIDL
0x0F0B       [0]    EID7_RXF2EIDL_bit
0x0F0B       [0]    EID2_RXF2EIDL_bit
0x0F0B       [0]    EID5_RXF2EIDL_bit
0x0F0C       [0]    SID4_RXF3SIDH_bit
0x0F0C       [0]    SID6_RXF3SIDH_bit
0x0F0C       [0]    SID5_RXF3SIDH_bit
0x0F0C       [0]    SID10_RXF3SIDH_bit
0x0F0C       [0]    SID8_RXF3SIDH_bit
0x0F0C       [1]    RXF3SIDH
0x0F0C       [0]    SID9_RXF3SIDH_bit
0x0F0C       [0]    SID3_RXF3SIDH_bit
0x0F0C       [0]    SID7_RXF3SIDH_bit
0x0F0D       [0]    SID2_RXF3SIDL_bit
0x0F0D       [1]    RXF3SIDL
0x0F0D       [0]    EXIDEN_RXF3SIDL_bit
0x0F0D       [0]    SID1_RXF3SIDL_bit
0x0F0D       [0]    EID17_RXF3SIDL_bit
0x0F0D       [0]    EID16_RXF3SIDL_bit
0x0F0D       [0]    SID0_RXF3SIDL_bit
0x0F0E       [0]    EID12_RXF3EIDH_bit
0x0F0E       [0]    EID14_RXF3EIDH_bit
0x0F0E       [0]    EID8_RXF3EIDH_bit
0x0F0E       [0]    EID11_RXF3EIDH_bit
0x0F0E       [1]    RXF3EIDH
0x0F0E       [0]    EID10_RXF3EIDH_bit
0x0F0E       [0]    EID9_RXF3EIDH_bit
0x0F0E       [0]    EID13_RXF3EIDH_bit
0x0F0E       [0]    EID15_RXF3EIDH_bit
0x0F0F       [0]    EID7_RXF3EIDL_bit
0x0F0F       [0]    EID3_RXF3EIDL_bit
0x0F0F       [0]    EID6_RXF3EIDL_bit
0x0F0F       [0]    EID0_RXF3EIDL_bit
0x0F0F       [1]    RXF3EIDL
0x0F0F       [0]    EID2_RXF3EIDL_bit
0x0F0F       [0]    EID4_RXF3EIDL_bit
0x0F0F       [0]    EID1_RXF3EIDL_bit
0x0F0F       [0]    EID5_RXF3EIDL_bit
0x0F10       [0]    SID3_RXF4SIDH_bit
0x0F10       [0]    SID6_RXF4SIDH_bit
0x0F10       [0]    SID5_RXF4SIDH_bit
0x0F10       [0]    SID8_RXF4SIDH_bit
0x0F10       [0]    SID7_RXF4SIDH_bit
0x0F10       [0]    SID10_RXF4SIDH_bit
0x0F10       [0]    SID4_RXF4SIDH_bit
0x0F10       [0]    SID9_RXF4SIDH_bit
0x0F10       [1]    RXF4SIDH
0x0F11       [1]    RXF4SIDL
0x0F11       [0]    EID16_RXF4SIDL_bit
0x0F11       [0]    EID17_RXF4SIDL_bit
0x0F11       [0]    SID0_RXF4SIDL_bit
0x0F11       [0]    EXIDEN_RXF4SIDL_bit
0x0F11       [0]    SID1_RXF4SIDL_bit
0x0F11       [0]    SID2_RXF4SIDL_bit
0x0F12       [0]    EID15_RXF4EIDH_bit
0x0F12       [0]    EID10_RXF4EIDH_bit
0x0F12       [0]    EID13_RXF4EIDH_bit
0x0F12       [0]    EID9_RXF4EIDH_bit
0x0F12       [0]    EID12_RXF4EIDH_bit
0x0F12       [0]    EID14_RXF4EIDH_bit
0x0F12       [0]    EID8_RXF4EIDH_bit
0x0F12       [0]    EID11_RXF4EIDH_bit
0x0F12       [1]    RXF4EIDH
0x0F13       [0]    EID2_RXF4EIDL_bit
0x0F13       [0]    EID6_RXF4EIDL_bit
0x0F13       [1]    RXF4EIDL
0x0F13       [0]    EID0_RXF4EIDL_bit
0x0F13       [0]    EID5_RXF4EIDL_bit
0x0F13       [0]    EID4_RXF4EIDL_bit
0x0F13       [0]    EID3_RXF4EIDL_bit
0x0F13       [0]    EID1_RXF4EIDL_bit
0x0F13       [0]    EID7_RXF4EIDL_bit
0x0F14       [0]    SID3_RXF5SIDH_bit
0x0F14       [0]    SID5_RXF5SIDH_bit
0x0F14       [0]    SID4_RXF5SIDH_bit
0x0F14       [0]    SID7_RXF5SIDH_bit
0x0F14       [1]    RXF5SIDH
0x0F14       [0]    SID9_RXF5SIDH_bit
0x0F14       [0]    SID10_RXF5SIDH_bit
0x0F14       [0]    SID8_RXF5SIDH_bit
0x0F14       [0]    SID6_RXF5SIDH_bit
0x0F15       [0]    EID16_RXF5SIDL_bit
0x0F15       [0]    SID2_RXF5SIDL_bit
0x0F15       [0]    EXIDEN_RXF5SIDL_bit
0x0F15       [0]    EID17_RXF5SIDL_bit
0x0F15       [1]    RXF5SIDL
0x0F15       [0]    SID1_RXF5SIDL_bit
0x0F15       [0]    SID0_RXF5SIDL_bit
0x0F16       [0]    EID13_RXF5EIDH_bit
0x0F16       [0]    EID10_RXF5EIDH_bit
0x0F16       [0]    EID8_RXF5EIDH_bit
0x0F16       [0]    EID14_RXF5EIDH_bit
0x0F16       [1]    RXF5EIDH
0x0F16       [0]    EID12_RXF5EIDH_bit
0x0F16       [0]    EID11_RXF5EIDH_bit
0x0F16       [0]    EID15_RXF5EIDH_bit
0x0F16       [0]    EID9_RXF5EIDH_bit
0x0F17       [0]    EID0_RXF5EIDL_bit
0x0F17       [0]    EID7_RXF5EIDL_bit
0x0F17       [0]    EID4_RXF5EIDL_bit
0x0F17       [0]    EID2_RXF5EIDL_bit
0x0F17       [0]    EID5_RXF5EIDL_bit
0x0F17       [0]    EID3_RXF5EIDL_bit
0x0F17       [0]    EID6_RXF5EIDL_bit
0x0F17       [1]    RXF5EIDL
0x0F17       [0]    EID1_RXF5EIDL_bit
0x0F18       [0]    SID10_RXM0SIDH_bit
0x0F18       [0]    SID9_RXM0SIDH_bit
0x0F18       [1]    RXM0SIDH
0x0F18       [0]    SID6_RXM0SIDH_bit
0x0F18       [0]    SID5_RXM0SIDH_bit
0x0F18       [0]    SID8_RXM0SIDH_bit
0x0F18       [0]    SID7_RXM0SIDH_bit
0x0F18       [0]    SID4_RXM0SIDH_bit
0x0F18       [0]    SID3_RXM0SIDH_bit
0x0F19       [0]    SID0_RXM0SIDL_bit
0x0F19       [1]    RXM0SIDL
0x0F19       [0]    EID16_RXM0SIDL_bit
0x0F19       [0]    SID1_RXM0SIDL_bit
0x0F19       [0]    EID17_RXM0SIDL_bit
0x0F19       [0]    SID2_RXM0SIDL_bit
0x0F1A       [0]    EID13_RXM0EIDH_bit
0x0F1A       [0]    EID10_RXM0EIDH_bit
0x0F1A       [0]    EID11_RXM0EIDH_bit
0x0F1A       [0]    EID14_RXM0EIDH_bit
0x0F1A       [0]    EID15_RXM0EIDH_bit
0x0F1A       [0]    EID8_RXM0EIDH_bit
0x0F1A       [0]    EID12_RXM0EIDH_bit
0x0F1A       [0]    EID9_RXM0EIDH_bit
0x0F1A       [1]    RXM0EIDH
0x0F1B       [0]    EID4_RXM0EIDL_bit
0x0F1B       [0]    EID2_RXM0EIDL_bit
0x0F1B       [0]    EID0_RXM0EIDL_bit
0x0F1B       [0]    EID1_RXM0EIDL_bit
0x0F1B       [0]    EID6_RXM0EIDL_bit
0x0F1B       [1]    RXM0EIDL
0x0F1B       [0]    EID3_RXM0EIDL_bit
0x0F1B       [0]    EID5_RXM0EIDL_bit
0x0F1B       [0]    EID7_RXM0EIDL_bit
0x0F1C       [0]    SID4_RXM1SIDH_bit
0x0F1C       [0]    SID7_RXM1SIDH_bit
0x0F1C       [0]    SID6_RXM1SIDH_bit
0x0F1C       [1]    RXM1SIDH
0x0F1C       [0]    SID5_RXM1SIDH_bit
0x0F1C       [0]    SID8_RXM1SIDH_bit
0x0F1C       [0]    SID3_RXM1SIDH_bit
0x0F1C       [0]    SID9_RXM1SIDH_bit
0x0F1C       [0]    SID10_RXM1SIDH_bit
0x0F1D       [1]    RXM1SIDL
0x0F1D       [0]    SID0_RXM1SIDL_bit
0x0F1D       [0]    EID17_RXM1SIDL_bit
0x0F1D       [0]    SID1_RXM1SIDL_bit
0x0F1D       [0]    SID2_RXM1SIDL_bit
0x0F1D       [0]    EID16_RXM1SIDL_bit
0x0F1E       [0]    EID13_RXM1EIDH_bit
0x0F1E       [0]    EID9_RXM1EIDH_bit
0x0F1E       [0]    EID8_RXM1EIDH_bit
0x0F1E       [0]    EID11_RXM1EIDH_bit
0x0F1E       [0]    EID14_RXM1EIDH_bit
0x0F1E       [0]    EID15_RXM1EIDH_bit
0x0F1E       [1]    RXM1EIDH
0x0F1E       [0]    EID12_RXM1EIDH_bit
0x0F1E       [0]    EID10_RXM1EIDH_bit
0x0F1F       [0]    EID1_RXM1EIDL_bit
0x0F1F       [0]    EID7_RXM1EIDL_bit
0x0F1F       [0]    EID2_RXM1EIDL_bit
0x0F1F       [0]    EID4_RXM1EIDL_bit
0x0F1F       [0]    EID0_RXM1EIDL_bit
0x0F1F       [0]    EID6_RXM1EIDL_bit
0x0F1F       [1]    RXM1EIDL
0x0F1F       [0]    EID3_RXM1EIDL_bit
0x0F1F       [0]    EID5_RXM1EIDL_bit
0x0F20       [0]    TXREQ_bit
0x0F20       [0]    TXERR_bit
0x0F20       [0]    TXPRI0_bit
0x0F20       [0]    TXLARB_bit
0x0F20       [0]    TXABT_bit
0x0F20       [1]    TXB2CON
0x0F20       [0]    TXPRI1_bit
0x0F21       [0]    SID9_TXB2SIDH_bit
0x0F21       [0]    SID8_TXB2SIDH_bit
0x0F21       [0]    SID10_TXB2SIDH_bit
0x0F21       [0]    SID4_TXB2SIDH_bit
0x0F21       [0]    SID5_TXB2SIDH_bit
0x0F21       [1]    TXB2SIDH
0x0F21       [0]    SID7_TXB2SIDH_bit
0x0F21       [0]    SID3_TXB2SIDH_bit
0x0F21       [0]    SID6_TXB2SIDH_bit
0x0F22       [0]    EID17_TXB2SIDL_bit
0x0F22       [0]    EID16_TXB2SIDL_bit
0x0F22       [0]    EXIDE_bit
0x0F22       [0]    SID1_TXB2SIDL_bit
0x0F22       [1]    TXB2SIDL
0x0F22       [0]    SID0_TXB2SIDL_bit
0x0F22       [0]    SID2_TXB2SIDL_bit
0x0F23       [0]    EID13_TXB2EIDH_bit
0x0F23       [1]    TXB2EIDH
0x0F23       [0]    EID11_TXB2EIDH_bit
0x0F23       [0]    EID9_TXB2EIDH_bit
0x0F23       [0]    EID10_TXB2EIDH_bit
0x0F23       [0]    EID12_TXB2EIDH_bit
0x0F23       [0]    EID15_TXB2EIDH_bit
0x0F23       [0]    EID8_TXB2EIDH_bit
0x0F23       [0]    EID14_TXB2EIDH_bit
0x0F24       [1]    TXB2EIDL
0x0F24       [0]    EID5_TXB2EIDL_bit
0x0F24       [0]    EID1_TXB2EIDL_bit
0x0F24       [0]    EID3_TXB2EIDL_bit
0x0F24       [0]    EID6_TXB2EIDL_bit
0x0F24       [0]    EID0_TXB2EIDL_bit
0x0F24       [0]    EID4_TXB2EIDL_bit
0x0F24       [0]    EID2_TXB2EIDL_bit
0x0F24       [0]    EID7_TXB2EIDL_bit
0x0F25       [1]    TXB2DLC
0x0F25       [0]    DLC0_bit
0x0F25       [0]    TXRTR_bit
0x0F25       [0]    DLC1_bit
0x0F25       [0]    DLC3_bit
0x0F25       [0]    DLC2_bit
0x0F26       [0]    TXB2D02_bit
0x0F26       [0]    TXB2D06_bit
0x0F26       [0]    TXB2D07_bit
0x0F26       [0]    TXB2D00_bit
0x0F26       [0]    TXB2D01_bit
0x0F26       [0]    TXB2D04_bit
0x0F26       [1]    TXB2D0
0x0F26       [0]    TXB2D03_bit
0x0F26       [0]    TXB2D05_bit
0x0F27       [0]    TXB2D14_bit
0x0F27       [0]    TXB2D15_bit
0x0F27       [0]    TXB2D17_bit
0x0F27       [0]    TXB2D16_bit
0x0F27       [0]    TXB2D10_bit
0x0F27       [1]    TXB2D1
0x0F27       [0]    TXB2D11_bit
0x0F27       [0]    TXB2D13_bit
0x0F27       [0]    TXB2D12_bit
0x0F28       [0]    TXB2D21_bit
0x0F28       [0]    TXB2D26_bit
0x0F28       [0]    TXB2D25_bit
0x0F28       [0]    TXB2D20_bit
0x0F28       [0]    TXB2D27_bit
0x0F28       [0]    TXB2D23_bit
0x0F28       [0]    TXB2D24_bit
0x0F28       [0]    TXB2D22_bit
0x0F28       [1]    TXB2D2
0x0F29       [0]    TXB2D34_bit
0x0F29       [0]    TXB2D33_bit
0x0F29       [0]    TXB2D35_bit
0x0F29       [0]    TXB2D36_bit
0x0F29       [0]    TXB2D32_bit
0x0F29       [0]    TXB2D37_bit
0x0F29       [1]    TXB2D3
0x0F29       [0]    TXB2D31_bit
0x0F29       [0]    TXB2D30_bit
0x0F2A       [0]    TXB2D44_bit
0x0F2A       [0]    TXB2D45_bit
0x0F2A       [0]    TXB2D42_bit
0x0F2A       [0]    TXB2D41_bit
0x0F2A       [0]    TXB2D43_bit
0x0F2A       [0]    TXB2D40_bit
0x0F2A       [1]    TXB2D4
0x0F2A       [0]    TXB2D47_bit
0x0F2A       [0]    TXB2D46_bit
0x0F2B       [1]    TXB2D5
0x0F2B       [0]    TXB2D51_bit
0x0F2B       [0]    TXB2D57_bit
0x0F2B       [0]    TXB2D52_bit
0x0F2B       [0]    TXB2D56_bit
0x0F2B       [0]    TXB2D50_bit
0x0F2B       [0]    TXB2D54_bit
0x0F2B       [0]    TXB2D55_bit
0x0F2B       [0]    TXB2D53_bit
0x0F2C       [0]    TXB2D61_bit
0x0F2C       [0]    TXB2D67_bit
0x0F2C       [0]    TXB2D60_bit
0x0F2C       [0]    TXB2D64_bit
0x0F2C       [0]    TXB2D65_bit
0x0F2C       [0]    TXB2D66_bit
0x0F2C       [0]    TXB2D62_bit
0x0F2C       [0]    TXB2D63_bit
0x0F2C       [1]    TXB2D6
0x0F2D       [0]    TXB2D71_bit
0x0F2D       [0]    TXB2D73_bit
0x0F2D       [0]    TXB2D70_bit
0x0F2D       [0]    TXB2D74_bit
0x0F2D       [0]    TXB2D76_bit
0x0F2D       [0]    TXB2D77_bit
0x0F2D       [0]    TXB2D72_bit
0x0F2D       [1]    TXB2D7
0x0F2D       [0]    TXB2D75_bit
0x0F2E       [0]    ICODE2_CANSTATRO4_bit
0x0F2E       [0]    OPMODE1_CANSTATRO4_bit
0x0F2E       [0]    OPMODE2_CANSTATRO4_bit
0x0F2E       [0]    ICODE1_CANSTATRO4_bit
0x0F2E       [0]    ICODE0_CANSTATRO4_bit
0x0F2E       [0]    OPMODE0_CANSTATRO4_bit
0x0F2E       [1]    CANSTATRO4
0x0F30       [0]    TXPRI1_TXB1CON_bit
0x0F30       [0]    TXREQ_TXB1CON_bit
0x0F30       [0]    TXABT_TXB1CON_bit
0x0F30       [1]    TXB1CON
0x0F30       [0]    TXPRI0_TXB1CON_bit
0x0F30       [0]    TXLARB_TXB1CON_bit
0x0F30       [0]    TXERR_TXB1CON_bit
0x0F31       [0]    SID8_TXB1SIDH_bit
0x0F31       [0]    SID3_TXB1SIDH_bit
0x0F31       [0]    SID4_TXB1SIDH_bit
0x0F31       [0]    SID9_TXB1SIDH_bit
0x0F31       [0]    SID7_TXB1SIDH_bit
0x0F31       [0]    SID5_TXB1SIDH_bit
0x0F31       [0]    SID10_TXB1SIDH_bit
0x0F31       [0]    SID6_TXB1SIDH_bit
0x0F31       [1]    TXB1SIDH
0x0F32       [0]    SID2_TXB1SIDL_bit
0x0F32       [0]    SID0_TXB1SIDL_bit
0x0F32       [0]    EID16_TXB1SIDL_bit
0x0F32       [0]    EXIDE_TXB1SIDL_bit
0x0F32       [0]    SID1_TXB1SIDL_bit
0x0F32       [1]    TXB1SIDL
0x0F32       [0]    EID17_TXB1SIDL_bit
0x0F33       [0]    EID12_TXB1EIDH_bit
0x0F33       [0]    EID13_TXB1EIDH_bit
0x0F33       [0]    EID10_TXB1EIDH_bit
0x0F33       [0]    EID8_TXB1EIDH_bit
0x0F33       [0]    EID9_TXB1EIDH_bit
0x0F33       [0]    EID11_TXB1EIDH_bit
0x0F33       [0]    EID14_TXB1EIDH_bit
0x0F33       [0]    EID15_TXB1EIDH_bit
0x0F33       [1]    TXB1EIDH
0x0F34       [1]    TXB1EIDL
0x0F34       [0]    EID1_TXB1EIDL_bit
0x0F34       [0]    EID7_TXB1EIDL_bit
0x0F34       [0]    EID2_TXB1EIDL_bit
0x0F34       [0]    EID3_TXB1EIDL_bit
0x0F34       [0]    EID0_TXB1EIDL_bit
0x0F34       [0]    EID6_TXB1EIDL_bit
0x0F34       [0]    EID4_TXB1EIDL_bit
0x0F34       [0]    EID5_TXB1EIDL_bit
0x0F35       [1]    TXB1DLC
0x0F35       [0]    DLC1_TXB1DLC_bit
0x0F35       [0]    TXRTR_TXB1DLC_bit
0x0F35       [0]    DLC3_TXB1DLC_bit
0x0F35       [0]    DLC2_TXB1DLC_bit
0x0F35       [0]    DLC0_TXB1DLC_bit
0x0F36       [0]    TXB1D00_bit
0x0F36       [0]    TXB1D05_bit
0x0F36       [0]    TXB1D02_bit
0x0F36       [0]    TXB1D06_bit
0x0F36       [1]    TXB1D0
0x0F36       [0]    TXB1D07_bit
0x0F36       [0]    TXB1D04_bit
0x0F36       [0]    TXB1D01_bit
0x0F36       [0]    TXB1D03_bit
0x0F37       [0]    TXB1D10_bit
0x0F37       [0]    TXB1D16_bit
0x0F37       [0]    TXB1D15_bit
0x0F37       [1]    TXB1D1
0x0F37       [0]    TXB1D17_bit
0x0F37       [0]    TXB1D12_bit
0x0F37       [0]    TXB1D11_bit
0x0F37       [0]    TXB1D14_bit
0x0F37       [0]    TXB1D13_bit
0x0F38       [0]    TXB1D22_bit
0x0F38       [0]    TBB1D23_bit
0x0F38       [0]    TXB1D20_bit
0x0F38       [0]    TXB1D21_bit
0x0F38       [0]    TXB1D26_bit
0x0F38       [0]    TXB1D27_bit
0x0F38       [0]    TXB1D24_bit
0x0F38       [0]    TXB1D25_bit
0x0F38       [1]    TXB1D2
0x0F39       [0]    TXB1D33_bit
0x0F39       [0]    TXB1D32_bit
0x0F39       [0]    TXB1D31_bit
0x0F39       [0]    TXB1D30_bit
0x0F39       [0]    TXB1D37_bit
0x0F39       [0]    TXB1D36_bit
0x0F39       [0]    TXB1D35_bit
0x0F39       [0]    TXB1D34_bit
0x0F39       [1]    TXB1D3
0x0F3A       [0]    TXB1D40_bit
0x0F3A       [0]    TXB1D43_bit
0x0F3A       [0]    TXB1D42_bit
0x0F3A       [0]    TXB1D41_bit
0x0F3A       [0]    TXB1D44_bit
0x0F3A       [0]    TXB1D47_bit
0x0F3A       [0]    TXB1D46_bit
0x0F3A       [0]    TXB1D45_bit
0x0F3A       [1]    TXB1D4
0x0F3B       [0]    TXB1D51_bit
0x0F3B       [0]    TXB1D52_bit
0x0F3B       [0]    TXB1D50_bit
0x0F3B       [0]    TXB1D57_bit
0x0F3B       [1]    TXB1D5
0x0F3B       [0]    TXB1D56_bit
0x0F3B       [0]    TXB1D55_bit
0x0F3B       [0]    TXB1D53_bit
0x0F3B       [0]    TXB1D54_bit
0x0F3C       [0]    TXB1D60_bit
0x0F3C       [0]    TXB1D66_bit
0x0F3C       [0]    TXB1D65_bit
0x0F3C       [1]    TXB1D6
0x0F3C       [0]    TXB1D67_bit
0x0F3C       [0]    TXB1D62_bit
0x0F3C       [0]    TXB1D61_bit
0x0F3C       [0]    TXB1D64_bit
0x0F3C       [0]    TXB1D63_bit
0x0F3D       [0]    TXB1D72_bit
0x0F3D       [0]    TXB1D73_bit
0x0F3D       [0]    TXB1D70_bit
0x0F3D       [0]    TXB1D71_bit
0x0F3D       [0]    TXB1D74_bit
0x0F3D       [0]    TXB1D77_bit
0x0F3D       [1]    TXB1D7
0x0F3D       [0]    TXB1D75_bit
0x0F3D       [0]    TXB1D76_bit
0x0F3E       [0]    OPMODE2_CANSTATRO3_bit
0x0F3E       [0]    OPMODE1_CANSTATRO3_bit
0x0F3E       [0]    ICODE2_CANSTATRO3_bit
0x0F3E       [0]    ICODE0_CANSTATRO3_bit
0x0F3E       [0]    ICODE1_CANSTATRO3_bit
0x0F3E       [0]    OPMODE0_CANSTATRO3_bit
0x0F3E       [1]    CANSTATRO3
0x0F40       [0]    TXERR_TXB0CON_bit
0x0F40       [0]    TXREQ_TXB0CON_bit
0x0F40       [0]    TXPRI1_TXB0CON_bit
0x0F40       [0]    TXABT_TXB0CON_bit
0x0F40       [1]    TXB0CON
0x0F40       [0]    TXPRI0_TXB0CON_bit
0x0F40       [0]    TXLARB_TXB0CON_bit
0x0F41       [0]    SID7_TXB0SIDH_bit
0x0F41       [0]    SID6_TXB0SIDH_bit
0x0F41       [0]    SID9_TXB0SIDH_bit
0x0F41       [0]    SID8_TXB0SIDH_bit
0x0F41       [0]    SID10_TXB0SIDH_bit
0x0F41       [1]    TXB0SIDH
0x0F41       [0]    SID3_TXB0SIDH_bit
0x0F41       [0]    SID4_TXB0SIDH_bit
0x0F41       [0]    SID5_TXB0SIDH_bit
0x0F42       [0]    EXIDE_TXB0SIDL_bit
0x0F42       [0]    EID16_TXB0SIDL_bit
0x0F42       [0]    SID2_TXB0SIDL_bit
0x0F42       [1]    TXB0SIDL
0x0F42       [0]    EID17_TXB0SIDL_bit
0x0F42       [0]    SID0_TXB0SIDL_bit
0x0F42       [0]    SID1_TXB0SIDL_bit
0x0F43       [0]    EID10_TXB0EIDH_bit
0x0F43       [0]    EID14_TXB0EIDH_bit
0x0F43       [0]    EID12_TXB0EIDH_bit
0x0F43       [0]    EID9_TXB0EIDH_bit
0x0F43       [1]    TXB0EIDH
0x0F43       [0]    EID15_TXB0EIDH_bit
0x0F43       [0]    EID13_TXB0EIDH_bit
0x0F43       [0]    EID8_TXB0EIDH_bit
0x0F43       [0]    EID11_TXB0EIDH_bit
0x0F44       [0]    EID4_TXB0EIDL_bit
0x0F44       [0]    EID6_TXB0EIDL_bit
0x0F44       [0]    EID5_TXB0EIDL_bit
0x0F44       [0]    EID7_TXB0EIDL_bit
0x0F44       [0]    EID0_TXB0EIDL_bit
0x0F44       [0]    EID3_TXB0EIDL_bit
0x0F44       [0]    EID2_TXB0EIDL_bit
0x0F44       [0]    EID1_TXB0EIDL_bit
0x0F44       [1]    TXB0EIDL
0x0F45       [0]    TXRTR_TXB0DLC_bit
0x0F45       [0]    DLC0_TXB0DLC_bit
0x0F45       [1]    TXB0DLC
0x0F45       [0]    DLC3_TXB0DLC_bit
0x0F45       [0]    DLC2_TXB0DLC_bit
0x0F45       [0]    DLC1_TXB0DLC_bit
0x0F46       [0]    TXB0D05_bit
0x0F46       [0]    TXB0D03_bit
0x0F46       [0]    TXB0D02_bit
0x0F46       [0]    TXB0D04_bit
0x0F46       [0]    TXB0D06_bit
0x0F46       [0]    TXB0D07_bit
0x0F46       [0]    TXB0D01_bit
0x0F46       [1]    TXB0D0
0x0F46       [0]    TXB0D00_bit
0x0F47       [0]    TXB0D16_bit
0x0F47       [0]    TXB0D17_bit
0x0F47       [0]    TXB0D15_bit
0x0F47       [0]    TXB0D11_bit
0x0F47       [0]    TXB0D10_bit
0x0F47       [1]    TXB0D1
0x0F47       [0]    TXB0D14_bit
0x0F47       [0]    TXB0D13_bit
0x0F47       [0]    TXB0D12_bit
0x0F48       [0]    TXB0D26_bit
0x0F48       [0]    TXB0D25_bit
0x0F48       [1]    TXB0D2
0x0F48       [0]    TXB0D27_bit
0x0F48       [0]    TXB0D24_bit
0x0F48       [0]    TXB0D21_bit
0x0F48       [0]    TXB0D20_bit
0x0F48       [0]    TXB0D23_bit
0x0F48       [0]    TXB0D22_bit
0x0F49       [0]    TXB0D32_bit
0x0F49       [0]    TXB0D33_bit
0x0F49       [0]    TXB0D31_bit
0x0F49       [1]    TXB0D3
0x0F49       [0]    TXB0D30_bit
0x0F49       [0]    TXB0D36_bit
0x0F49       [0]    TXB0D37_bit
0x0F49       [0]    TXB0D35_bit
0x0F49       [0]    TXB0D34_bit
0x0F4A       [0]    TXB0D44_bit
0x0F4A       [0]    TXB0D43_bit
0x0F4A       [0]    TXB0D45_bit
0x0F4A       [1]    TXB0D4
0x0F4A       [0]    TXB0D46_bit
0x0F4A       [0]    TXB0D41_bit
0x0F4A       [0]    TXB0D40_bit
0x0F4A       [0]    TXB0D47_bit
0x0F4A       [0]    TXB0D42_bit
0x0F4B       [0]    TXB0D56_bit
0x0F4B       [1]    TXB0D5
0x0F4B       [0]    TXB0D55_bit
0x0F4B       [0]    TXB0D57_bit
0x0F4B       [0]    TXB0D54_bit
0x0F4B       [0]    TXB0D50_bit
0x0F4B       [0]    TXB0D51_bit
0x0F4B       [0]    TXB0D53_bit
0x0F4B       [0]    TXB0D52_bit
0x0F4C       [0]    TXB0D62_bit
0x0F4C       [0]    TXB0D63_bit
0x0F4C       [0]    TXB0D65_bit
0x0F4C       [0]    TXB0D67_bit
0x0F4C       [0]    TXB0D66_bit
0x0F4C       [0]    TXB0D64_bit
0x0F4C       [0]    TXB0D61_bit
0x0F4C       [1]    TXB0D6
0x0F4C       [0]    TXB0D60_bit
0x0F4D       [0]    TXB0D77_bit
0x0F4D       [0]    TXB0D73_bit
0x0F4D       [0]    TXB0D74_bit
0x0F4D       [0]    TXB0D70_bit
0x0F4D       [0]    TXB0D71_bit
0x0F4D       [0]    TXB0D75_bit
0x0F4D       [0]    TXB0D72_bit
0x0F4D       [0]    TXB0D76_bit
0x0F4D       [1]    TXB0D7
0x0F4E       [0]    OPMODE1_CANSTATRO2_bit
0x0F4E       [0]    OPMODE0_CANSTATRO2_bit
0x0F4E       [1]    CANSTATRO2
0x0F4E       [0]    ICODE0_CANSTATRO2_bit
0x0F4E       [0]    ICODE2_CANSTATRO2_bit
0x0F4E       [0]    ICODE1_CANSTATRO2_bit
0x0F4E       [0]    OPMODE2_CANSTATRO2_bit
0x0F50       [0]    RXRTRRO_bit
0x0F50       [0]    FILHIT0_bit
0x0F50       [0]    RXM1_bit
0x0F50       [0]    RXFUL_bit
0x0F50       [0]    FILHIT2_bit
0x0F50       [1]    RXB1CON
0x0F50       [0]    RXM0_bit
0x0F50       [0]    FILHIT1_bit
0x0F51       [0]    SID3_RXB1SIDH_bit
0x0F51       [0]    SID10_RXB1SIDH_bit
0x0F51       [1]    RXB1SIDH
0x0F51       [0]    SID5_RXB1SIDH_bit
0x0F51       [0]    SID4_RXB1SIDH_bit
0x0F51       [0]    SID7_RXB1SIDH_bit
0x0F51       [0]    SID8_RXB1SIDH_bit
0x0F51       [0]    SID9_RXB1SIDH_bit
0x0F51       [0]    SID6_RXB1SIDH_bit
0x0F52       [0]    SID0_RXB1SIDL_bit
0x0F52       [1]    RXB1SIDL
0x0F52       [0]    EID16_RXB1SIDL_bit
0x0F52       [0]    SRR_bit
0x0F52       [0]    EID17_RXB1SIDL_bit
0x0F52       [0]    EXID_bit
0x0F52       [0]    SID2_RXB1SIDL_bit
0x0F52       [0]    SID1_RXB1SIDL_bit
0x0F53       [1]    RXB1EIDH
0x0F53       [0]    EID15_RXB1EIDH_bit
0x0F53       [0]    EID8_RXB1EIDH_bit
0x0F53       [0]    EID9_RXB1EIDH_bit
0x0F53       [0]    EID14_RXB1EIDH_bit
0x0F53       [0]    EID11_RXB1EIDH_bit
0x0F53       [0]    EID12_RXB1EIDH_bit
0x0F53       [0]    EID13_RXB1EIDH_bit
0x0F53       [0]    EID10_RXB1EIDH_bit
0x0F54       [0]    EID6_RXB1EIDL_bit
0x0F54       [0]    EID2_RXB1EIDL_bit
0x0F54       [0]    EID0_RXB1EIDL_bit
0x0F54       [0]    EID4_RXB1EIDL_bit
0x0F54       [0]    EID7_RXB1EIDL_bit
0x0F54       [0]    EID5_RXB1EIDL_bit
0x0F54       [0]    EID1_RXB1EIDL_bit
0x0F54       [0]    EID3_RXB1EIDL_bit
0x0F54       [1]    RXB1EIDL
0x0F55       [1]    RXB1DLC
0x0F55       [0]    DLC1_RXB1DLC_bit
0x0F55       [0]    RXRTR_bit
0x0F55       [0]    RB0_bit
0x0F55       [0]    DLC3_RXB1DLC_bit
0x0F55       [0]    DLC0_RXB1DLC_bit
0x0F55       [0]    RB1_bit
0x0F55       [0]    DLC2_RXB1DLC_bit
0x0F56       [0]    RXB1D06_bit
0x0F56       [0]    RXB1D05_bit
0x0F56       [1]    RXB1D0
0x0F56       [0]    RXB1D07_bit
0x0F56       [0]    RXB1D04_bit
0x0F56       [0]    RXB1D01_bit
0x0F56       [0]    RXB1D00_bit
0x0F56       [0]    RXB1D03_bit
0x0F56       [0]    RXB1D02_bit
0x0F57       [0]    RXB1D14_bit
0x0F57       [0]    RXB1D13_bit
0x0F57       [0]    RXB1D15_bit
0x0F57       [0]    RXB1D17_bit
0x0F57       [0]    RXB1D16_bit
0x0F57       [0]    RXB1D12_bit
0x0F57       [1]    RXB1D1
0x0F57       [0]    RXB1D10_bit
0x0F57       [0]    RXB1D11_bit
0x0F58       [0]    RXB1D24_bit
0x0F58       [0]    RXB1D23_bit
0x0F58       [0]    RXB1D25_bit
0x0F58       [0]    RXB1D26_bit
0x0F58       [0]    RXB1D27_bit
0x0F58       [0]    RXB1D20_bit
0x0F58       [1]    RXB1D2
0x0F58       [0]    RXB1D22_bit
0x0F58       [0]    RXB1D21_bit
0x0F59       [0]    RXB1D35_bit
0x0F59       [0]    RXB1D34_bit
0x0F59       [0]    RXB1D37_bit
0x0F59       [0]    RXB1D36_bit
0x0F59       [0]    RXB1D33_bit
0x0F59       [0]    RXB1D30_bit
0x0F59       [1]    RXB1D3
0x0F59       [0]    RXB1D32_bit
0x0F59       [0]    RXB1D31_bit
0x0F5A       [0]    RXB1D41_bit
0x0F5A       [0]    RXB1D42_bit
0x0F5A       [1]    RXB1D4
0x0F5A       [0]    RXB1D40_bit
0x0F5A       [0]    RXB1D43_bit
0x0F5A       [0]    RXB1D46_bit
0x0F5A       [0]    RXB1D47_bit
0x0F5A       [0]    RXB1D44_bit
0x0F5A       [0]    RXB1D45_bit
0x0F5B       [1]    RXB1D5
0x0F5B       [0]    RXB1D55_bit
0x0F5B       [0]    RXB1D57_bit
0x0F5B       [0]    RXB1D56_bit
0x0F5B       [0]    RXB1D54_bit
0x0F5B       [0]    RXB1D51_bit
0x0F5B       [0]    RXB1D50_bit
0x0F5B       [0]    RXB1D53_bit
0x0F5B       [0]    RXB1D52_bit
0x0F5C       [0]    RXB1D65_bit
0x0F5C       [0]    RXB1D64_bit
0x0F5C       [0]    RXB1D67_bit
0x0F5C       [0]    RXB1D66_bit
0x0F5C       [0]    RXB1D63_bit
0x0F5C       [0]    RXB1D61_bit
0x0F5C       [0]    RXB1D60_bit
0x0F5C       [1]    RXB1D6
0x0F5C       [0]    RXB1D62_bit
0x0F5D       [0]    RXB1D75_bit
0x0F5D       [1]    RXB1D7
0x0F5D       [0]    RXB1D77_bit
0x0F5D       [0]    RXB1D76_bit
0x0F5D       [0]    RXB1D74_bit
0x0F5D       [0]    RXB1D71_bit
0x0F5D       [0]    RXB1D70_bit
0x0F5D       [0]    RXB1D72_bit
0x0F5D       [0]    RXB1D73_bit
0x0F5E       [1]    CANSTATRO1
0x0F5E       [0]    ICODE2_CANSTATRO1_bit
0x0F5E       [0]    ICODE1_CANSTATRO1_bit
0x0F5E       [0]    ICODE0_CANSTATRO1_bit
0x0F5E       [0]    OPMODE2_CANSTATRO1_bit
0x0F5E       [0]    OPMODE1_CANSTATRO1_bit
0x0F5E       [0]    OPMODE0_CANSTATRO1_bit
0x0F60       [1]    RXB0CON
0x0F60       [0]    RXM0_RXB0CON_bit
0x0F60       [0]    RXFUL_RXB0CON_bit
0x0F60       [0]    RXRTRRO_RXB0CON_bit
0x0F60       [0]    RXM1_RXB0CON_bit
0x0F60       [0]    JTOFF_bit
0x0F60       [0]    RXB0DBEN_bit
0x0F60       [0]    FILHIT0_RXB0CON_bit
0x0F61       [0]    SID5_RXB0SIDH_bit
0x0F61       [0]    SID6_RXB0SIDH_bit
0x0F61       [0]    SID4_RXB0SIDH_bit
0x0F61       [0]    SID3_RXB0SIDH_bit
0x0F61       [0]    SID10_RXB0SIDH_bit
0x0F61       [0]    SID8_RXB0SIDH_bit
0x0F61       [0]    SID9_RXB0SIDH_bit
0x0F61       [1]    RXB0SIDH
0x0F61       [0]    SID7_RXB0SIDH_bit
0x0F62       [0]    SID0_RXB0SIDL_bit
0x0F62       [0]    EID16_RXB0SIDL_bit
0x0F62       [0]    SID1_RXB0SIDL_bit
0x0F62       [0]    EID17_RXB0SIDL_bit
0x0F62       [1]    RXB0SIDL
0x0F62       [0]    SRR_RXB0SIDL_bit
0x0F62       [0]    SID2_RXB0SIDL_bit
0x0F62       [0]    EXID_RXB0SIDL_bit
0x0F63       [1]    RXB0EIDH
0x0F63       [0]    EID15_RXB0EIDH_bit
0x0F63       [0]    EID14_RXB0EIDH_bit
0x0F63       [0]    EID9_RXB0EIDH_bit
0x0F63       [0]    EID13_RXB0EIDH_bit
0x0F63       [0]    EID12_RXB0EIDH_bit
0x0F63       [0]    EID11_RXB0EIDH_bit
0x0F63       [0]    EID8_RXB0EIDH_bit
0x0F63       [0]    EID10_RXB0EIDH_bit
0x0F64       [0]    EID5_RXB0EIDL_bit
0x0F64       [0]    EID0_RXB0EIDL_bit
0x0F64       [0]    EID6_RXB0EIDL_bit
0x0F64       [0]    EID7_RXB0EIDL_bit
0x0F64       [0]    EID4_RXB0EIDL_bit
0x0F64       [0]    EID1_RXB0EIDL_bit
0x0F64       [0]    EID3_RXB0EIDL_bit
0x0F64       [1]    RXB0EIDL
0x0F64       [0]    EID2_RXB0EIDL_bit
0x0F65       [0]    DLC0_RXB0DLC_bit
0x0F65       [0]    RXRTR_RXB0DLC_bit
0x0F65       [0]    RB0_RXB0DLC_bit
0x0F65       [1]    RXB0DLC
0x0F65       [0]    DLC2_RXB0DLC_bit
0x0F65       [0]    RB1_RXB0DLC_bit
0x0F65       [0]    DLC3_RXB0DLC_bit
0x0F65       [0]    DLC1_RXB0DLC_bit
0x0F66       [0]    RB0D04_bit
0x0F66       [0]    RB0D07_bit
0x0F66       [0]    RB0D06_bit
0x0F66       [0]    RB0D05_bit
0x0F66       [0]    RB0D00_bit
0x0F66       [1]    RXB0D0
0x0F66       [0]    RB0D01_bit
0x0F66       [0]    RB0D03_bit
0x0F66       [0]    RB0D02_bit
0x0F67       [0]    RB0D14_bit
0x0F67       [0]    RB0D16_bit
0x0F67       [0]    RB0D15_bit
0x0F67       [0]    RB0D17_bit
0x0F67       [0]    RB0D13_bit
0x0F67       [0]    RB0D10_bit
0x0F67       [1]    RXB0D1
0x0F67       [0]    RB0D12_bit
0x0F67       [0]    RB0D11_bit
0x0F68       [0]    RB0D25_bit
0x0F68       [0]    RB0D24_bit
0x0F68       [1]    RXB0D2
0x0F68       [0]    RB0D27_bit
0x0F68       [0]    RB0D26_bit
0x0F68       [0]    RB0D21_bit
0x0F68       [0]    RB0D20_bit
0x0F68       [0]    RB0D23_bit
0x0F68       [0]    RB0D22_bit
0x0F69       [1]    RXB0D3
0x0F69       [0]    RB0D32_bit
0x0F69       [0]    RB0D30_bit
0x0F69       [0]    RB0D31_bit
0x0F69       [0]    RB0D33_bit
0x0F69       [0]    RB0D36_bit
0x0F69       [0]    RB0D37_bit
0x0F69       [0]    RB0D34_bit
0x0F69       [0]    RB0D35_bit
0x0F6A       [0]    RB0D46_bit
0x0F6A       [0]    RB0D45_bit
0x0F6A       [1]    RXB0D4
0x0F6A       [0]    RB0D47_bit
0x0F6A       [0]    RB0D44_bit
0x0F6A       [0]    RB0D41_bit
0x0F6A       [0]    RB0D40_bit
0x0F6A       [0]    RB0D42_bit
0x0F6A       [0]    RB0D43_bit
0x0F6B       [1]    RXB0D5
0x0F6B       [0]    RB0D55_bit
0x0F6B       [0]    RB0D54_bit
0x0F6B       [0]    RB0D57_bit
0x0F6B       [0]    RB0D56_bit
0x0F6B       [0]    RB0D50_bit
0x0F6B       [0]    RB0D51_bit
0x0F6B       [0]    RB0D53_bit
0x0F6B       [0]    RB0D52_bit
0x0F6C       [0]    RB0D65_bit
0x0F6C       [0]    RB0D64_bit
0x0F6C       [0]    RB0D66_bit
0x0F6C       [1]    RXB0D6
0x0F6C       [0]    RB0D67_bit
0x0F6C       [0]    RB0D63_bit
0x0F6C       [0]    RB0D61_bit
0x0F6C       [0]    RB0D60_bit
0x0F6C       [0]    RB0D62_bit
0x0F6D       [0]    RB0D74_bit
0x0F6D       [0]    RB0D75_bit
0x0F6D       [0]    RB0D76_bit
0x0F6D       [1]    RXB0D7
0x0F6D       [0]    RB0D77_bit
0x0F6D       [0]    RB0D73_bit
0x0F6D       [0]    RB0D70_bit
0x0F6D       [0]    RB0D71_bit
0x0F6D       [0]    RB0D72_bit
0x0F6E       [0]    OPMODE0_bit
0x0F6E       [0]    OPMODE2_bit
0x0F6E       [1]    CANSTAT
0x0F6E       [0]    ICODE0_bit
0x0F6E       [0]    OPMODE1_bit
0x0F6E       [0]    ICODE2_bit
0x0F6E       [0]    ICODE1_bit
0x0F6F       [0]    ABAT_bit
0x0F6F       [1]    CANCON
0x0F6F       [0]    WIN1_bit
0x0F6F       [0]    WIN0_bit
0x0F6F       [0]    REQOP0_bit
0x0F6F       [0]    REQOP2_bit
0x0F6F       [0]    REQOP1_bit
0x0F6F       [0]    WIN2_bit
0x0F70       [1]    BRGCON1
0x0F70       [0]    SJW1_bit
0x0F70       [0]    BRP0_bit
0x0F70       [0]    BRP2_bit
0x0F70       [0]    BRP1_bit
0x0F70       [0]    BRP5_bit
0x0F70       [0]    SJW0_bit
0x0F70       [0]    BRP3_bit
0x0F70       [0]    BRP4_bit
0x0F71       [0]    SAM_bit
0x0F71       [1]    BRGCON2
0x0F71       [0]    SEG1PH0_bit
0x0F71       [0]    PRSEG1_bit
0x0F71       [0]    SEG2PHTS_bit
0x0F71       [0]    PRSEG2_bit
0x0F71       [0]    SEG1PH1_bit
0x0F71       [0]    PRSEG0_bit
0x0F71       [0]    SEG1PH2_bit
0x0F72       [1]    BRGCON3
0x0F72       [0]    WAKFIL_bit
0x0F72       [0]    SEG2PH1_bit
0x0F72       [0]    SEG2PH0_bit
0x0F72       [0]    SEG2PH2_bit
0x0F73       [1]    CIOCON
0x0F73       [0]    CANCAP_bit
0x0F73       [0]    ENDRHI_bit
0x0F74       [0]    TXWARN_bit
0x0F74       [0]    EWARN_bit
0x0F74       [0]    RXB0OVFL_bit
0x0F74       [0]    RXB1OVFL_bit
0x0F74       [0]    TXBO_bit
0x0F74       [0]    RXWARN_bit
0x0F74       [0]    RXBP_bit
0x0F74       [0]    TXBP_bit
0x0F74       [1]    COMSTAT
0x0F74       [0]    RX2OVFL_bit
0x0F74       [0]    RX1OVFL_bit
0x0F75       [0]    REC7_bit
0x0F75       [0]    REC4_bit
0x0F75       [0]    REC6_bit
0x0F75       [0]    REC1_bit
0x0F75       [0]    REC5_bit
0x0F75       [0]    REC2_bit
0x0F75       [0]    REC3_bit
0x0F75       [1]    RXERRCNT
0x0F75       [0]    REC0_bit
0x0F76       [0]    TEC3_bit
0x0F76       [0]    TEC7_bit
0x0F76       [0]    TEC0_bit
0x0F76       [0]    TEC1_bit
0x0F76       [0]    TEC5_bit
0x0F76       [1]    TXERRCNT
0x0F76       [0]    TEC6_bit
0x0F76       [0]    TEC4_bit
0x0F76       [0]    TEC2_bit
0x0F80       [0]    RA1_bit
0x0F80       [0]    RA3_bit
0x0F80       [0]    RA6_bit
0x0F80       [0]    RA2_bit
0x0F80       [1]    PORTA
0x0F80       [0]    RA0_bit
0x0F80       [0]    RA5_bit
0x0F80       [0]    RA4_bit
0x0F81       [0]    RB1_PORTB_bit
0x0F81       [0]    RB0_PORTB_bit
0x0F81       [0]    RB2_bit
0x0F81       [1]    PORTB
0x0F81       [0]    RB3_bit
0x0F81       [0]    RB7_bit
0x0F81       [0]    RB6_bit
0x0F81       [0]    RB5_bit
0x0F81       [0]    RB4_bit
0x0F82       [1]    PORTC
0x0F82       [0]    RC7_bit
0x0F82       [0]    RC0_bit
0x0F82       [0]    RC4_bit
0x0F82       [0]    RC3_bit
0x0F82       [0]    RC2_bit
0x0F82       [0]    RC6_bit
0x0F82       [0]    RC5_bit
0x0F82       [0]    RC1_bit
0x0F89       [0]    LATA4_bit
0x0F89       [0]    LATA3_bit
0x0F89       [0]    LATA6_bit
0x0F89       [0]    LATA5_bit
0x0F89       [0]    LATA2_bit
0x0F89       [1]    LATA
0x0F89       [0]    LATA0_bit
0x0F89       [0]    LATA1_bit
0x0F8A       [1]    LATB
0x0F8A       [0]    LATB5_bit
0x0F8A       [0]    LATB4_bit
0x0F8A       [0]    LATB7_bit
0x0F8A       [0]    LATB6_bit
0x0F8A       [0]    LATB0_bit
0x0F8A       [0]    LATB1_bit
0x0F8A       [0]    LATB3_bit
0x0F8A       [0]    LATB2_bit
0x0F8B       [1]    LATC
0x0F8B       [0]    LATC5_bit
0x0F8B       [0]    LATC4_bit
0x0F8B       [0]    LATC7_bit
0x0F8B       [0]    LATC6_bit
0x0F8B       [0]    LATC1_bit
0x0F8B       [0]    LATC0_bit
0x0F8B       [0]    LATC3_bit
0x0F8B       [0]    LATC2_bit
0x0F92       [0]    TRISA4_bit
0x0F92       [0]    TRISA3_bit
0x0F92       [0]    TRISA6_bit
0x0F92       [0]    TRISA5_bit
0x0F92       [0]    TRISA0_bit
0x0F92       [1]    TRISA
0x0F92       [0]    TRISA2_bit
0x0F92       [0]    TRISA1_bit
0x0F93       [0]    TRISB3_bit
0x0F93       [0]    TRISB4_bit
0x0F93       [0]    TRISB2_bit
0x0F93       [0]    TRISB0_bit
0x0F93       [0]    TRISB1_bit
0x0F93       [0]    TRISB7_bit
0x0F93       [1]    TRISB
0x0F93       [0]    TRISB5_bit
0x0F93       [0]    TRISB6_bit
0x0F94       [0]    TRISC6_bit
0x0F94       [0]    TRISC5_bit
0x0F94       [1]    TRISC
0x0F94       [0]    TRISC7_bit
0x0F94       [0]    TRISC4_bit
0x0F94       [0]    TRISC1_bit
0x0F94       [0]    TRISC0_bit
0x0F94       [0]    TRISC3_bit
0x0F94       [0]    TRISC2_bit
0x0F9D       [0]    RCIE_bit
0x0F9D       [0]    CCP1IE_bit
0x0F9D       [0]    SSPIE_bit
0x0F9D       [1]    PIE1
0x0F9D       [0]    TMR1IE_bit
0x0F9D       [0]    PSPIE_bit
0x0F9D       [0]    TMR2IE_bit
0x0F9D       [0]    TXIE_bit
0x0F9D       [0]    ADIE_bit
0x0F9E       [0]    TXIF_bit
0x0F9E       [0]    SSPIF_bit
0x0F9E       [1]    PIR1
0x0F9E       [0]    TMR1IF_bit
0x0F9E       [0]    RCIF_bit
0x0F9E       [0]    PSPIF_bit
0x0F9E       [0]    ADIF_bit
0x0F9E       [0]    CCP1IF_bit
0x0F9E       [0]    TMR2IF_bit
0x0F9F       [0]    CCP1IP_bit
0x0F9F       [0]    TMR1IP_bit
0x0F9F       [0]    RCIP_bit
0x0F9F       [0]    TMR2IP_bit
0x0F9F       [0]    ADIP_bit
0x0F9F       [1]    IPR1
0x0F9F       [0]    PSPIP_bit
0x0F9F       [0]    SSPIP_bit
0x0F9F       [0]    TXIP_bit
0x0FA0       [0]    EEIE_bit
0x0FA0       [1]    PIE2
0x0FA0       [0]    LVDIE_bit
0x0FA0       [0]    CMIE_bit
0x0FA0       [0]    ECCP1IE_bit
0x0FA0       [0]    BCLIE_bit
0x0FA0       [0]    TMR3IE_bit
0x0FA1       [0]    CMIF_bit
0x0FA1       [1]    PIR2
0x0FA1       [0]    EEIF_bit
0x0FA1       [0]    BCLIF_bit
0x0FA1       [0]    ECCP1IF_bit
0x0FA1       [0]    TMR3IF_bit
0x0FA1       [0]    LVDIF_bit
0x0FA2       [0]    LVDIP_bit
0x0FA2       [0]    ECCP1IP_bit
0x0FA2       [1]    IPR2
0x0FA2       [0]    BCLIP_bit
0x0FA2       [0]    EEIP_bit
0x0FA2       [0]    CMIP_bit
0x0FA2       [0]    TMR3IP_bit
0x0FA3       [0]    TXB2IE_bit
0x0FA3       [0]    IRXIE_bit
0x0FA3       [0]    TXB0IE_bit
0x0FA3       [0]    TXB1IE_bit
0x0FA3       [0]    RXB1IE_bit
0x0FA3       [1]    PIE3
0x0FA3       [0]    WAKIE_bit
0x0FA3       [0]    RXB0IE_bit
0x0FA3       [0]    ERRIE_bit
0x0FA4       [1]    PIR3
0x0FA4       [0]    RXB0IF_bit
0x0FA4       [0]    WAKIF_bit
0x0FA4       [0]    TXB1IF_bit
0x0FA4       [0]    RXB1IF_bit
0x0FA4       [0]    TXB2IF_bit
0x0FA4       [0]    ERRIF_bit
0x0FA4       [0]    IRXIF_bit
0x0FA4       [0]    TXB0IF_bit
0x0FA5       [0]    TXB2IP_bit
0x0FA5       [1]    IPR3
0x0FA5       [0]    IRXIP_bit
0x0FA5       [0]    ERRIP_bit
0x0FA5       [0]    WAKIP_bit
0x0FA5       [0]    RXB1IP_bit
0x0FA5       [0]    TXB1IP_bit
0x0FA5       [0]    TXB0IP_bit
0x0FA5       [0]    RXB0IP_bit
0x0FA6       [0]    CFGS_bit
0x0FA6       [1]    EECON1
0x0FA6       [0]    WRERR_bit
0x0FA6       [0]    WREN_bit
0x0FA6       [0]    WR_bit
0x0FA6       [0]    RD_bit
0x0FA6       [0]    EEFS_bit
0x0FA6       [0]    EEPGD_bit
0x0FA6       [0]    FREE_bit
0x0FA7       [1]    EECON2
0x0FA8       [1]    EEDATA
0x0FA9       [1]    EEADR
0x0FAB       [0]    ADDEN_bit
0x0FAB       [0]    FERR_bit
0x0FAB       [0]    RC9_bit
0x0FAB       [0]    RCD8_bit
0x0FAB       [0]    SREN_bit
0x0FAB       [0]    OERR_bit
0x0FAB       [0]    NOT_RC8_bit
0x0FAB       [0]    RC8_9_bit
0x0FAB       [0]    SPEN_bit
0x0FAB       [0]    RX9_bit
0x0FAB       [1]    RCSTA
0x0FAB       [0]    CREN_bit
0x0FAB       [0]    RX9D_bit
0x0FAC       [0]    CSRC_bit
0x0FAC       [0]    TXEN_bit
0x0FAC       [0]    TX9_bit
0x0FAC       [0]    TX8_9_bit
0x0FAC       [0]    TXD8_bit
0x0FAC       [0]    TX9D_bit
0x0FAC       [0]    NOT_TX8_bit
0x0FAC       [1]    TXSTA
0x0FAC       [0]    BRGH_bit
0x0FAC       [0]    SYNC_bit
0x0FAC       [0]    TRMT_bit
0x0FAD       [1]    TXREG
0x0FAE       [1]    RCREG
0x0FAF       [1]    SPBRG
0x0FB1       [0]    T3CCP1_bit
0x0FB1       [1]    T3CON
0x0FB1       [0]    T3INSYNC_bit
0x0FB1       [0]    T3CKPS1_bit
0x0FB1       [0]    T3ECCP1_bit
0x0FB1       [0]    T3CKPS0_bit
0x0FB1       [0]    RD16_T3CON_bit
0x0FB1       [0]    T3SYNC_bit
0x0FB1       [0]    NOT_T3SYNC_bit
0x0FB1       [0]    TMR3ON_bit
0x0FB1       [0]    TMR3CS_bit
0x0FB2       [1]    TMR3L
0x0FB3       [1]    TMR3H
0x0FB4       [0]    CM0_bit
0x0FB4       [0]    C1INV_bit
0x0FB4       [0]    C2OUT_bit
0x0FB4       [0]    CM1_bit
0x0FB4       [1]    CMCON
0x0FB4       [0]    CM2_bit
0x0FB4       [0]    C2INV_bit
0x0FB4       [0]    CIS_bit
0x0FB4       [0]    C1OUT_bit
0x0FB5       [0]    CVR3_bit
0x0FB5       [1]    CVRCON
0x0FB5       [0]    CVR2_bit
0x0FB5       [0]    CVRSS_bit
0x0FB5       [0]    CVRR_bit
0x0FB5       [0]    CVR0_bit
0x0FB5       [0]    CVR1_bit
0x0FB5       [0]    CVREN_bit
0x0FB5       [0]    CVROE_bit
0x0FB6       [0]    PSSBD0_bit
0x0FB6       [0]    ECCPAS1_bit
0x0FB6       [0]    ECCPAS2_bit
0x0FB6       [0]    PSSBD1_bit
0x0FB6       [0]    ECCPAS0_bit
0x0FB6       [0]    ECCPASE_bit
0x0FB6       [1]    ECCPAS
0x0FB6       [0]    PSSAC1_bit
0x0FB6       [0]    PSSAC0_bit
0x0FB7       [1]    ECCP1DEL
0x0FBA       [0]    ECCP1M1_bit
0x0FBA       [0]    ECCP1M2_bit
0x0FBA       [0]    ECCP1M0_bit
0x0FBA       [0]    EPWM1M1_bit
0x0FBA       [1]    ECCP1CON
0x0FBA       [0]    ECCP1M3_bit
0x0FBA       [0]    EDC2B1_bit
0x0FBA       [0]    EPWM1M0_bit
0x0FBA       [0]    EDC2B0_bit
0x0FBB       [1]    ECCPR1L
0x0FBC       [1]    ECCPR1H
0x0FBD       [1]    CCP1CON
0x0FBD       [0]    DC1B0_bit
0x0FBD       [0]    DC1B1_bit
0x0FBD       [0]    CCP1M3_bit
0x0FBD       [0]    CCP1X_bit
0x0FBD       [0]    CCP1Y_bit
0x0FBD       [0]    CCP1M0_bit
0x0FBD       [0]    CCP1M1_bit
0x0FBD       [0]    CCP1M2_bit
0x0FBE       [1]    CCPR1L
0x0FBE       [2]    CCPR1
0x0FBF       [1]    CCPR1H
0x0FC1       [0]    ADCS2_bit
0x0FC1       [1]    ADCON1
0x0FC1       [0]    PCFG2_bit
0x0FC1       [0]    PCFG0_bit
0x0FC1       [0]    PCFG1_bit
0x0FC1       [0]    ADFM_bit
0x0FC1       [0]    PCFG3_bit
0x0FC2       [0]    ADCS0_bit
0x0FC2       [0]    ADON_bit
0x0FC2       [0]    ADCS1_bit
0x0FC2       [0]    GO_bit
0x0FC2       [0]    GO_DONE_bit
0x0FC2       [0]    NOT_DONE_bit
0x0FC2       [0]    CHS0_bit
0x0FC2       [0]    CHS1_bit
0x0FC2       [0]    DONE_bit
0x0FC2       [0]    CHS2_bit
0x0FC2       [1]    ADCON0
0x0FC3       [2]    ADRES
0x0FC3       [1]    ADRESL
0x0FC4       [1]    ADRESH
0x0FC5       [0]    ACKEN_bit
0x0FC5       [0]    SEN_bit
0x0FC5       [0]    ACKSTAT_bit
0x0FC5       [1]    SSPCON2
0x0FC5       [0]    RCEN_bit
0x0FC5       [0]    GCEN_bit
0x0FC5       [0]    RSEN_bit
0x0FC5       [0]    PEN_bit
0x0FC5       [0]    ACKDT_bit
0x0FC6       [1]    SSPCON1
0x0FC6       [0]    SSPM1_bit
0x0FC6       [0]    SSPEN_bit
0x0FC6       [0]    SSPM0_bit
0x0FC6       [0]    SSPM2_bit
0x0FC6       [0]    SSPOV_bit
0x0FC6       [0]    WCOL_bit
0x0FC6       [0]    CKP_bit
0x0FC6       [0]    SSPM3_bit
0x0FC7       [0]    UA_bit
0x0FC7       [1]    SSPSTAT
0x0FC7       [0]    S_bit
0x0FC7       [0]    SMP_bit
0x0FC7       [0]    D_A_bit
0x0FC7       [0]    CKE_bit
0x0FC7       [0]    I2C_STOP__bit
0x0FC7       [0]    I2C_DAT_bit
0x0FC7       [0]    BF_bit
0x0FC7       [0]    I2C_START__bit
0x0FC7       [0]    I2C_READ_bit
0x0FC7       [0]    D_bit
0x0FC7       [0]    NOT_W_bit
0x0FC7       [0]    R_bit
0x0FC7       [0]    P_bit
0x0FC7       [0]    NOT_WRITE_bit
0x0FC7       [0]    R_W_bit
0x0FC7       [0]    DATA_ADDRESS_bit
0x0FC7       [0]    NOT_A_bit
0x0FC7       [0]    NOT_ADDRESS_bit
0x0FC7       [0]    READ_WRITE_bit
0x0FC8       [1]    SSPADD
0x0FC9       [1]    SSPBUF
0x0FCA       [0]    TOUTPS3_bit
0x0FCA       [0]    TOUTPS0_bit
0x0FCA       [0]    T2CKPS0_bit
0x0FCA       [0]    T2CKPS1_bit
0x0FCA       [0]    TOUTPS2_bit
0x0FCA       [0]    TOUTPS1_bit
0x0FCA       [0]    TMR2ON_bit
0x0FCA       [1]    T2CON
0x0FCB       [1]    PR2
0x0FCC       [1]    TMR2
0x0FCD       [0]    T1CKPS1_bit
0x0FCD       [0]    T1OSCEN_bit
0x0FCD       [0]    TMR1ON_bit
0x0FCD       [0]    TMR1CS_bit
0x0FCD       [0]    NOT_T1SYNC_bit
0x0FCD       [0]    T1INSYNC_bit
0x0FCD       [1]    T1CON
0x0FCD       [0]    RD16_bit
0x0FCD       [0]    T1SYNC_bit
0x0FCD       [0]    T1CKPS0_bit
0x0FCE       [1]    TMR1L
0x0FCF       [1]    TMR1H
0x0FD0       [0]    NOT_POR_bit
0x0FD0       [0]    NOT_RI_bit
0x0FD0       [0]    TO__bit
0x0FD0       [0]    NOT_TO_bit
0x0FD0       [0]    NOT_BOR_bit
0x0FD0       [0]    NOT_PD_bit
0x0FD0       [0]    PD_bit
0x0FD0       [0]    IPEN_bit
0x0FD0       [0]    BOR_bit
0x0FD0       [1]    RCON
0x0FD0       [0]    POR_bit
0x0FD0       [0]    RI_bit
0x0FD1       [0]    SWDTE_bit
0x0FD1       [0]    SWDTEN_bit
0x0FD1       [1]    WDTCON
0x0FD2       [0]    IVRST_bit
0x0FD2       [1]    LVDCON
0x0FD2       [0]    LVDL3_bit
0x0FD2       [0]    LVDL1_bit
0x0FD2       [0]    LVDL2_bit
0x0FD2       [0]    LVDL0_bit
0x0FD2       [0]    LVDEN_bit
0x0FD3       [1]    OSCCON
0x0FD3       [0]    SCS_bit
0x0FD5       [1]    T0CON
0x0FD5       [0]    PSA_bit
0x0FD5       [0]    T0PS2_bit
0x0FD5       [0]    T0CS_bit
0x0FD5       [0]    T0PS0_bit
0x0FD5       [0]    TMR0ON_bit
0x0FD5       [0]    T0SE_bit
0x0FD5       [0]    T08BIT_bit
0x0FD5       [0]    T0PS1_bit
0x0FD6       [1]    TMR0L
0x0FD7       [1]    TMR0H
0x0FD8       [0]    Z_bit
0x0FD8       [0]    C_bit
0x0FD8       [0]    OV_bit
0x0FD8       [0]    N_bit
0x0FD8       [0]    DC_bit
0x0FD8       [1]    STATUS
0x0FD9       [2]    FSR2
0x0FD9       [1]    FSR2L
0x0FD9       [2]    FSR2PTR
0x0FDA       [1]    FSR2H
0x0FDB       [1]    PLUSW2
0x0FDC       [1]    PREINC2
0x0FDD       [1]    POSTDEC2
0x0FDE       [1]    POSTINC2
0x0FDF       [1]    INDF2
0x0FE0       [1]    BSR
0x0FE1       [2]    FSR1
0x0FE1       [2]    FSR1PTR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE3       [1]    PLUSW1
0x0FE4       [1]    PREINC1
0x0FE5       [1]    POSTDEC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [2]    FSR0
0x0FE9       [2]    FSR0PTR
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEB       [1]    PLUSW0
0x0FEC       [1]    PREINC0
0x0FED       [1]    POSTDEC0
0x0FEE       [1]    POSTINC0
0x0FEF       [1]    INDF0
0x0FF0       [0]    INT2F_bit
0x0FF0       [0]    INT2E_bit
0x0FF0       [0]    INT2P_bit
0x0FF0       [0]    INT2IP_bit
0x0FF0       [0]    INT2IF_bit
0x0FF0       [0]    INT2IE_bit
0x0FF0       [0]    INT1F_bit
0x0FF0       [0]    INT1E_bit
0x0FF0       [1]    INTCON3
0x0FF0       [0]    INT1IE_bit
0x0FF0       [0]    INT1P_bit
0x0FF0       [0]    INT1IP_bit
0x0FF0       [0]    INT1IF_bit
0x0FF1       [0]    TMR0IP_bit
0x0FF1       [0]    T0IP_bit
0x0FF1       [0]    RBPU_bit
0x0FF1       [0]    NOT_RBPU_bit
0x0FF1       [0]    RBIP_bit
0x0FF1       [1]    INTCON2
0x0FF1       [0]    INTEDG2_bit
0x0FF1       [0]    INTEDG1_bit
0x0FF1       [0]    INTEDG0_bit
0x0FF2       [1]    INTCON
0x0FF2       [0]    INT0IF_bit
0x0FF2       [0]    INT0IE_bit
0x0FF2       [0]    GIEH_bit
0x0FF2       [0]    GIEL_bit
0x0FF2       [0]    GIE_bit
0x0FF2       [0]    INT0F_bit
0x0FF2       [0]    INT0E_bit
0x0FF2       [0]    T0IE_bit
0x0FF2       [0]    TMR0IE_bit
0x0FF2       [0]    T0IF_bit
0x0FF2       [1]    INTCON1
0x0FF2       [0]    PEIE_bit
0x0FF2       [0]    RBIE_bit
0x0FF2       [0]    RBIF_bit
0x0FF2       [0]    TMR0IF_bit
0x0FF3       [1]    PRODL
0x0FF3       [2]    PROD
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [3]    TBLPTR
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [0]    ACSS_bit
0x0FF8       [0]    TBLPTRU4_bit
0x0FF8       [1]    TBLPTRU
0x0FF8       [0]    TBLPTRU0_bit
0x0FF8       [0]    TBLPTRU1_bit
0x0FF8       [0]    TBLPTRU3_bit
0x0FF8       [0]    TBLPTRU2_bit
0x0FF9       [1]    PCL
0x0FFA       [1]    PCLATH
0x0FFB       [0]    PCU3_bit
0x0FFB       [0]    PCU4_bit
0x0FFB       [1]    PCLATU
0x0FFB       [0]    PCU0_bit
0x0FFB       [0]    PCU1_bit
0x0FFB       [0]    PCU2_bit
0x0FFC       [0]    SP3_bit
0x0FFC       [0]    SP4_bit
0x0FFC       [0]    SP2_bit
0x0FFC       [1]    STKPTR
0x0FFC       [0]    SP1_bit
0x0FFC       [0]    STKUNF_bit
0x0FFC       [0]    SP0_bit
0x0FFC       [0]    STKFUL_bit
0x0FFD       [1]    TOSL
0x0FFE       [1]    TOSH
0x0FFF       [1]    TOSU
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x05FE     [154]    _labrique2
0x0698     [154]    _sti
0x0732     [154]    _formation
0x07CC     [154]    _lyce_2
0x0866     [154]    _polyval_2
0x0900     [154]    _thionv
0x099A     [130]    _P_lyce
0x0A1C     [130]    _p_brique
0x0A9E      [65]    _P_lyce2
0x0ADF      [65]    _p_brique2
//** Label List: ** 
//----------------------------------------------
  L_end__aff_base2
  L__aff_base21
  L__aff_base22
  L__aff_base23
  L__aff_base24
  L__aff_base25
  L__aff_base26
  L__aff_base27
  L__aff_base28
  L__aff_base29
  L__aff_base210
  L__aff_base211
  L__aff_base212
  L__aff_base213
  L__aff_base214
  L_end__aff_base3
  L__aff_base316
  L__aff_base317
  L__aff_base318
  L__aff_base319
  L__aff_base320
  L__aff_base321
  L__aff_base322
  L__aff_base323
  L__aff_base324
  L__aff_base325
  L__aff_base326
  L__aff_base327
  L__aff_base328
  L__aff_base329
  L_end__aff_base_anim2
  L__aff_base_anim231
  L__aff_base_anim232
  L__aff_base_anim233
  L__aff_base_anim234
  L__aff_base_anim235
  L__aff_base_anim236
  L__aff_base_anim237
  L__aff_base_anim238
  L__aff_base_anim239
  L__aff_base_anim240
  L__aff_base_anim241
  L__aff_base_anim242
  L__aff_base_anim243
  L__aff_base_anim244
  L__aff_base_anim245
  L__aff_base_anim246
  L__aff_base_anim247
  L_end__aff_base_anim3
  L__aff_base_anim349
  L__aff_base_anim350
  L__aff_base_anim351
  L__aff_base_anim352
  L__aff_base_anim353
  L__aff_base_anim354
  L__aff_base_anim355
  L__aff_base_anim356
  L__aff_base_anim357
  L__aff_base_anim358
  L__aff_base_anim359
  L__aff_base_anim360
  L__aff_base_anim361
  L__aff_base_anim362
  L__aff_base_anim363
  L__aff_base_anim364
  L__aff_base_anim365
  L_end__rotate_2
  L__rotate_267
  L__rotate_268
  L__rotate_269
  L__rotate_270
  L__rotate_271
  L__rotate_272
  L__rotate_273
  L__rotate_274
  L__rotate_275
  L__rotate_276
  L__rotate_277
  L__rotate_278
  L__rotate_279
  L__rotate_280
  L__rotate_281
  L__rotate_282
  L__rotate_283
  L__rotate_284
  L__rotate_285
  L__rotate_286
  L__rotate_287
  L__rotate_288
  L__rotate_289
  L__rotate_290
  L__rotate_291
  L__rotate_292
  L__rotate_293
  L__rotate_294
  L__rotate_295
  L__rotate_296
  L__rotate_297
  L_end__anim_horz
  L__anim_horz99
  L__anim_horz100
  L__anim_horz101
  L__anim_horz102
  L__anim_horz103
  L__anim_horz104
  L__anim_horz105
  L__anim_horz106
  L__anim_horz107
  L__anim_horz108
  L__anim_horz109
  L__anim_horz110
  L__anim_horz111
  L__anim_horz112
  L__anim_horz113
  L__anim_horz114
  L__anim_horz115
  L__anim_horz116
  L__anim_horz117
  L__anim_horz118
  L__anim_horz119
  L__anim_horz120
  L__anim_horz121
  L__anim_horz122
  L__anim_horz123
  L__anim_horz124
  L__anim_horz125
  L__anim_horz126
  L_end__aff_base4
  L__aff_base4128
  L__aff_base4129
  L__aff_base4130
  L__aff_base4131
  L__aff_base4132
  L__aff_base4133
  L__aff_base4134
  L__aff_base4135
  L__aff_base4136
  L__aff_base4137
  L__aff_base4138
  L_end__aff_base5
  L__aff_base5140
  L__aff_base5141
  L__aff_base5142
  L__aff_base5143
  L__aff_base5144
  L__aff_base5145
  L__aff_base5146
  L__aff_base5147
  L__aff_base5148
  L__aff_base5149
  L__aff_base5150
  L_end__aff_base6
  L__aff_base6152
  L__aff_base6153
  L__aff_base6154
  L__aff_base6155
  L__aff_base6156
  L__aff_base6157
  L__aff_base6158
  L__aff_base6159
  L__aff_base6160
  L__aff_base6161
  L__aff_base6162
  L__aff_base6163
  L__aff_base6164
  L__aff_base6165
  L_end__aff_base7
  L__aff_base7167
  L__aff_base7168
  L__aff_base7169
  L__aff_base7170
  L__aff_base7171
  L__aff_base7172
  L__aff_base7173
  L__aff_base7174
  L__aff_base7175
  L__aff_base7176
  L__aff_base7177
  L_end__main
  L__main179
  L__main180
  L__main181
  L__main182
  L__main183
  _aff_base2
  L__aff_base2184
  _aff_base3
  L__aff_base3185
  _aff_base_anim2
  L__aff_base_anim2186
  _aff_base_anim3
  L__aff_base_anim3187
  _rotate_2
  L__rotate_2188
  L__rotate_2189
  _anim_horz
  L__anim_horz190
  L__anim_horz191
  _aff_base4
  L__aff_base4192
  _aff_base5
  L__aff_base5193
  _aff_base6
  L__aff_base6194
  _aff_base7
  L__aff_base7195
  _main
  L_end__Get_Fosc_kHz
  L_end__Delay_1us
  L__Delay_1us2
  L_end__Delay_10us
  L__Delay_10us4
  L_end__Delay_22us
  L__Delay_22us6
  L_end__Delay_50us
  L__Delay_50us8
  L_end__Delay_80us
  L__Delay_80us10
  L_end__Delay_500us
  L__Delay_500us12
  L_end__Delay_5500us
  L__Delay_5500us14
  L_end__Delay_1ms
  L__Delay_1ms16
  L_end__Delay_5ms
  L__Delay_5ms18
  L_end__Delay_8ms
  L__Delay_8ms20
  L_end__Delay_10ms
  L__Delay_10ms22
  L_end__Delay_100ms
  L__Delay_100ms24
  L_end__Delay_1sec
  L__Delay_1sec26
  L_end__Delay_Cyc
  L__Delay_Cyc28
  L__Delay_Cyc29
  L__Delay_Cyc30
  L__Delay_Cyc31
  L__Delay_Cyc32
  L_end__VDelay_ms
  L__VDelay_ms34
  L__VDelay_ms35
  L__VDelay_ms36
  L__VDelay_ms37
  L__VDelay_ms38
  L__VDelay_ms39
  L__VDelay_ms40
  L__VDelay_ms41
  L_end__VDelay_Advanced_ms
  L__VDelay_Advanced_ms43
  L__VDelay_Advanced_ms44
  L__VDelay_Advanced_ms45
  L__VDelay_Advanced_ms46
  L__VDelay_Advanced_ms47
  L__VDelay_Advanced_ms48
  L__VDelay_Advanced_ms49
  L__VDelay_Advanced_ms50
  _Get_Fosc_kHz
  _Delay_1us
  _Delay_10us
  _Delay_22us
  _Delay_50us
  _Delay_80us
  _Delay_500us
  _Delay_5500us
  _Delay_1ms
  _Delay_5ms
  _Delay_8ms
  _Delay_10ms
  _Delay_100ms
  _Delay_1sec
  _Delay_Cyc
  _VDelay_ms
  L__VDelay_ms51
  L__VDelay_ms52
  L__VDelay_ms53
  L__VDelay_ms54
  _VDelay_Advanced_ms
  L__VDelay_Advanced_ms55
  L__VDelay_Advanced_ms56
  L__VDelay_Advanced_ms57
  L__VDelay_Advanced_ms58
