{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1501002909277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501002909322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 25 13:15:09 2017 " "Processing started: Tue Jul 25 13:15:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501002909322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501002909322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501002909324 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1501002910224 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1501002910224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kevin/Dropbox/CSCB58-Final-Project/PS2/PS2_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kevin/Dropbox/CSCB58-Final-Project/PS2/PS2_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "../PS2/PS2_Controller.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/PS2/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002931593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501002931593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kevin/Dropbox/CSCB58-Final-Project/PS2/Altera_UP_PS2_Data_In.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kevin/Dropbox/CSCB58-Final-Project/PS2/Altera_UP_PS2_Data_In.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "../PS2/Altera_UP_PS2_Data_In.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/PS2/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002931598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501002931598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kevin/Dropbox/CSCB58-Final-Project/PS2/Altera_UP_PS2_Command_Out.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kevin/Dropbox/CSCB58-Final-Project/PS2/Altera_UP_PS2_Command_Out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "../PS2/Altera_UP_PS2_Command_Out.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/PS2/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002931599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501002931599 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "graphics.v(67) " "Verilog HDL information at graphics.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1501002931602 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "graphics.v(593) " "Verilog HDL Event Control warning at graphics.v(593): Event Control contains a complex event expression" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 593 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1501002931603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog FIles/graphics.v 10 10 " "Found 10 design units, including 10 entities, in source file Verilog FIles/graphics.v" { { "Info" "ISGN_ENTITY_NAME" "1 graphics " "Found entity 1: graphics" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002931605 ""} { "Info" "ISGN_ENTITY_NAME" "2 hdrawblock " "Found entity 2: hdrawblock" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002931605 ""} { "Info" "ISGN_ENTITY_NAME" "3 vdrawblock " "Found entity 3: vdrawblock" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002931605 ""} { "Info" "ISGN_ENTITY_NAME" "4 drawsquare " "Found entity 4: drawsquare" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002931605 ""} { "Info" "ISGN_ENTITY_NAME" "5 clearscreen " "Found entity 5: clearscreen" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002931605 ""} { "Info" "ISGN_ENTITY_NAME" "6 ball " "Found entity 6: ball" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002931605 ""} { "Info" "ISGN_ENTITY_NAME" "7 ballcolour " "Found entity 7: ballcolour" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002931605 ""} { "Info" "ISGN_ENTITY_NAME" "8 drawball " "Found entity 8: drawball" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 552 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002931605 ""} { "Info" "ISGN_ENTITY_NAME" "9 drawhblock " "Found entity 9: drawhblock" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 706 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002931605 ""} { "Info" "ISGN_ENTITY_NAME" "10 drawvblock " "Found entity 10: drawvblock" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 843 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002931605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501002931605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog FIles/endgame.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog FIles/endgame.v" { { "Info" "ISGN_ENTITY_NAME" "1 endgamemux " "Found entity 1: endgamemux" {  } { { "Verilog FIles/endgame.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/endgame.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002931614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501002931614 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(38) " "Verilog HDL information at counter.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog FIles/counter.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/counter.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1501002931616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog FIles/counter.v 3 3 " "Found 3 design units, including 3 entities, in source file Verilog FIles/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterhz " "Found entity 1: counterhz" {  } { { "Verilog FIles/counter.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/counter.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002931617 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "Verilog FIles/counter.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/counter.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002931617 ""} { "Info" "ISGN_ENTITY_NAME" "3 ratedivider " "Found entity 3: ratedivider" {  } { { "Verilog FIles/counter.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/counter.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002931617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501002931617 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "ballpos collision2.v(10) " "Verilog Module Declaration warning at collision2.v(10): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"ballpos\"" {  } { { "Verilog FIles/collision2.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/collision2.v" 10 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002931618 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "collision2.v(94) " "Verilog HDL information at collision2.v(94): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog FIles/collision2.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/collision2.v" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1501002931621 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "ballcollisions collision2.v(72) " "Verilog Module Declaration warning at collision2.v(72): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"ballcollisions\"" {  } { { "Verilog FIles/collision2.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/collision2.v" 72 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002931621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog FIles/collision2.v 2 2 " "Found 2 design units, including 2 entities, in source file Verilog FIles/collision2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ballpos " "Found entity 1: ballpos" {  } { { "Verilog FIles/collision2.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/collision2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002931621 ""} { "Info" "ISGN_ENTITY_NAME" "2 ballcollisions " "Found entity 2: ballcollisions" {  } { { "Verilog FIles/collision2.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/collision2.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002931621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501002931621 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "block.v(111) " "Verilog HDL information at block.v(111): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog FIles/block.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/block.v" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1501002931623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog FIles/block.v 2 2 " "Found 2 design units, including 2 entities, in source file Verilog FIles/block.v" { { "Info" "ISGN_ENTITY_NAME" "1 chooseblock " "Found entity 1: chooseblock" {  } { { "Verilog FIles/block.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002931623 ""} { "Info" "ISGN_ENTITY_NAME" "2 moveblock " "Found entity 2: moveblock" {  } { { "Verilog FIles/block.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/block.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002931623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501002931623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 project.v(34) " "Verilog HDL Declaration information at project.v(34): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501002931624 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 project.v(35) " "Verilog HDL Declaration information at project.v(35): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501002931625 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 project.v(36) " "Verilog HDL Declaration information at project.v(36): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501002931628 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 project.v(37) " "Verilog HDL Declaration information at project.v(37): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501002931630 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(293) " "Verilog HDL information at project.v(293): always construct contains both blocking and non-blocking assignments" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 293 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1501002931633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 4 4 " "Found 4 design units, including 4 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectVGA " "Found entity 1: projectVGA" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002931635 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath " "Found entity 2: datapath" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002931635 ""} { "Info" "ISGN_ENTITY_NAME" "3 control " "Found entity 3: control" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 491 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002931635 ""} { "Info" "ISGN_ENTITY_NAME" "4 hex_decoder " "Found entity 4: hex_decoder" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002931635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501002931635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kevin/Dropbox/CSCB58-Final-Project/VGA/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kevin/Dropbox/CSCB58-Final-Project/VGA/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "../VGA/vga_adapter/vga_pll.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/VGA/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002931638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501002931638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kevin/Dropbox/CSCB58-Final-Project/VGA/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kevin/Dropbox/CSCB58-Final-Project/VGA/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../VGA/vga_adapter/vga_controller.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/VGA/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002931641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501002931641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kevin/Dropbox/CSCB58-Final-Project/VGA/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kevin/Dropbox/CSCB58-Final-Project/VGA/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "../VGA/vga_adapter/vga_address_translator.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/VGA/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002931642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501002931642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kevin/Dropbox/CSCB58-Final-Project/VGA/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kevin/Dropbox/CSCB58-Final-Project/VGA/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "../VGA/vga_adapter/vga_adapter.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/VGA/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002931645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501002931645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "obb graphics.v(257) " "Verilog HDL Implicit Net warning at graphics.v(257): created implicit net for \"obb\"" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 257 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002931646 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "out packed endgame.v(10) " "Verilog HDL Port Declaration warning at endgame.v(10): port declaration for \"out\" declares packed dimensions but the data type declaration does not" {  } { { "Verilog FIles/endgame.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/endgame.v" 10 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1501002931674 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out endgame.v(9) " "HDL info at endgame.v(9): see declaration for object \"out\"" {  } { { "Verilog FIles/endgame.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/endgame.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002931675 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projectVGA " "Elaborating entity \"projectVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1501002931968 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR project.v(40) " "Output port \"LEDR\" at project.v(40) has no driver" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501002931989 "|projectVGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "project.v" "VGA" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002932053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "../VGA/vga_adapter/vga_adapter.v" "user_input_translator" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/VGA/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002932067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "../VGA/vga_adapter/vga_adapter.v" "VideoMemory" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/VGA/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002932234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "../VGA/vga_adapter/vga_adapter.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/VGA/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002932246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501002932249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501002932249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501002932249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501002932249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501002932249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501002932249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501002932249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501002932249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501002932249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501002932249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501002932249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501002932249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501002932249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501002932249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE background.mif " "Parameter \"INIT_FILE\" = \"background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501002932249 ""}  } { { "../VGA/vga_adapter/vga_adapter.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/VGA/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501002932249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9hg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9hg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9hg1 " "Found entity 1: altsyncram_9hg1" {  } { { "db/altsyncram_9hg1.tdf" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/db/altsyncram_9hg1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002932347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501002932347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9hg1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated " "Elaborating entity \"altsyncram_9hg1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/kevin/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002932347 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "19200 19200 19200 10 " "19200 out of 19200 addresses are reinitialized. The latest initialized data will replace the existing data. There are 19200 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19040 " "Memory Initialization File address 19040 is reinitialized" {  } { { "" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1501002932608 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19041 " "Memory Initialization File address 19041 is reinitialized" {  } { { "" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1501002932608 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19042 " "Memory Initialization File address 19042 is reinitialized" {  } { { "" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1501002932608 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19043 " "Memory Initialization File address 19043 is reinitialized" {  } { { "" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1501002932608 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19044 " "Memory Initialization File address 19044 is reinitialized" {  } { { "" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1501002932608 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19045 " "Memory Initialization File address 19045 is reinitialized" {  } { { "" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1501002932608 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19046 " "Memory Initialization File address 19046 is reinitialized" {  } { { "" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1501002932608 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19047 " "Memory Initialization File address 19047 is reinitialized" {  } { { "" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1501002932608 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19048 " "Memory Initialization File address 19048 is reinitialized" {  } { { "" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1501002932608 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19049 " "Memory Initialization File address 19049 is reinitialized" {  } { { "" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1501002932608 ""}  } { { "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/background.mif" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/background.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1501002932608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/db/decode_lsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002932850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501002932850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_9hg1.tdf" "decode2" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/db/altsyncram_9hg1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002932852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/db/decode_e8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002932979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501002932979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_9hg1.tdf" "rden_decode_b" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/db/altsyncram_9hg1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002932981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/db/mux_0nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501002933044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501002933044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0nb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|mux_0nb:mux3 " "Elaborating entity \"mux_0nb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|mux_0nb:mux3\"" {  } { { "db/altsyncram_9hg1.tdf" "mux3" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/db/altsyncram_9hg1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002933049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "../VGA/vga_adapter/vga_adapter.v" "mypll" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/VGA/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002933052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "../VGA/vga_adapter/vga_pll.v" "altpll_component" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/VGA/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002933204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "../VGA/vga_adapter/vga_pll.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/VGA/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002933291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501002933296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501002933296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501002933296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501002933296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501002933296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501002933296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501002933296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501002933296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501002933296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501002933296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501002933296 ""}  } { { "../VGA/vga_adapter/vga_pll.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/VGA/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501002933296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "../VGA/vga_adapter/vga_adapter.v" "controller" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/VGA/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002933307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d0\"" {  } { { "project.v" "d0" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002933346 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project.v(377) " "Verilog HDL assignment warning at project.v(377): truncated value with size 32 to match size of target (4)" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501002933357 "|projectVGA|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project.v(379) " "Verilog HDL assignment warning at project.v(379): truncated value with size 32 to match size of target (4)" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501002933357 "|projectVGA|datapath:d0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "stateleds project.v(262) " "Output port \"stateleds\" at project.v(262) has no driver" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 262 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501002933364 "|projectVGA|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterhz datapath:d0\|counterhz:numblockscounter " "Elaborating entity \"counterhz\" for hierarchy \"datapath:d0\|counterhz:numblockscounter\"" {  } { { "project.v" "numblockscounter" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002933467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ratedivider datapath:d0\|counterhz:numblockscounter\|ratedivider:clock50hz " "Elaborating entity \"ratedivider\" for hierarchy \"datapath:d0\|counterhz:numblockscounter\|ratedivider:clock50hz\"" {  } { { "Verilog FIles/counter.v" "clock50hz" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/counter.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002933514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter datapath:d0\|counterhz:numblockscounter\|counter:modifiedcounter " "Elaborating entity \"counter\" for hierarchy \"datapath:d0\|counterhz:numblockscounter\|counter:modifiedcounter\"" {  } { { "Verilog FIles/counter.v" "modifiedcounter" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/counter.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002933548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphics datapath:d0\|graphics:display " "Elaborating entity \"graphics\" for hierarchy \"datapath:d0\|graphics:display\"" {  } { { "project.v" "display" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002933561 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "draw graphics.v(55) " "Verilog HDL or VHDL warning at graphics.v(55): object \"draw\" assigned a value but never read" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501002933566 "|projectVGA|datapath:d0|graphics:display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "xout\[11\] graphics.v(18) " "Output port \"xout\[11\]\" at graphics.v(18) has no driver" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501002933583 "|projectVGA|datapath:d0|graphics:display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "blockout graphics.v(22) " "Output port \"blockout\" at graphics.v(22) has no driver" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501002933592 "|projectVGA|datapath:d0|graphics:display"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oob graphics.v(17) " "Output port \"oob\" at graphics.v(17) has no driver" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501002933592 "|projectVGA|datapath:d0|graphics:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawsquare datapath:d0\|graphics:display\|drawsquare:redstate " "Elaborating entity \"drawsquare\" for hierarchy \"datapath:d0\|graphics:display\|drawsquare:redstate\"" {  } { { "Verilog FIles/graphics.v" "redstate" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002933651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawvblock datapath:d0\|graphics:display\|drawvblock:vblock " "Elaborating entity \"drawvblock\" for hierarchy \"datapath:d0\|graphics:display\|drawvblock:vblock\"" {  } { { "Verilog FIles/graphics.v" "vblock" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002933698 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkenable graphics.v(869) " "Verilog HDL or VHDL warning at graphics.v(869): object \"clkenable\" assigned a value but never read" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 869 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501002933713 "|projectVGA|datapath:d0|graphics:display|drawvblock:vblock"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "blockout graphics.v(872) " "Verilog HDL warning at graphics.v(872): initial value for variable blockout should be constant" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 872 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1501002933714 "|projectVGA|datapath:d0|graphics:display|drawvblock:vblock"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "blockout\[0\] graphics.v(861) " "Output port \"blockout\[0\]\" at graphics.v(861) has no driver" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 861 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501002933733 "|projectVGA|datapath:d0|graphics:display|drawvblock:vblock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vdrawblock datapath:d0\|graphics:display\|drawvblock:vblock\|vdrawblock:vblock " "Elaborating entity \"vdrawblock\" for hierarchy \"datapath:d0\|graphics:display\|drawvblock:vblock\|vdrawblock:vblock\"" {  } { { "Verilog FIles/graphics.v" "vblock" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002933852 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "colour_in graphics.v(333) " "Verilog HDL or VHDL warning at graphics.v(333): object \"colour_in\" assigned a value but never read" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 333 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501002933855 "|projectVGA|datapath:d0|graphics:display|drawvblock:vblock|vdrawblock:vblock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawhblock datapath:d0\|graphics:display\|drawhblock:hblock " "Elaborating entity \"drawhblock\" for hierarchy \"datapath:d0\|graphics:display\|drawhblock:hblock\"" {  } { { "Verilog FIles/graphics.v" "hblock" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002933915 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkenable graphics.v(733) " "Verilog HDL or VHDL warning at graphics.v(733): object \"clkenable\" assigned a value but never read" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 733 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501002933935 "|projectVGA|datapath:d0|graphics:display|drawhblock:hblock"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "blockout graphics.v(736) " "Verilog HDL warning at graphics.v(736): initial value for variable blockout should be constant" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 736 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1501002933936 "|projectVGA|datapath:d0|graphics:display|drawhblock:hblock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdrawblock datapath:d0\|graphics:display\|drawhblock:hblock\|hdrawblock:hblock " "Elaborating entity \"hdrawblock\" for hierarchy \"datapath:d0\|graphics:display\|drawhblock:hblock\|hdrawblock:hblock\"" {  } { { "Verilog FIles/graphics.v" "hblock" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002934083 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "colour_in graphics.v(284) " "Verilog HDL or VHDL warning at graphics.v(284): object \"colour_in\" assigned a value but never read" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501002934090 "|projectVGA|datapath:d0|graphics:display|drawhblock:hblock|hdrawblock:hblock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawball datapath:d0\|graphics:display\|drawball:whiteball " "Elaborating entity \"drawball\" for hierarchy \"datapath:d0\|graphics:display\|drawball:whiteball\"" {  } { { "Verilog FIles/graphics.v" "whiteball" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002934165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ballpos datapath:d0\|graphics:display\|drawball:whiteball\|ballpos:ballpos " "Elaborating entity \"ballpos\" for hierarchy \"datapath:d0\|graphics:display\|drawball:whiteball\|ballpos:ballpos\"" {  } { { "Verilog FIles/graphics.v" "ballpos" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002934275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ballcollisions datapath:d0\|graphics:display\|drawball:whiteball\|ballcollisions:collide " "Elaborating entity \"ballcollisions\" for hierarchy \"datapath:d0\|graphics:display\|drawball:whiteball\|ballcollisions:collide\"" {  } { { "Verilog FIles/graphics.v" "collide" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002934288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller datapath:d0\|PS2_Controller:PS2C " "Elaborating entity \"PS2_Controller\" for hierarchy \"datapath:d0\|PS2_Controller:PS2C\"" {  } { { "project.v" "PS2C" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002934410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In datapath:d0\|PS2_Controller:PS2C\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"datapath:d0\|PS2_Controller:PS2C\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "../PS2/PS2_Controller.v" "PS2_Data_In" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/PS2/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002934441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out datapath:d0\|PS2_Controller:PS2C\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"datapath:d0\|PS2_Controller:PS2C\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "../PS2/PS2_Controller.v" "PS2_Command_Out" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/PS2/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002934457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c0 " "Elaborating entity \"control\" for hierarchy \"control:c0\"" {  } { { "project.v" "c0" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002934546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:hex0 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:hex0\"" {  } { { "project.v" "hex0" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002934701 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "25 " "25 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1501002940172 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:d0\|PS2_Controller:PS2C\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|PS2_CLK PS2_CLK " "Removed fan-out from the always-disabled I/O buffer \"datapath:d0\|PS2_Controller:PS2C\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|PS2_CLK\" to the node \"PS2_CLK\"" {  } { { "../PS2/Altera_UP_PS2_Command_Out.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/PS2/Altera_UP_PS2_Command_Out.v" 70 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1501002940262 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "datapath:d0\|PS2_Controller:PS2C\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|PS2_DAT PS2_DAT " "Removed fan-out from the always-disabled I/O buffer \"datapath:d0\|PS2_Controller:PS2C\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|PS2_DAT\" to the node \"PS2_DAT\"" {  } { { "../PS2/Altera_UP_PS2_Command_Out.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/PS2/Altera_UP_PS2_Command_Out.v" 71 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1501002940262 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1501002940262 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501002940810 "|projectVGA|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501002940810 "|projectVGA|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501002940810 "|projectVGA|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501002940810 "|projectVGA|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501002940810 "|projectVGA|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501002940810 "|projectVGA|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501002940810 "|projectVGA|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501002940810 "|projectVGA|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501002940810 "|projectVGA|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501002940810 "|projectVGA|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501002940810 "|projectVGA|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501002940810 "|projectVGA|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501002940810 "|projectVGA|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501002940810 "|projectVGA|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501002940810 "|projectVGA|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501002940810 "|projectVGA|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501002940810 "|projectVGA|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501002940810 "|projectVGA|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501002940810 "|projectVGA|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501002940810 "|projectVGA|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501002940810 "|projectVGA|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501002940810 "|projectVGA|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501002940810 "|projectVGA|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501002940810 "|projectVGA|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501002940810 "|projectVGA|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501002940810 "|projectVGA|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501002940810 "|projectVGA|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1501002940810 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1501002941057 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2073 " "2073 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1501002943279 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/output_files/final_project.map.smsg " "Generated suppressed messages file /home/kevin/Dropbox/CSCB58-Final-Project/final_project/output_files/final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501002943585 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1501002944131 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501002944131 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501002944733 "|projectVGA|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501002944733 "|projectVGA|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501002944733 "|projectVGA|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501002944733 "|projectVGA|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501002944733 "|projectVGA|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501002944733 "|projectVGA|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501002944733 "|projectVGA|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501002944733 "|projectVGA|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501002944733 "|projectVGA|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501002944733 "|projectVGA|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1501002944733 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "908 " "Implemented 908 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1501002944736 ""} { "Info" "ICUT_CUT_TM_OPINS" "87 " "Implemented 87 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1501002944736 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1501002944736 ""} { "Info" "ICUT_CUT_TM_LCELLS" "794 " "Implemented 794 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1501002944736 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1501002944736 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1501002944736 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1501002944736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1017 " "Peak virtual memory: 1017 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501002944822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 25 13:15:44 2017 " "Processing ended: Tue Jul 25 13:15:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501002944822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501002944822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501002944822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501002944822 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1501002948417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501002948423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 25 13:15:47 2017 " "Processing started: Tue Jul 25 13:15:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501002948423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1501002948423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final_project -c final_project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1501002948424 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1501002948826 ""}
{ "Info" "0" "" "Project  = final_project" {  } {  } 0 0 "Project  = final_project" 0 0 "Fitter" 0 0 1501002948828 ""}
{ "Info" "0" "" "Revision = final_project" {  } {  } 0 0 "Revision = final_project" 0 0 "Fitter" 0 0 1501002948828 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1501002949125 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Fitter" 0 -1 1501002949125 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final_project EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"final_project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1501002949265 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1501002949681 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1501002949685 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/home/kevin/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1501002950152 ""}  } { { "altpll.tdf" "" { Text "/home/kevin/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1501002950152 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1501002950813 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1501002950906 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501002951324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501002951324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501002951324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501002951324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501002951324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501002951324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501002951324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501002951324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501002951324 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1501002951324 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 2422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1501002951401 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 2424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1501002951401 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 2426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1501002951401 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 2428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1501002951401 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kevin/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 2430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1501002951401 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1501002951401 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1501002951423 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1501002951786 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "104 104 " "No exact pin location assignment(s) for 104 pins of 104 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1501002953570 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final_project.sdc " "Synopsys Design Constraints File file not found: 'final_project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1501002954590 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1501002954614 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1501002954650 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1501002954756 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1501002954774 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1501002954806 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK_50~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501002955384 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:d0\|graphics:display\|balldraw " "Destination node datapath:d0\|graphics:display\|balldraw" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501002955384 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:d0\|graphics:display\|comb~0 " "Destination node datapath:d0\|graphics:display\|comb~0" {  } { { "temporary_test_loc" "" { Generic "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501002955384 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1501002955384 ""}  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 2413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501002955384 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501002955395 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501002955395 ""}  } { { "altpll.tdf" "" { Text "/home/kevin/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501002955395 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "datapath:d0\|graphics:display\|comb~0  " "Automatically promoted node datapath:d0\|graphics:display\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501002955397 ""}  } { { "temporary_test_loc" "" { Generic "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501002955397 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "datapath:d0\|graphics:display\|drawball:whiteball\|always0~0  " "Automatically promoted node datapath:d0\|graphics:display\|drawball:whiteball\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501002955397 ""}  } { { "temporary_test_loc" "" { Generic "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501002955397 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "datapath:d0\|graphics:display\|drawball:whiteball\|comb~1  " "Automatically promoted node datapath:d0\|graphics:display\|drawball:whiteball\|comb~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501002955399 ""}  } { { "temporary_test_loc" "" { Generic "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501002955399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "datapath:d0\|graphics:display\|drawball:whiteball\|comb~0  " "Automatically promoted node datapath:d0\|graphics:display\|drawball:whiteball\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501002955399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:d0\|graphics:display\|drawball:whiteball\|ballcollisions:collide\|oob " "Destination node datapath:d0\|graphics:display\|drawball:whiteball\|ballcollisions:collide\|oob" {  } { { "Verilog FIles/collision2.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/collision2.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501002955399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1501002955399 ""}  } { { "temporary_test_loc" "" { Generic "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501002955399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[0\]~input (placed in PIN AH14 (CLK14, DIFFCLK_6n)) " "Automatically promoted node KEY\[0\]~input (placed in PIN AH14 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501002955399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:c0\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " "Destination node control:c0\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en" {  } { { "../PS2/Altera_UP_PS2_Data_In.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/PS2/Altera_UP_PS2_Data_In.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501002955399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:d0\|graphics:display\|drawball:whiteball\|ballcollisions:collide\|hit " "Destination node datapath:d0\|graphics:display\|drawball:whiteball\|ballcollisions:collide\|hit" {  } { { "Verilog FIles/collision2.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/collision2.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501002955399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:d0\|graphics:display\|drawball:whiteball\|ballcollisions:collide\|oob " "Destination node datapath:d0\|graphics:display\|drawball:whiteball\|ballcollisions:collide\|oob" {  } { { "Verilog FIles/collision2.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/collision2.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501002955399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:d0\|statereg\[0\] " "Destination node datapath:d0\|statereg\[0\]" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 293 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501002955399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:d0\|statereg\[1\] " "Destination node datapath:d0\|statereg\[1\]" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 293 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501002955399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:d0\|statereg\[2\] " "Destination node datapath:d0\|statereg\[2\]" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 293 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501002955399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:d0\|statereg\[3\] " "Destination node datapath:d0\|statereg\[3\]" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 293 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501002955399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:d0\|blockenable " "Destination node datapath:d0\|blockenable" {  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 274 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501002955399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:d0\|graphics:display\|drawball:whiteball\|drawsquare:ball\|vga_out " "Destination node datapath:d0\|graphics:display\|drawball:whiteball\|drawsquare:ball\|vga_out" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 385 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501002955399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:d0\|graphics:display\|drawsquare:blackstate\|vga_out " "Destination node datapath:d0\|graphics:display\|drawsquare:blackstate\|vga_out" {  } { { "Verilog FIles/graphics.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/Verilog FIles/graphics.v" 385 -1 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501002955399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1501002955399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1501002955399 ""}  } { { "project.v" "" { Text "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/project.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/kevin/Dropbox/CSCB58-Final-Project/final_project/" { { 0 { 0 ""} 0 2414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501002955399 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1501002957334 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1501002957340 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1501002957348 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1501002957358 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1501002957369 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1501002957374 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1501002957378 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1501002957379 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1501002957503 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1501002957506 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1501002957506 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "101 unused 2.5V 13 86 2 " "Number of I/O pins in group: 101 (unused VREF, 2.5V VCCIO, 13 input, 86 output, 2 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1501002957585 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1501002957585 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1501002957585 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1501002957591 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1501002957591 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 71 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1501002957591 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1501002957591 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1501002957591 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1501002957591 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1501002957591 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1501002957591 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1501002957591 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1501002957591 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501002958240 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1501002958382 ""}
{ "Error" "EMSG_PDB_OUT_OF_MEMORY" "quartus_fit " "Out of memory in module quartus_fit (1495 megabytes used)" {  } {  } 0 114016 "Out of memory in module %1!s! (%d megabytes used)" 0 0 "Fitter" 0 -1 0 ""}
{ "Error" "EFLOW_ABNORMAL_EXIT" "quartus_fit " "Current module quartus_fit ended unexpectedly. Verify that you have sufficient memory available to compile your design. You can view disk space and physical RAM requirements on the System and Software Requirements page of the Intel FPGA website (http://dl.altera.com/requirements/)." {  } {  } 0 293007 "Current module %1!s! ended unexpectedly. Verify that you have sufficient memory available to compile your design. You can view disk space and physical RAM requirements on the System and Software Requirements page of the Intel FPGA website (http://dl.altera.com/requirements/)." 0 0 "Fitter" 0 -1 1501002985910 ""}
