{"vcs1":{"timestamp_begin":1680522223.312583445, "rt":0.70, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1680522224.039798966, "rt":0.82, "ut":0.19, "st":0.09}}
{"link":{"timestamp_begin":1680522224.883421211, "rt":0.33, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680522223.031340367}
{"VCS_COMP_START_TIME": 1680522223.031340367}
{"VCS_COMP_END_TIME": 1680522227.096130635}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339736}}
{"stitch_vcselab": {"peak_mem": 239012}}
