Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_comp_16_behav xil_defaultlib.Test_comp_16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'in_A_G_B' [C:/Users/drago/Desktop/2024-25Fall/SHUZIDIANLU/experiment/Projects/16bits_comp/16bits_comp.srcs/sources_1/new/comp_16.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'in_A_E_B' [C:/Users/drago/Desktop/2024-25Fall/SHUZIDIANLU/experiment/Projects/16bits_comp/16bits_comp.srcs/sources_1/new/comp_16.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'in_A_L_B' [C:/Users/drago/Desktop/2024-25Fall/SHUZIDIANLU/experiment/Projects/16bits_comp/16bits_comp.srcs/sources_1/new/comp_16.v:40]
WARNING: [VRFC 10-5021] port 'in_A_G_B' is not connected on this instance [C:/Users/drago/Desktop/2024-25Fall/SHUZIDIANLU/experiment/第二次实验课/第二次实验课材料/comp_16/Test_comp_16.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2(INIT=4'b1001)
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.TEMPLATE_COMP_16
Compiling module xil_defaultlib.comp_4
Compiling module xil_defaultlib.comp_16
Compiling module xil_defaultlib.Test_comp_16
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_comp_16_behav
