// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcku115-flvb2104-2-i,HLS_INPUT_CLOCK=12.500000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=10.626750,HLS_SYN_LAT=5,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=157,HLS_SYN_FF=771,HLS_SYN_LUT=56589,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_V_ap_vld,
        input_V,
        layer14_out_0_V,
        layer14_out_0_V_ap_vld,
        layer14_out_1_V,
        layer14_out_1_V_ap_vld,
        layer14_out_2_V,
        layer14_out_2_V_ap_vld,
        layer14_out_3_V,
        layer14_out_3_V_ap_vld,
        const_size_in_1,
        const_size_in_1_ap_vld,
        const_size_out_1,
        const_size_out_1_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   input_V_ap_vld;
input  [59:0] input_V;
output  [6:0] layer14_out_0_V;
output   layer14_out_0_V_ap_vld;
output  [6:0] layer14_out_1_V;
output   layer14_out_1_V_ap_vld;
output  [6:0] layer14_out_2_V;
output   layer14_out_2_V_ap_vld;
output  [6:0] layer14_out_3_V;
output   layer14_out_3_V_ap_vld;
output  [15:0] const_size_in_1;
output   const_size_in_1_ap_vld;
output  [15:0] const_size_out_1;
output   const_size_out_1_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg layer14_out_0_V_ap_vld;
reg layer14_out_1_V_ap_vld;
reg layer14_out_2_V_ap_vld;
reg layer14_out_3_V_ap_vld;
reg const_size_in_1_ap_vld;
reg const_size_out_1_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
reg    input_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
reg   [59:0] input_V_preg;
reg   [59:0] input_V_in_sig;
reg    input_V_ap_vld_preg;
reg    input_V_blk_n;
wire    ap_block_pp0_stage0;
reg   [15:0] layer2_out_0_V_reg_954;
reg   [15:0] layer2_out_1_V_reg_959;
reg   [15:0] layer2_out_2_V_reg_964;
reg   [15:0] layer2_out_3_V_reg_969;
reg   [15:0] layer2_out_4_V_reg_974;
reg   [15:0] layer2_out_5_V_reg_979;
reg   [15:0] layer2_out_6_V_reg_984;
reg   [15:0] layer2_out_7_V_reg_989;
reg   [15:0] layer2_out_8_V_reg_994;
reg   [15:0] layer2_out_9_V_reg_999;
reg   [15:0] layer2_out_10_V_reg_1004;
reg   [15:0] layer2_out_11_V_reg_1009;
reg   [6:0] layer5_out_0_V_reg_1014;
reg   [6:0] layer5_out_1_V_reg_1019;
reg   [6:0] layer5_out_2_V_reg_1024;
reg   [6:0] layer5_out_3_V_reg_1029;
reg   [6:0] layer5_out_4_V_reg_1034;
reg   [6:0] layer5_out_5_V_reg_1039;
reg   [6:0] layer5_out_6_V_reg_1044;
reg   [6:0] layer5_out_7_V_reg_1049;
reg   [6:0] layer5_out_8_V_reg_1054;
reg   [6:0] layer5_out_9_V_reg_1059;
reg   [6:0] layer5_out_10_V_reg_1064;
reg   [6:0] layer5_out_11_V_reg_1069;
reg   [6:0] layer5_out_12_V_reg_1074;
reg   [6:0] layer5_out_13_V_reg_1079;
reg   [6:0] layer5_out_14_V_reg_1084;
reg   [6:0] layer5_out_15_V_reg_1089;
reg   [6:0] layer8_out_0_V_reg_1094;
reg   [6:0] layer8_out_1_V_reg_1099;
reg   [6:0] layer8_out_2_V_reg_1104;
reg   [6:0] layer8_out_3_V_reg_1109;
reg   [6:0] layer8_out_4_V_reg_1114;
reg   [6:0] layer8_out_5_V_reg_1119;
reg   [6:0] layer8_out_6_V_reg_1124;
reg   [6:0] layer8_out_7_V_reg_1129;
reg   [6:0] layer8_out_8_V_reg_1134;
reg   [6:0] layer8_out_9_V_reg_1139;
reg   [6:0] layer8_out_10_V_reg_1144;
reg   [6:0] layer8_out_11_V_reg_1149;
reg   [6:0] layer8_out_12_V_reg_1154;
reg   [6:0] layer8_out_13_V_reg_1159;
reg   [6:0] layer8_out_14_V_reg_1164;
reg   [6:0] layer8_out_15_V_reg_1169;
reg   [6:0] layer8_out_16_V_reg_1174;
reg   [6:0] layer8_out_17_V_reg_1179;
reg   [6:0] layer8_out_18_V_reg_1184;
reg   [6:0] layer8_out_19_V_reg_1189;
reg   [6:0] layer8_out_20_V_reg_1194;
reg   [6:0] layer8_out_21_V_reg_1199;
reg   [6:0] layer8_out_22_V_reg_1204;
reg   [6:0] layer8_out_23_V_reg_1209;
reg   [6:0] layer8_out_24_V_reg_1214;
reg   [6:0] layer8_out_25_V_reg_1219;
reg   [6:0] layer8_out_26_V_reg_1224;
reg   [6:0] layer8_out_27_V_reg_1229;
reg   [6:0] layer8_out_28_V_reg_1234;
reg   [6:0] layer8_out_29_V_reg_1239;
reg   [6:0] layer8_out_30_V_reg_1244;
reg   [6:0] layer8_out_31_V_reg_1249;
reg   [6:0] layer11_out_0_V_reg_1254;
reg   [6:0] layer11_out_1_V_reg_1259;
reg   [6:0] layer11_out_2_V_reg_1264;
reg   [6:0] layer11_out_3_V_reg_1269;
reg   [6:0] layer11_out_4_V_reg_1274;
reg   [6:0] layer11_out_5_V_reg_1279;
reg   [6:0] layer11_out_6_V_reg_1284;
reg   [6:0] layer11_out_7_V_reg_1289;
reg   [6:0] layer11_out_8_V_reg_1294;
reg   [6:0] layer11_out_9_V_reg_1299;
reg   [6:0] layer11_out_10_V_reg_1304;
reg   [6:0] layer11_out_11_V_reg_1309;
reg   [6:0] layer11_out_12_V_reg_1314;
reg   [6:0] layer11_out_13_V_reg_1319;
reg   [6:0] layer11_out_14_V_reg_1324;
reg   [6:0] layer11_out_15_V_reg_1329;
reg   [15:0] layer12_out_0_V_reg_1334;
reg   [15:0] layer12_out_1_V_reg_1339;
reg   [15:0] layer12_out_2_V_reg_1344;
reg   [15:0] layer12_out_3_V_reg_1349;
reg    ap_block_pp0_stage0_subdone;
wire    call_ret5_dense_latency_0_0_0_s_fu_112_ap_ready;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_0;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_1;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_2;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_3;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_4;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_5;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_6;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_7;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_8;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_9;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_10;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_11;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_12;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_13;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_14;
wire   [15:0] call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_15;
wire    call_ret3_dense_latency_0_0_0_1_fu_148_ap_ready;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_0;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_1;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_2;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_3;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_4;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_5;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_6;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_7;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_8;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_9;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_10;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_11;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_12;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_13;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_14;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_15;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_16;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_17;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_18;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_19;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_20;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_21;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_22;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_23;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_24;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_25;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_26;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_27;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_28;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_29;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_30;
wire   [15:0] call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_31;
wire    call_ret1_dense_latency_0_0_0_3_fu_168_ap_ready;
wire   [15:0] call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_0;
wire   [15:0] call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_1;
wire   [15:0] call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_2;
wire   [15:0] call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_3;
wire   [15:0] call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_4;
wire   [15:0] call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_5;
wire   [15:0] call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_6;
wire   [15:0] call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_7;
wire   [15:0] call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_8;
wire   [15:0] call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_9;
wire   [15:0] call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_10;
wire   [15:0] call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_11;
wire   [15:0] call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_12;
wire   [15:0] call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_13;
wire   [15:0] call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_14;
wire   [15:0] call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_15;
wire    call_ret4_relu_fu_184_ap_ready;
wire   [6:0] call_ret4_relu_fu_184_ap_return_0;
wire   [6:0] call_ret4_relu_fu_184_ap_return_1;
wire   [6:0] call_ret4_relu_fu_184_ap_return_2;
wire   [6:0] call_ret4_relu_fu_184_ap_return_3;
wire   [6:0] call_ret4_relu_fu_184_ap_return_4;
wire   [6:0] call_ret4_relu_fu_184_ap_return_5;
wire   [6:0] call_ret4_relu_fu_184_ap_return_6;
wire   [6:0] call_ret4_relu_fu_184_ap_return_7;
wire   [6:0] call_ret4_relu_fu_184_ap_return_8;
wire   [6:0] call_ret4_relu_fu_184_ap_return_9;
wire   [6:0] call_ret4_relu_fu_184_ap_return_10;
wire   [6:0] call_ret4_relu_fu_184_ap_return_11;
wire   [6:0] call_ret4_relu_fu_184_ap_return_12;
wire   [6:0] call_ret4_relu_fu_184_ap_return_13;
wire   [6:0] call_ret4_relu_fu_184_ap_return_14;
wire   [6:0] call_ret4_relu_fu_184_ap_return_15;
wire   [6:0] call_ret4_relu_fu_184_ap_return_16;
wire   [6:0] call_ret4_relu_fu_184_ap_return_17;
wire   [6:0] call_ret4_relu_fu_184_ap_return_18;
wire   [6:0] call_ret4_relu_fu_184_ap_return_19;
wire   [6:0] call_ret4_relu_fu_184_ap_return_20;
wire   [6:0] call_ret4_relu_fu_184_ap_return_21;
wire   [6:0] call_ret4_relu_fu_184_ap_return_22;
wire   [6:0] call_ret4_relu_fu_184_ap_return_23;
wire   [6:0] call_ret4_relu_fu_184_ap_return_24;
wire   [6:0] call_ret4_relu_fu_184_ap_return_25;
wire   [6:0] call_ret4_relu_fu_184_ap_return_26;
wire   [6:0] call_ret4_relu_fu_184_ap_return_27;
wire   [6:0] call_ret4_relu_fu_184_ap_return_28;
wire   [6:0] call_ret4_relu_fu_184_ap_return_29;
wire   [6:0] call_ret4_relu_fu_184_ap_return_30;
wire   [6:0] call_ret4_relu_fu_184_ap_return_31;
wire    call_ret7_dense_latency_0_0_0_2_fu_220_ap_ready;
wire   [15:0] call_ret7_dense_latency_0_0_0_2_fu_220_ap_return_0;
wire   [15:0] call_ret7_dense_latency_0_0_0_2_fu_220_ap_return_1;
wire   [15:0] call_ret7_dense_latency_0_0_0_2_fu_220_ap_return_2;
wire   [15:0] call_ret7_dense_latency_0_0_0_2_fu_220_ap_return_3;
wire    call_ret2_relu_1_fu_240_ap_ready;
wire   [6:0] call_ret2_relu_1_fu_240_ap_return_0;
wire   [6:0] call_ret2_relu_1_fu_240_ap_return_1;
wire   [6:0] call_ret2_relu_1_fu_240_ap_return_2;
wire   [6:0] call_ret2_relu_1_fu_240_ap_return_3;
wire   [6:0] call_ret2_relu_1_fu_240_ap_return_4;
wire   [6:0] call_ret2_relu_1_fu_240_ap_return_5;
wire   [6:0] call_ret2_relu_1_fu_240_ap_return_6;
wire   [6:0] call_ret2_relu_1_fu_240_ap_return_7;
wire   [6:0] call_ret2_relu_1_fu_240_ap_return_8;
wire   [6:0] call_ret2_relu_1_fu_240_ap_return_9;
wire   [6:0] call_ret2_relu_1_fu_240_ap_return_10;
wire   [6:0] call_ret2_relu_1_fu_240_ap_return_11;
wire   [6:0] call_ret2_relu_1_fu_240_ap_return_12;
wire   [6:0] call_ret2_relu_1_fu_240_ap_return_13;
wire   [6:0] call_ret2_relu_1_fu_240_ap_return_14;
wire   [6:0] call_ret2_relu_1_fu_240_ap_return_15;
wire    call_ret6_relu_2_fu_260_ap_ready;
wire   [6:0] call_ret6_relu_2_fu_260_ap_return_0;
wire   [6:0] call_ret6_relu_2_fu_260_ap_return_1;
wire   [6:0] call_ret6_relu_2_fu_260_ap_return_2;
wire   [6:0] call_ret6_relu_2_fu_260_ap_return_3;
wire   [6:0] call_ret6_relu_2_fu_260_ap_return_4;
wire   [6:0] call_ret6_relu_2_fu_260_ap_return_5;
wire   [6:0] call_ret6_relu_2_fu_260_ap_return_6;
wire   [6:0] call_ret6_relu_2_fu_260_ap_return_7;
wire   [6:0] call_ret6_relu_2_fu_260_ap_return_8;
wire   [6:0] call_ret6_relu_2_fu_260_ap_return_9;
wire   [6:0] call_ret6_relu_2_fu_260_ap_return_10;
wire   [6:0] call_ret6_relu_2_fu_260_ap_return_11;
wire   [6:0] call_ret6_relu_2_fu_260_ap_return_12;
wire   [6:0] call_ret6_relu_2_fu_260_ap_return_13;
wire   [6:0] call_ret6_relu_2_fu_260_ap_return_14;
wire   [6:0] call_ret6_relu_2_fu_260_ap_return_15;
wire    call_ret_normalize_0_0_0_0_0_s_fu_280_ap_ready;
wire   [15:0] call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_0;
wire   [15:0] call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_1;
wire   [15:0] call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_2;
wire   [15:0] call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_3;
wire   [15:0] call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_4;
wire   [15:0] call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_5;
wire   [15:0] call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_6;
wire   [15:0] call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_7;
wire   [15:0] call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_8;
wire   [15:0] call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_9;
wire   [15:0] call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_10;
wire   [15:0] call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_11;
wire    call_ret8_linear_fu_286_ap_ready;
wire   [6:0] call_ret8_linear_fu_286_ap_return_0;
wire   [6:0] call_ret8_linear_fu_286_ap_return_1;
wire   [6:0] call_ret8_linear_fu_286_ap_return_2;
wire   [6:0] call_ret8_linear_fu_286_ap_return_3;
reg    ap_block_pp0_stage0_01001;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 input_V_preg = 60'd0;
#0 input_V_ap_vld_preg = 1'b0;
end

dense_latency_0_0_0_s call_ret5_dense_latency_0_0_0_s_fu_112(
    .ap_ready(call_ret5_dense_latency_0_0_0_s_fu_112_ap_ready),
    .data_0_V_read(layer8_out_0_V_reg_1094),
    .data_1_V_read(layer8_out_1_V_reg_1099),
    .data_2_V_read(layer8_out_2_V_reg_1104),
    .data_3_V_read(layer8_out_3_V_reg_1109),
    .data_4_V_read(layer8_out_4_V_reg_1114),
    .data_5_V_read(layer8_out_5_V_reg_1119),
    .data_6_V_read(layer8_out_6_V_reg_1124),
    .data_7_V_read(layer8_out_7_V_reg_1129),
    .data_8_V_read(layer8_out_8_V_reg_1134),
    .data_9_V_read(layer8_out_9_V_reg_1139),
    .data_10_V_read(layer8_out_10_V_reg_1144),
    .data_11_V_read(layer8_out_11_V_reg_1149),
    .data_12_V_read(layer8_out_12_V_reg_1154),
    .data_13_V_read(layer8_out_13_V_reg_1159),
    .data_14_V_read(layer8_out_14_V_reg_1164),
    .data_15_V_read(layer8_out_15_V_reg_1169),
    .data_16_V_read(layer8_out_16_V_reg_1174),
    .data_17_V_read(layer8_out_17_V_reg_1179),
    .data_18_V_read(layer8_out_18_V_reg_1184),
    .data_19_V_read(layer8_out_19_V_reg_1189),
    .data_20_V_read(layer8_out_20_V_reg_1194),
    .data_21_V_read(layer8_out_21_V_reg_1199),
    .data_22_V_read(layer8_out_22_V_reg_1204),
    .data_23_V_read(layer8_out_23_V_reg_1209),
    .data_24_V_read(layer8_out_24_V_reg_1214),
    .data_25_V_read(layer8_out_25_V_reg_1219),
    .data_26_V_read(layer8_out_26_V_reg_1224),
    .data_27_V_read(layer8_out_27_V_reg_1229),
    .data_28_V_read(layer8_out_28_V_reg_1234),
    .data_29_V_read(layer8_out_29_V_reg_1239),
    .data_30_V_read(layer8_out_30_V_reg_1244),
    .data_31_V_read(layer8_out_31_V_reg_1249),
    .ap_return_0(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_0),
    .ap_return_1(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_1),
    .ap_return_2(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_2),
    .ap_return_3(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_3),
    .ap_return_4(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_4),
    .ap_return_5(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_5),
    .ap_return_6(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_6),
    .ap_return_7(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_7),
    .ap_return_8(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_8),
    .ap_return_9(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_9),
    .ap_return_10(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_10),
    .ap_return_11(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_11),
    .ap_return_12(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_12),
    .ap_return_13(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_13),
    .ap_return_14(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_14),
    .ap_return_15(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_15)
);

dense_latency_0_0_0_1 call_ret3_dense_latency_0_0_0_1_fu_148(
    .ap_ready(call_ret3_dense_latency_0_0_0_1_fu_148_ap_ready),
    .data_0_V_read(layer5_out_0_V_reg_1014),
    .data_1_V_read(layer5_out_1_V_reg_1019),
    .data_2_V_read(layer5_out_2_V_reg_1024),
    .data_3_V_read(layer5_out_3_V_reg_1029),
    .data_4_V_read(layer5_out_4_V_reg_1034),
    .data_5_V_read(layer5_out_5_V_reg_1039),
    .data_6_V_read(layer5_out_6_V_reg_1044),
    .data_7_V_read(layer5_out_7_V_reg_1049),
    .data_8_V_read(layer5_out_8_V_reg_1054),
    .data_9_V_read(layer5_out_9_V_reg_1059),
    .data_10_V_read(layer5_out_10_V_reg_1064),
    .data_11_V_read(layer5_out_11_V_reg_1069),
    .data_12_V_read(layer5_out_12_V_reg_1074),
    .data_13_V_read(layer5_out_13_V_reg_1079),
    .data_14_V_read(layer5_out_14_V_reg_1084),
    .data_15_V_read(layer5_out_15_V_reg_1089),
    .ap_return_0(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_0),
    .ap_return_1(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_1),
    .ap_return_2(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_2),
    .ap_return_3(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_3),
    .ap_return_4(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_4),
    .ap_return_5(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_5),
    .ap_return_6(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_6),
    .ap_return_7(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_7),
    .ap_return_8(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_8),
    .ap_return_9(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_9),
    .ap_return_10(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_10),
    .ap_return_11(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_11),
    .ap_return_12(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_12),
    .ap_return_13(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_13),
    .ap_return_14(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_14),
    .ap_return_15(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_15),
    .ap_return_16(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_16),
    .ap_return_17(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_17),
    .ap_return_18(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_18),
    .ap_return_19(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_19),
    .ap_return_20(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_20),
    .ap_return_21(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_21),
    .ap_return_22(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_22),
    .ap_return_23(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_23),
    .ap_return_24(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_24),
    .ap_return_25(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_25),
    .ap_return_26(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_26),
    .ap_return_27(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_27),
    .ap_return_28(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_28),
    .ap_return_29(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_29),
    .ap_return_30(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_30),
    .ap_return_31(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_31)
);

dense_latency_0_0_0_3 call_ret1_dense_latency_0_0_0_3_fu_168(
    .ap_ready(call_ret1_dense_latency_0_0_0_3_fu_168_ap_ready),
    .data_0_V_read(layer2_out_0_V_reg_954),
    .data_1_V_read(layer2_out_1_V_reg_959),
    .data_2_V_read(layer2_out_2_V_reg_964),
    .data_3_V_read(layer2_out_3_V_reg_969),
    .data_4_V_read(layer2_out_4_V_reg_974),
    .data_5_V_read(layer2_out_5_V_reg_979),
    .data_6_V_read(layer2_out_6_V_reg_984),
    .data_7_V_read(layer2_out_7_V_reg_989),
    .data_8_V_read(layer2_out_8_V_reg_994),
    .data_9_V_read(layer2_out_9_V_reg_999),
    .data_10_V_read(layer2_out_10_V_reg_1004),
    .data_11_V_read(layer2_out_11_V_reg_1009),
    .ap_return_0(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_0),
    .ap_return_1(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_1),
    .ap_return_2(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_2),
    .ap_return_3(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_3),
    .ap_return_4(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_4),
    .ap_return_5(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_5),
    .ap_return_6(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_6),
    .ap_return_7(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_7),
    .ap_return_8(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_8),
    .ap_return_9(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_9),
    .ap_return_10(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_10),
    .ap_return_11(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_11),
    .ap_return_12(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_12),
    .ap_return_13(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_13),
    .ap_return_14(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_14),
    .ap_return_15(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_15)
);

relu call_ret4_relu_fu_184(
    .ap_ready(call_ret4_relu_fu_184_ap_ready),
    .data_0_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_0),
    .data_1_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_1),
    .data_2_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_2),
    .data_3_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_3),
    .data_4_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_4),
    .data_5_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_5),
    .data_6_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_6),
    .data_7_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_7),
    .data_8_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_8),
    .data_9_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_9),
    .data_10_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_10),
    .data_11_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_11),
    .data_12_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_12),
    .data_13_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_13),
    .data_14_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_14),
    .data_15_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_15),
    .data_16_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_16),
    .data_17_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_17),
    .data_18_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_18),
    .data_19_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_19),
    .data_20_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_20),
    .data_21_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_21),
    .data_22_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_22),
    .data_23_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_23),
    .data_24_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_24),
    .data_25_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_25),
    .data_26_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_26),
    .data_27_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_27),
    .data_28_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_28),
    .data_29_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_29),
    .data_30_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_30),
    .data_31_V_read(call_ret3_dense_latency_0_0_0_1_fu_148_ap_return_31),
    .ap_return_0(call_ret4_relu_fu_184_ap_return_0),
    .ap_return_1(call_ret4_relu_fu_184_ap_return_1),
    .ap_return_2(call_ret4_relu_fu_184_ap_return_2),
    .ap_return_3(call_ret4_relu_fu_184_ap_return_3),
    .ap_return_4(call_ret4_relu_fu_184_ap_return_4),
    .ap_return_5(call_ret4_relu_fu_184_ap_return_5),
    .ap_return_6(call_ret4_relu_fu_184_ap_return_6),
    .ap_return_7(call_ret4_relu_fu_184_ap_return_7),
    .ap_return_8(call_ret4_relu_fu_184_ap_return_8),
    .ap_return_9(call_ret4_relu_fu_184_ap_return_9),
    .ap_return_10(call_ret4_relu_fu_184_ap_return_10),
    .ap_return_11(call_ret4_relu_fu_184_ap_return_11),
    .ap_return_12(call_ret4_relu_fu_184_ap_return_12),
    .ap_return_13(call_ret4_relu_fu_184_ap_return_13),
    .ap_return_14(call_ret4_relu_fu_184_ap_return_14),
    .ap_return_15(call_ret4_relu_fu_184_ap_return_15),
    .ap_return_16(call_ret4_relu_fu_184_ap_return_16),
    .ap_return_17(call_ret4_relu_fu_184_ap_return_17),
    .ap_return_18(call_ret4_relu_fu_184_ap_return_18),
    .ap_return_19(call_ret4_relu_fu_184_ap_return_19),
    .ap_return_20(call_ret4_relu_fu_184_ap_return_20),
    .ap_return_21(call_ret4_relu_fu_184_ap_return_21),
    .ap_return_22(call_ret4_relu_fu_184_ap_return_22),
    .ap_return_23(call_ret4_relu_fu_184_ap_return_23),
    .ap_return_24(call_ret4_relu_fu_184_ap_return_24),
    .ap_return_25(call_ret4_relu_fu_184_ap_return_25),
    .ap_return_26(call_ret4_relu_fu_184_ap_return_26),
    .ap_return_27(call_ret4_relu_fu_184_ap_return_27),
    .ap_return_28(call_ret4_relu_fu_184_ap_return_28),
    .ap_return_29(call_ret4_relu_fu_184_ap_return_29),
    .ap_return_30(call_ret4_relu_fu_184_ap_return_30),
    .ap_return_31(call_ret4_relu_fu_184_ap_return_31)
);

dense_latency_0_0_0_2 call_ret7_dense_latency_0_0_0_2_fu_220(
    .ap_ready(call_ret7_dense_latency_0_0_0_2_fu_220_ap_ready),
    .data_0_V_read(layer11_out_0_V_reg_1254),
    .data_1_V_read(layer11_out_1_V_reg_1259),
    .data_2_V_read(layer11_out_2_V_reg_1264),
    .data_3_V_read(layer11_out_3_V_reg_1269),
    .data_4_V_read(layer11_out_4_V_reg_1274),
    .data_5_V_read(layer11_out_5_V_reg_1279),
    .data_6_V_read(layer11_out_6_V_reg_1284),
    .data_7_V_read(layer11_out_7_V_reg_1289),
    .data_8_V_read(layer11_out_8_V_reg_1294),
    .data_9_V_read(layer11_out_9_V_reg_1299),
    .data_10_V_read(layer11_out_10_V_reg_1304),
    .data_11_V_read(layer11_out_11_V_reg_1309),
    .data_12_V_read(layer11_out_12_V_reg_1314),
    .data_13_V_read(layer11_out_13_V_reg_1319),
    .data_14_V_read(layer11_out_14_V_reg_1324),
    .data_15_V_read(layer11_out_15_V_reg_1329),
    .ap_return_0(call_ret7_dense_latency_0_0_0_2_fu_220_ap_return_0),
    .ap_return_1(call_ret7_dense_latency_0_0_0_2_fu_220_ap_return_1),
    .ap_return_2(call_ret7_dense_latency_0_0_0_2_fu_220_ap_return_2),
    .ap_return_3(call_ret7_dense_latency_0_0_0_2_fu_220_ap_return_3)
);

relu_1 call_ret2_relu_1_fu_240(
    .ap_ready(call_ret2_relu_1_fu_240_ap_ready),
    .data_0_V_read(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_0),
    .data_1_V_read(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_1),
    .data_2_V_read(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_2),
    .data_3_V_read(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_3),
    .data_4_V_read(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_4),
    .data_5_V_read(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_5),
    .data_6_V_read(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_6),
    .data_7_V_read(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_7),
    .data_8_V_read(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_8),
    .data_9_V_read(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_9),
    .data_10_V_read(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_10),
    .data_11_V_read(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_11),
    .data_12_V_read(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_12),
    .data_13_V_read(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_13),
    .data_14_V_read(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_14),
    .data_15_V_read(call_ret1_dense_latency_0_0_0_3_fu_168_ap_return_15),
    .ap_return_0(call_ret2_relu_1_fu_240_ap_return_0),
    .ap_return_1(call_ret2_relu_1_fu_240_ap_return_1),
    .ap_return_2(call_ret2_relu_1_fu_240_ap_return_2),
    .ap_return_3(call_ret2_relu_1_fu_240_ap_return_3),
    .ap_return_4(call_ret2_relu_1_fu_240_ap_return_4),
    .ap_return_5(call_ret2_relu_1_fu_240_ap_return_5),
    .ap_return_6(call_ret2_relu_1_fu_240_ap_return_6),
    .ap_return_7(call_ret2_relu_1_fu_240_ap_return_7),
    .ap_return_8(call_ret2_relu_1_fu_240_ap_return_8),
    .ap_return_9(call_ret2_relu_1_fu_240_ap_return_9),
    .ap_return_10(call_ret2_relu_1_fu_240_ap_return_10),
    .ap_return_11(call_ret2_relu_1_fu_240_ap_return_11),
    .ap_return_12(call_ret2_relu_1_fu_240_ap_return_12),
    .ap_return_13(call_ret2_relu_1_fu_240_ap_return_13),
    .ap_return_14(call_ret2_relu_1_fu_240_ap_return_14),
    .ap_return_15(call_ret2_relu_1_fu_240_ap_return_15)
);

relu_2 call_ret6_relu_2_fu_260(
    .ap_ready(call_ret6_relu_2_fu_260_ap_ready),
    .data_0_V_read(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_0),
    .data_1_V_read(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_1),
    .data_2_V_read(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_2),
    .data_3_V_read(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_3),
    .data_4_V_read(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_4),
    .data_5_V_read(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_5),
    .data_6_V_read(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_6),
    .data_7_V_read(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_7),
    .data_8_V_read(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_8),
    .data_9_V_read(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_9),
    .data_10_V_read(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_10),
    .data_11_V_read(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_11),
    .data_12_V_read(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_12),
    .data_13_V_read(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_13),
    .data_14_V_read(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_14),
    .data_15_V_read(call_ret5_dense_latency_0_0_0_s_fu_112_ap_return_15),
    .ap_return_0(call_ret6_relu_2_fu_260_ap_return_0),
    .ap_return_1(call_ret6_relu_2_fu_260_ap_return_1),
    .ap_return_2(call_ret6_relu_2_fu_260_ap_return_2),
    .ap_return_3(call_ret6_relu_2_fu_260_ap_return_3),
    .ap_return_4(call_ret6_relu_2_fu_260_ap_return_4),
    .ap_return_5(call_ret6_relu_2_fu_260_ap_return_5),
    .ap_return_6(call_ret6_relu_2_fu_260_ap_return_6),
    .ap_return_7(call_ret6_relu_2_fu_260_ap_return_7),
    .ap_return_8(call_ret6_relu_2_fu_260_ap_return_8),
    .ap_return_9(call_ret6_relu_2_fu_260_ap_return_9),
    .ap_return_10(call_ret6_relu_2_fu_260_ap_return_10),
    .ap_return_11(call_ret6_relu_2_fu_260_ap_return_11),
    .ap_return_12(call_ret6_relu_2_fu_260_ap_return_12),
    .ap_return_13(call_ret6_relu_2_fu_260_ap_return_13),
    .ap_return_14(call_ret6_relu_2_fu_260_ap_return_14),
    .ap_return_15(call_ret6_relu_2_fu_260_ap_return_15)
);

normalize_0_0_0_0_0_s call_ret_normalize_0_0_0_0_0_s_fu_280(
    .ap_ready(call_ret_normalize_0_0_0_0_0_s_fu_280_ap_ready),
    .data_V_read(input_V_in_sig),
    .ap_return_0(call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_0),
    .ap_return_1(call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_1),
    .ap_return_2(call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_2),
    .ap_return_3(call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_3),
    .ap_return_4(call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_4),
    .ap_return_5(call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_5),
    .ap_return_6(call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_6),
    .ap_return_7(call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_7),
    .ap_return_8(call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_8),
    .ap_return_9(call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_9),
    .ap_return_10(call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_10),
    .ap_return_11(call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_11)
);

linear call_ret8_linear_fu_286(
    .ap_ready(call_ret8_linear_fu_286_ap_ready),
    .data_0_V_read(layer12_out_0_V_reg_1334),
    .data_1_V_read(layer12_out_1_V_reg_1339),
    .data_2_V_read(layer12_out_2_V_reg_1344),
    .data_3_V_read(layer12_out_3_V_reg_1349),
    .ap_return_0(call_ret8_linear_fu_286_ap_return_0),
    .ap_return_1(call_ret8_linear_fu_286_ap_return_1),
    .ap_return_2(call_ret8_linear_fu_286_ap_return_2),
    .ap_return_3(call_ret8_linear_fu_286_ap_return_3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        input_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            input_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (input_V_ap_vld == 1'b1))) begin
            input_V_ap_vld_preg <= input_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        input_V_preg <= 60'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (input_V_ap_vld == 1'b1))) begin
            input_V_preg <= input_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        layer11_out_0_V_reg_1254 <= call_ret6_relu_2_fu_260_ap_return_0;
        layer11_out_10_V_reg_1304 <= call_ret6_relu_2_fu_260_ap_return_10;
        layer11_out_11_V_reg_1309 <= call_ret6_relu_2_fu_260_ap_return_11;
        layer11_out_12_V_reg_1314 <= call_ret6_relu_2_fu_260_ap_return_12;
        layer11_out_13_V_reg_1319 <= call_ret6_relu_2_fu_260_ap_return_13;
        layer11_out_14_V_reg_1324 <= call_ret6_relu_2_fu_260_ap_return_14;
        layer11_out_15_V_reg_1329 <= call_ret6_relu_2_fu_260_ap_return_15;
        layer11_out_1_V_reg_1259 <= call_ret6_relu_2_fu_260_ap_return_1;
        layer11_out_2_V_reg_1264 <= call_ret6_relu_2_fu_260_ap_return_2;
        layer11_out_3_V_reg_1269 <= call_ret6_relu_2_fu_260_ap_return_3;
        layer11_out_4_V_reg_1274 <= call_ret6_relu_2_fu_260_ap_return_4;
        layer11_out_5_V_reg_1279 <= call_ret6_relu_2_fu_260_ap_return_5;
        layer11_out_6_V_reg_1284 <= call_ret6_relu_2_fu_260_ap_return_6;
        layer11_out_7_V_reg_1289 <= call_ret6_relu_2_fu_260_ap_return_7;
        layer11_out_8_V_reg_1294 <= call_ret6_relu_2_fu_260_ap_return_8;
        layer11_out_9_V_reg_1299 <= call_ret6_relu_2_fu_260_ap_return_9;
        layer12_out_0_V_reg_1334 <= call_ret7_dense_latency_0_0_0_2_fu_220_ap_return_0;
        layer12_out_1_V_reg_1339 <= call_ret7_dense_latency_0_0_0_2_fu_220_ap_return_1;
        layer12_out_2_V_reg_1344 <= call_ret7_dense_latency_0_0_0_2_fu_220_ap_return_2;
        layer12_out_3_V_reg_1349 <= call_ret7_dense_latency_0_0_0_2_fu_220_ap_return_3;
        layer8_out_0_V_reg_1094 <= call_ret4_relu_fu_184_ap_return_0;
        layer8_out_10_V_reg_1144 <= call_ret4_relu_fu_184_ap_return_10;
        layer8_out_11_V_reg_1149 <= call_ret4_relu_fu_184_ap_return_11;
        layer8_out_12_V_reg_1154 <= call_ret4_relu_fu_184_ap_return_12;
        layer8_out_13_V_reg_1159 <= call_ret4_relu_fu_184_ap_return_13;
        layer8_out_14_V_reg_1164 <= call_ret4_relu_fu_184_ap_return_14;
        layer8_out_15_V_reg_1169 <= call_ret4_relu_fu_184_ap_return_15;
        layer8_out_16_V_reg_1174 <= call_ret4_relu_fu_184_ap_return_16;
        layer8_out_17_V_reg_1179 <= call_ret4_relu_fu_184_ap_return_17;
        layer8_out_18_V_reg_1184 <= call_ret4_relu_fu_184_ap_return_18;
        layer8_out_19_V_reg_1189 <= call_ret4_relu_fu_184_ap_return_19;
        layer8_out_1_V_reg_1099 <= call_ret4_relu_fu_184_ap_return_1;
        layer8_out_20_V_reg_1194 <= call_ret4_relu_fu_184_ap_return_20;
        layer8_out_21_V_reg_1199 <= call_ret4_relu_fu_184_ap_return_21;
        layer8_out_22_V_reg_1204 <= call_ret4_relu_fu_184_ap_return_22;
        layer8_out_23_V_reg_1209 <= call_ret4_relu_fu_184_ap_return_23;
        layer8_out_24_V_reg_1214 <= call_ret4_relu_fu_184_ap_return_24;
        layer8_out_25_V_reg_1219 <= call_ret4_relu_fu_184_ap_return_25;
        layer8_out_26_V_reg_1224 <= call_ret4_relu_fu_184_ap_return_26;
        layer8_out_27_V_reg_1229 <= call_ret4_relu_fu_184_ap_return_27;
        layer8_out_28_V_reg_1234 <= call_ret4_relu_fu_184_ap_return_28;
        layer8_out_29_V_reg_1239 <= call_ret4_relu_fu_184_ap_return_29;
        layer8_out_2_V_reg_1104 <= call_ret4_relu_fu_184_ap_return_2;
        layer8_out_30_V_reg_1244 <= call_ret4_relu_fu_184_ap_return_30;
        layer8_out_31_V_reg_1249 <= call_ret4_relu_fu_184_ap_return_31;
        layer8_out_3_V_reg_1109 <= call_ret4_relu_fu_184_ap_return_3;
        layer8_out_4_V_reg_1114 <= call_ret4_relu_fu_184_ap_return_4;
        layer8_out_5_V_reg_1119 <= call_ret4_relu_fu_184_ap_return_5;
        layer8_out_6_V_reg_1124 <= call_ret4_relu_fu_184_ap_return_6;
        layer8_out_7_V_reg_1129 <= call_ret4_relu_fu_184_ap_return_7;
        layer8_out_8_V_reg_1134 <= call_ret4_relu_fu_184_ap_return_8;
        layer8_out_9_V_reg_1139 <= call_ret4_relu_fu_184_ap_return_9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer2_out_0_V_reg_954 <= call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_0;
        layer2_out_10_V_reg_1004 <= call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_10;
        layer2_out_11_V_reg_1009 <= call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_11;
        layer2_out_1_V_reg_959 <= call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_1;
        layer2_out_2_V_reg_964 <= call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_2;
        layer2_out_3_V_reg_969 <= call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_3;
        layer2_out_4_V_reg_974 <= call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_4;
        layer2_out_5_V_reg_979 <= call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_5;
        layer2_out_6_V_reg_984 <= call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_6;
        layer2_out_7_V_reg_989 <= call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_7;
        layer2_out_8_V_reg_994 <= call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_8;
        layer2_out_9_V_reg_999 <= call_ret_normalize_0_0_0_0_0_s_fu_280_ap_return_9;
        layer5_out_0_V_reg_1014 <= call_ret2_relu_1_fu_240_ap_return_0;
        layer5_out_10_V_reg_1064 <= call_ret2_relu_1_fu_240_ap_return_10;
        layer5_out_11_V_reg_1069 <= call_ret2_relu_1_fu_240_ap_return_11;
        layer5_out_12_V_reg_1074 <= call_ret2_relu_1_fu_240_ap_return_12;
        layer5_out_13_V_reg_1079 <= call_ret2_relu_1_fu_240_ap_return_13;
        layer5_out_14_V_reg_1084 <= call_ret2_relu_1_fu_240_ap_return_14;
        layer5_out_15_V_reg_1089 <= call_ret2_relu_1_fu_240_ap_return_15;
        layer5_out_1_V_reg_1019 <= call_ret2_relu_1_fu_240_ap_return_1;
        layer5_out_2_V_reg_1024 <= call_ret2_relu_1_fu_240_ap_return_2;
        layer5_out_3_V_reg_1029 <= call_ret2_relu_1_fu_240_ap_return_3;
        layer5_out_4_V_reg_1034 <= call_ret2_relu_1_fu_240_ap_return_4;
        layer5_out_5_V_reg_1039 <= call_ret2_relu_1_fu_240_ap_return_5;
        layer5_out_6_V_reg_1044 <= call_ret2_relu_1_fu_240_ap_return_6;
        layer5_out_7_V_reg_1049 <= call_ret2_relu_1_fu_240_ap_return_7;
        layer5_out_8_V_reg_1054 <= call_ret2_relu_1_fu_240_ap_return_8;
        layer5_out_9_V_reg_1059 <= call_ret2_relu_1_fu_240_ap_return_9;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        const_size_in_1_ap_vld = 1'b1;
    end else begin
        const_size_in_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        const_size_out_1_ap_vld = 1'b1;
    end else begin
        const_size_out_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((input_V_ap_vld == 1'b1)) begin
        input_V_ap_vld_in_sig = input_V_ap_vld;
    end else begin
        input_V_ap_vld_in_sig = input_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_V_blk_n = input_V_ap_vld;
    end else begin
        input_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((input_V_ap_vld == 1'b1)) begin
        input_V_in_sig = input_V;
    end else begin
        input_V_in_sig = input_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        layer14_out_0_V_ap_vld = 1'b1;
    end else begin
        layer14_out_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        layer14_out_1_V_ap_vld = 1'b1;
    end else begin
        layer14_out_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        layer14_out_2_V_ap_vld = 1'b1;
    end else begin
        layer14_out_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        layer14_out_3_V_ap_vld = 1'b1;
    end else begin
        layer14_out_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (input_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (input_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (input_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (input_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign const_size_in_1 = 16'd12;

assign const_size_out_1 = 16'd4;

assign layer14_out_0_V = call_ret8_linear_fu_286_ap_return_0;

assign layer14_out_1_V = call_ret8_linear_fu_286_ap_return_1;

assign layer14_out_2_V = call_ret8_linear_fu_286_ap_return_2;

assign layer14_out_3_V = call_ret8_linear_fu_286_ap_return_3;

endmodule //myproject
