/**
 *  \file     lnk_dsp1.cmd
 *
 *  \brief    This file contains the System Memory Map used by DSP1 binary
 *            for multicore mailbox app image.
 *
 *  \copyright Copyright (C) 2015 Texas Instruments Incorporated -
 *             http://www.ti.com/
 */

/* ======================================================================
 *   Copyright (C) 2015 Texas Instruments Incorporated
 *
 *   All rights reserved. Property of Texas Instruments Incorporated.
 *   Restricted rights to use, duplicate or disclose this code are
 *   granted through contract.
 *
 *   The program may not be used without the written permission
 *   of Texas Instruments Incorporated or against the terms and conditions
 *   stipulated in the agreement under which this program has been
 *   supplied.
 * ==================================================================== */

-stack  0x00500000                            /* Software Stack Size */
-heap   0x00500000                            /* Heap Area Size */
-e      _c_int00

/* Specify the System Memory Map */
MEMORY
{
    /* Code Section - 20MB */
    /* Data Section - 10MB */
    /* Stack - 5MB */
    /* Heap - 5MB */
    IRAM_MEM:     org = 0x00800000           len = 0x8000

    DDR3_MPU_CPU0_CODE  : org = 0x83200000,  len = 0x01400000
    DDR3_MPU_CPU0_DATA  : org = 0x84600000,  len = 0x00A00000
    DDR3_MPU_CPU0_STACK : org = 0x85000000,  len = 0x00500000
    DDR3_MPU_CPU0_HEAP  : org = 0x85500000,  len = 0x00500000

    DDR3_IPU1_CPU0_CODE  : org = 0x86400000, len = 0x01400000
    DDR3_IPU1_CPU0_DATA  : org = 0x87800000, len = 0x00A00000
    DDR3_IPU1_CPU0_STACK : org = 0x88200000, len = 0x00500000
    DDR3_IPU1_CPU0_HEAP  : org = 0x88700000, len = 0x00500000

    DDR3_IPU1_CPU1_CODE  : org = 0x89600000, len = 0x01400000
    DDR3_IPU1_CPU1_DATA  : org = 0x8AA00000, len = 0x00A00000
    DDR3_IPU1_CPU1_STACK : org = 0x8B400000, len = 0x00500000
    DDR3_IPU1_CPU1_HEAP  : org = 0x8B900000, len = 0x00500000

    DDR3_DSP1_CODE  : org = 0x8C800000,      len = 0x01400000
    DDR3_DSP1_DATA  : org = 0x8DC00000,      len = 0x00A00000
    DDR3_DSP1_STACK : org = 0x8E600000,      len = 0x00500000
    DDR3_DSP1_HEAP  : org = 0x8EB00000,      len = 0x00500000
}

/* Specify the Section Allocation into Memory */
SECTIONS
{
    .vects : load > IRAM_MEM
    .l2_int  : load > IRAM_MEM
    boot :
    {
        rts*.lib<boot.obj>(.text)
    }load > DDR3_DSP1_CODE ALIGN(0x400)

    .init        : load > DDR3_DSP1_DATA
    .cio         : load > DDR3_DSP1_DATA

    .text        : load > DDR3_DSP1_CODE /* Code */
    .data        : load > DDR3_DSP1_DATA /* Initialized Global and Static variables */
    .bss         : load > DDR3_DSP1_DATA /* Uninitialized or Zero initialized */
                                         /* Global and Static Variables       */
                    RUN_START(bss_start)
                    RUN_END(bss_end)
    .const       : load > DDR3_DSP1_DATA  /* Global Constants */
    .cinit       : load > DDR3_DSP1_DATA
    .stack       : load > DDR3_DSP1_STACK /* Software System Stack */
    .plt         : load > DDR3_DSP1_DATA
    .my_sect_ddr : load > DDR3_DSP1_DATA
    .far         : load > DDR3_DSP1_DATA
    .fardata     : load > DDR3_DSP1_DATA
    .neardata    : load > DDR3_DSP1_DATA
    .switch      : load > DDR3_DSP1_DATA
}
