// Seed: 3908677197
module module_0;
  wire id_1;
  wire id_2;
  parameter id_3 = 1;
  parameter id_4 = 1;
endmodule
module module_1 #(
    parameter id_19 = 32'd41,
    parameter id_22 = 32'd84
) (
    output tri id_0,
    output tri0 id_1,
    input supply0 id_2,
    input wire id_3,
    input tri1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    output tri0 id_7,
    input supply0 id_8,
    output tri0 id_9,
    input tri1 id_10,
    input wand id_11,
    output supply0 id_12,
    input tri0 id_13,
    input tri id_14,
    output supply1 id_15,
    input uwire id_16,
    output supply1 id_17,
    output wire id_18,
    input uwire _id_19,
    output uwire id_20,
    output logic id_21,
    input wire _id_22,
    output tri1 id_23,
    input tri id_24,
    input supply1 id_25[id_19 : 1],
    output tri0 id_26[-1  *  id_22 : (  1  )],
    output wire id_27,
    input tri0 id_28,
    output wire id_29,
    input wor id_30,
    output supply1 id_31,
    output tri0 id_32,
    output uwire id_33,
    input supply0 id_34,
    input tri1 id_35,
    input wand id_36
);
  always begin : LABEL_0
    id_21 <= 1;
    $signed(59);
    ;
  end
  wire id_38, id_39;
  module_0 modCall_1 ();
endmodule
