plane	,	V_15
need_fbc_vtd_wa	,	F_122
I915_TILING_X	,	V_151
i915_gem_object_to_ggtt	,	F_86
"no enabled planes can have FBC"	,	L_18
i915_gem_stolen_insert_node_in_range	,	F_69
I915_WRITE	,	F_16
FBC_CFB_BASE	,	V_117
intel_fb_obj	,	F_87
intel_crtc_active	,	F_120
"reserved %llu bytes of contiguous stolen space for FBC, threshold: %d\n"	,	L_4
stride	,	V_21
"rotation unsupported"	,	L_10
intel_fbc_enable	,	F_113
pixel_format	,	V_48
intel_fbc_work_fn	,	F_48
multiple_pipes_ok	,	F_65
SNB_CPU_FENCE_ENABLE	,	V_61
dev	,	V_90
intel_rotation_90_or_270	,	F_10
scheduled_vblank	,	V_88
state	,	V_174
intel_fbc_reg_params	,	V_27
height	,	V_12
intel_fbc_can_choose	,	F_96
cache	,	V_10
intel_fbc_pre_update	,	F_100
IS_HASWELL	,	F_4
intel_fbc_hw_is_active	,	F_43
ILK_FBC_RT_BASE	,	V_64
active	,	V_76
mkwrite_device_info	,	F_128
drm_plane_state	,	V_178
fence_y_offset	,	V_40
IS_I945GM	,	F_24
g4x_fbc_is_active	,	F_30
adjusted_mode	,	V_141
ILK_FBC_RT_VALID	,	V_66
node	,	V_96
intel_fbc_can_activate	,	F_95
intel_fbc_hw_deactivate	,	F_46
size	,	V_97
intel_fbc_global_disable	,	F_117
IVB_DPFC_CTL_FENCE_EN	,	V_68
"drm: not enough stolen space for compressed buffer (need %d more bytes), disabling. Hint: you may be able to increase stolen memory size in the BIOS to avoid this.\n"	,	L_5
intel_fbc_init_pipe_state	,	F_118
GFP_KERNEL	,	V_115
for_each_intel_crtc	,	F_119
drm_plane	,	V_177
fb_cpp	,	V_98
intel_fbc_choose_crtc	,	F_107
effective_h	,	V_127
drm_format_plane_cpp	,	F_28
src_h	,	V_17
IVB_DPFC_CTL_PLANE	,	F_40
"FBC idle timed out\n"	,	L_1
to_intel_plane_state	,	F_111
FBC_CTL_PLANE	,	F_23
stolen_base	,	V_119
intel_fbc_invalidate	,	F_105
FBC_CTL_INTERVAL_SHIFT	,	V_41
stolen_usable_size	,	V_105
mutex_init	,	F_127
intel_fbc_hw_tracking_covers_screen	,	F_84
FBC_CTL_CPU_FENCE	,	V_37
effective_w	,	V_126
mutex_unlock	,	F_54
IS_GEN2	,	F_20
min	,	F_13
src_w	,	V_18
old_params	,	V_163
no_fbc_on_multiple_pipes	,	F_7
drm_crtc	,	V_175
IS_GEN4	,	F_22
IS_GEN3	,	F_81
INTEL_INFO	,	F_5
IS_GEN6	,	F_35
IS_GEN5	,	F_34
intel_fbc_alloc_cfb	,	F_70
max_h	,	V_129
INIT_WORK	,	F_126
h	,	V_14
drm_i915_private	,	V_1
i	,	V_31
uint32_t	,	T_3
drm_rect_height	,	F_91
j	,	V_180
drm_i915_gem_object	,	V_138
ILK_DISPLAY_CHICKEN1	,	V_71
vblank	,	V_82
max_w	,	V_128
w	,	V_13
mutex_lock	,	F_53
y	,	V_7
"Disabling framebuffer compression (FBC) to prevent screen flicker with VT-d enabled\n"	,	L_25
DRM_DEBUG_KMS	,	F_18
intel_wait_for_register	,	F_17
DRM_FORMAT_XRGB1555	,	V_124
i915_ggtt	,	V_99
vma	,	V_133
intel_crtc_state	,	V_136
cdclk_freq	,	V_153
"disabled per module param or by default"	,	L_16
deactivate	,	V_160
__intel_fbc_cleanup_cfb	,	F_78
fb_op_origin	,	V_168
FBC_REND_NUKE	,	V_57
drm_crtc_vblank_put	,	F_58
DPFC_SR_EN	,	V_47
MSG_FBC_REND_STATE	,	V_56
ret	,	V_102
IS_SKYLAKE	,	F_67
"mode too large for compression"	,	L_8
unlock	,	V_162
crtc_state	,	V_137
drm_atomic_state	,	V_173
"FBC enabled but not active yet\n"	,	L_23
intel_fbc_deactivate	,	F_64
intel_fbc_cleanup_cfb	,	F_79
intel_plane_state	,	V_91
POSTING_READ	,	F_32
stolen_size	,	V_104
__intel_fbc_disable	,	F_114
compressed_llb	,	V_108
"VGPU is active"	,	L_15
DRM_ERROR	,	F_51
enable_fbc	,	V_155
fb	,	V_20
gen7_fbc_activate	,	F_38
work_struct	,	V_77
ORIGIN_GTT	,	V_170
DPFC_CTL_EN	,	V_55
drm_crtc_vblank_get	,	F_50
scheduled	,	V_85
stride_is_valid	,	F_80
origin	,	V_169
possible_framebuffer_bits	,	V_166
FBC_CTL_PERIODIC	,	V_42
ORIGIN_FLIP	,	V_171
"pixel format is invalid"	,	L_12
pixel_format_is_valid	,	F_83
cancel_work_sync	,	F_116
fbc_crtc_present	,	V_179
i8xx_fbc_is_active	,	F_25
DPFC_CTL_PLANE	,	F_27
kzalloc	,	F_73
state_cache	,	V_110
err_llb	,	V_111
end	,	V_103
ILK_DPFC_FENCE_YOFF	,	V_63
lines	,	V_19
intel_fbc_hw_activate	,	F_45
retry	,	V_86
"pixel rate is too big"	,	L_13
"vblank not available for FBC on pipe %c\n"	,	L_2
rotation	,	V_16
again	,	V_106
busy_bits	,	V_172
start	,	V_113
intel_vgpu_active	,	F_97
intel_fbc_reg_params_equal	,	F_99
obj	,	V_139
I915_FENCE_REG_NONE	,	V_51
for_each_plane_in_state	,	F_110
DRM_FORMAT_XRGB8888	,	V_122
intel_crtc	,	V_4
base	,	V_6
drm_crtc_vblank_count	,	F_56
err_fb	,	V_116
__intel_fbc_post_update	,	F_101
DRM_MODE_FLAG_INTERLACE	,	V_149
"CFB requirements changed"	,	L_14
IS_IVYBRIDGE	,	F_39
mutex_is_locked	,	F_62
"unsupported by this chipset"	,	L_27
dev_priv	,	V_2
ggtt_offset	,	V_65
fbc_on_plane_a_only	,	F_6
"not enough stolen memory"	,	L_21
lock	,	V_84
"framebuffer stride not supported"	,	L_11
FBC_CTL_STRIDE_SHIFT	,	V_44
id	,	V_135
intel_fbc_post_update	,	F_102
g4x_fbc_activate	,	F_26
intel_iommu_gfx_mapped	,	V_181
DRM_ROTATE_0	,	V_152
i915	,	V_154
fbc	,	V_29
work	,	V_79
intel_fbc_flush	,	F_106
wait_event_timeout	,	F_55
params	,	V_28
"no enabled pipes can have FBC"	,	L_17
ENOSPC	,	V_121
intel_fbc_get_reg_params	,	F_98
fbc_supported	,	F_1
i915_gem_stolen_remove_node	,	F_76
"more than one pipe active"	,	L_19
crtc	,	V_5
FBC_TAG	,	F_21
fence_reg	,	V_45
IS_KABYLAKE	,	F_68
adjusted_x	,	V_130
DPFC_CTL_FENCE_EN	,	V_52
DPFC_FENCE_YOFF	,	V_53
intel_fbc_get_plane_source_size	,	F_9
get_crtc_fence_y_offset	,	F_8
drm_rect_width	,	F_90
FBC_CTL_C3_IDLE	,	V_43
"framebuffer not tiled or fenced"	,	L_9
IS_BROXTON	,	F_124
"primary plane not visible"	,	L_6
adjusted_y	,	V_8
DRM_INFO	,	F_72
primary	,	V_164
mode_flags	,	V_140
kfree	,	F_75
intel_sanitize_fbc_option	,	F_121
I915_READ	,	F_15
flags	,	V_142
"Reducing the compressed framebuffer size. This may lead to less power savings than a non-reduced-size. Try to increase stolen memory size if available in BIOS.\n"	,	L_3
pr_info_once	,	F_77
DPFC_CTL_LIMIT_1X	,	V_50
enabled	,	V_161
to_intel_crtc_state	,	F_112
intel_fbc_is_active	,	F_47
out	,	V_89
ggtt	,	V_100
gen	,	V_3
intel_fbc_calculate_cfb_size	,	F_11
FBC_STATUS	,	V_25
HSW_FBCQ_DIS	,	V_74
FBC_CTL_IDLE_IMM	,	V_36
PIPE_A	,	V_156
ilk_fbc_activate	,	F_33
CONFIG_INTEL_IOMMU	,	F_123
i8xx_fbc_activate	,	F_19
tiling_mode	,	V_147
to_i915	,	F_60
hsw_bdw_pixel_rate	,	V_143
INTEL_FRONTBUFFER_PRIMARY	,	F_130
FBC_LL_SIZE	,	V_33
frontbuffer_bits	,	V_167
FBC_CONTROL	,	V_23
to_intel_crtc	,	F_109
width	,	V_11
dpfc_ctl	,	V_46
IS_GM45	,	F_44
DRM_FORMAT_XBGR8888	,	V_123
FBC_STAT_COMPRESSING	,	V_26
FBC_FENCE_OFF	,	V_39
DPFC_CPU_FENCE_OFFSET	,	V_62
queue	,	V_87
__work	,	V_78
fbc_on_pipe_a_only	,	F_3
threshold	,	V_58
i915_vma	,	V_132
has_fbc	,	V_182
ilk_pipe_pixel_rate	,	F_89
"FBC enabled (active or scheduled)"	,	L_20
ILK_DPFC_CONTROL	,	V_67
drm_mm_node	,	V_95
compression_threshold	,	V_101
intel_fbc_schedule_activation	,	F_59
u32	,	T_1
fbc_ctl	,	V_22
FBC_CTL_EN	,	V_24
pitches	,	V_146
cfb_size	,	V_32
pipe	,	V_73
visible_pipes_mask	,	V_94
SNB_DPFC_CTL_SA	,	V_60
drm	,	V_83
intel_fbc_state_cache	,	V_9
find_compression_threshold	,	F_66
"Enabling FBC on pipe %c\n"	,	L_22
mm	,	V_118
intel_fbc	,	V_75
visible	,	V_93
for_each_pipe	,	F_129
DRM_FORMAT_RGB565	,	V_125
PLANE_A	,	V_157
cfb_pitch	,	V_30
drm_vblank_crtc	,	V_81
HAS_FBC	,	F_2
FBC_LL_BASE	,	V_120
DPFC_CTL_LIMIT_2X	,	V_49
pipe_name	,	F_52
ilk_fbc_is_active	,	F_37
ilk_ggtt_offset	,	V_145
FBC_CTL_FENCE_DBL	,	V_35
i915_gem_object_ggtt_offset	,	F_93
schedule_work	,	F_63
fbc_ctl2	,	V_34
intel_fbc_disable	,	F_115
CHICKEN_PIPESL_1	,	F_42
for_each_crtc_in_state	,	F_108
FBC_CTL_FALSE_COLOR	,	V_70
drm_crtc_state	,	V_176
DPFC_CB_BASE	,	V_114
FBC_CONTROL2	,	V_38
drm_framebuffer	,	V_131
msecs_to_jiffies	,	F_57
IS_GEN	,	F_92
false_color	,	V_69
compressed_fb	,	V_109
i8xx_fbc_deactivate	,	F_14
ILK_DPFC_CB_BASE	,	V_112
params2	,	V_159
drm_mm_node_allocated	,	F_71
IS_G4X	,	F_82
plane_state	,	V_92
"Sanitized enable_fbc value: %d\n"	,	L_26
params1	,	V_158
i915_gem_object_get_tiling	,	F_94
INTEL_GEN	,	F_12
i915_gem_stolen_insert_node	,	F_74
intel_fbc_init	,	F_125
src	,	V_144
to_intel_plane	,	F_104
DPFC_CTL_LIMIT_4X	,	V_59
IS_BROADWELL	,	F_41
intel_fbc_work	,	V_80
WARN_ON	,	F_61
ILK_FBCQ_DIS	,	V_72
intel_fbc_update_state_cache	,	F_88
no_fbc_reason	,	V_148
frontbuffer_bit	,	V_165
intel_fbc_get_frontbuffer_bit	,	F_103
uninitialized_var	,	V_107
container_of	,	F_49
u64	,	T_2
g4x_fbc_deactivate	,	F_29
ilk_fbc_deactivate	,	F_36
"Disabling FBC on pipe %c\n"	,	L_24
intel_fbc_recompress	,	F_31
get_fence_id	,	F_85
fence	,	V_134
"incompatible mode"	,	L_7
DRM_MODE_FLAG_DBLSCAN	,	V_150
DPFC_CONTROL	,	V_54
