#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jul 24 10:27:03 2018
# Process ID: 22480
# Current directory: C:/Users/mloui/Documents/ROIC/roic_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12672 C:\Users\mloui\Documents\ROIC\roic_test\roic_test.xpr
# Log file: C:/Users/mloui/Documents/ROIC/roic_test/vivado.log
# Journal file: C:/Users/mloui/Documents/ROIC/roic_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mloui/Documents/ROIC/roic_test/roic_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mloui/Documents/ROIC/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxV/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'base_mb.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
base_mb_pwmcore_0_0

open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 953.906 ; gain = 254.883
update_compile_order -fileset sources_1
open_bd_design {C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/base_mb.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- nasa.gov:user:pwmcore:1.0 - pwmcore_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <base_mb> from BD file <C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/base_mb.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1001.508 ; gain = 46.813
ipx::edit_ip_in_project -upgrade true -name pwmcore_v1_0_project -directory C:/Users/mloui/Documents/ROIC/roic_test/roic_test.tmp/pwmcore_v1_0_project c:/Users/mloui/Documents/ROIC/ip_repo/pwmcore_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxV/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mloui/Documents/ROIC/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1064.613 ; gain = 42.313
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
launch_runs synth_1 -jobs 4
[Tue Jul 24 10:39:34 2018] Launched synth_1...
Run output will be captured here: c:/users/mloui/documents/roic/roic_test/roic_test.tmp/pwmcore_v1_0_project/pwmcore_v1_0_project.runs/synth_1/runme.log
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project roic_test
report_ip_status -name ip_status 
upgrade_ip -vlnv nasa.gov:user:pwmcore:1.0 [get_ips  base_mb_pwmcore_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/base_mb.bd'
INFO: [IP_Flow 19-3422] Upgraded base_mb_pwmcore_0_0 (pwmcore_v1.0 1.0) from revision 5 to revision 6
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'DBG_COUNTER'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'DBG_DUTY_CYCLE'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'base_mb_pwmcore_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'DBG_COUNTER' is not found on the upgraded version of the cell '/pwmcore_0'. Its connection to the net 'pwmcore_0_DBG_COUNTER' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'DBG_DUTY_CYCLE' is not found on the upgraded version of the cell '/pwmcore_0'. Its connection to the net 'pwmcore_0_DBG_DUTY_CYCLE' has been removed.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'base_mb_pwmcore_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/mloui/Documents/ROIC/roic_test/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
WARNING: [BD 41-597] NET <pwmcore_0_DBG_COUNTER> has no source
WARNING: [BD 41-597] NET <pwmcore_0_DBG_DUTY_CYCLE> has no source
Wrote  : <C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/base_mb.bd> 
Wrote  : <C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ui/bd_c2e9b563.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/mloui/Documents/ROIC/roic_test/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips base_mb_pwmcore_0_0] -no_script -sync -force -quiet
delete_bd_objs [get_bd_nets pwmcore_0_DBG_COUNTER] [get_bd_nets pwmcore_0_DBG_DUTY_CYCLE] [get_bd_cells ila_0]
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/base_mb.bd> 
Wrote  : <C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/ui/bd_c2e9b563.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
Wrote  : <C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/base_mb.bd> 
VHDL Output written to : C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/synth/base_mb.vhd
VHDL Output written to : C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/sim/base_mb.vhd
VHDL Output written to : C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/hdl/base_mb_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwmcore_0 .
Exporting to file C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/hw_handoff/base_mb.hwh
Generated Block Design Tcl file C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/hw_handoff/base_mb_bd.tcl
Generated Hardware Definition File C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/synth/base_mb.hwdef
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mloui/Documents/ROIC/ip_repo'.
[Tue Jul 24 10:43:05 2018] Launched base_mb_pwmcore_0_0_synth_1, synth_1...
Run output will be captured here:
base_mb_pwmcore_0_0_synth_1: C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/base_mb_pwmcore_0_0_synth_1/runme.log
synth_1: C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/synth_1/runme.log
[Tue Jul 24 10:43:05 2018] Launched impl_1...
Run output will be captured here: C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1215.141 ; gain = 103.660
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-JTAG-SMT2NC-210308A3B989" may be locked by another hw_server.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A3B989
CRITICAL WARNING: [Xicom 50-38] xicom: The current version of Vivado does not support this detected version of the MIG core. 2015.2 is the last version supporting it.
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
ERROR: [Common 17-48] File not found: C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper.ltx
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A3B989
set_property PROGRAM.FILE {C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper.bit} [get_hw_devices xcku040_0]
open_bd_design {C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/base_mb.bd}
set_property PROBES.FILE {} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1817.797 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-1434] Device xcku040 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
file copy -force C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper.sysdef C:/Users/mloui/Documents/ROIC/roic_test/roic_test.sdk/base_mb_wrapper.hdf

close_hw
file copy -force C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper.sysdef C:/Users/mloui/Documents/ROIC/roic_test/roic_test.sdk/base_mb_wrapper.hdf

launch_sdk -workspace C:/Users/mloui/Documents/ROIC/roic_test/roic_test.sdk -hwspec C:/Users/mloui/Documents/ROIC/roic_test/roic_test.sdk/base_mb_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/mloui/Documents/ROIC/roic_test/roic_test.sdk -hwspec C:/Users/mloui/Documents/ROIC/roic_test/roic_test.sdk/base_mb_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project pwmcore_v1_0_project
close_project
****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source c:/users/mloui/documents/roic/roic_test/roic_test.tmp/pwmcore_v1_0_project/pwmcore_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/users/mloui/documents/roic/roic_test/roic_test.tmp/pwmcore_v1_0_project/pwmcore_v1_0_project.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Tue Jul 24 15:19:34 2018. For additional details about this file, please refer to the WebTalk help file at C:/XilinxV/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 24 15:19:34 2018...
ipx::edit_ip_in_project -upgrade true -name pwmcore_v1_0_project -directory C:/Users/mloui/Documents/ROIC/roic_test/roic_test.tmp/pwmcore_v1_0_project c:/Users/mloui/Documents/ROIC/ip_repo/pwmcore_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxV/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mloui/Documents/ROIC/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
file copy -force C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper.sysdef C:/Users/mloui/Documents/ROIC/roic_test/roic_test.sdk/base_mb_wrapper.hdf

launch_sdk -workspace C:/Users/mloui/Documents/ROIC/roic_test/roic_test.sdk -hwspec C:/Users/mloui/Documents/ROIC/roic_test/roic_test.sdk/base_mb_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/mloui/Documents/ROIC/roic_test/roic_test.sdk -hwspec C:/Users/mloui/Documents/ROIC/roic_test/roic_test.sdk/base_mb_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
report_ip_status -name ip_status 
file copy -force C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper.sysdef C:/Users/mloui/Documents/ROIC/roic_test/roic_test.sdk/base_mb_wrapper.hdf

launch_sdk -workspace C:/Users/mloui/Documents/ROIC/roic_test/roic_test.sdk -hwspec C:/Users/mloui/Documents/ROIC/roic_test/roic_test.sdk/base_mb_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/mloui/Documents/ROIC/roic_test/roic_test.sdk -hwspec C:/Users/mloui/Documents/ROIC/roic_test/roic_test.sdk/base_mb_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/mloui/Documents/ROIC/roic_test/roic_test.sdk -hwspec C:/Users/mloui/Documents/ROIC/roic_test/roic_test.sdk/base_mb_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/mloui/Documents/ROIC/roic_test/roic_test.sdk -hwspec C:/Users/mloui/Documents/ROIC/roic_test/roic_test.sdk/base_mb_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
upgrade_ip -vlnv nasa.gov:user:pwmcore:1.0 [get_ips  base_mb_pwmcore_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/base_mb.bd'
INFO: [IP_Flow 19-1972] Upgraded base_mb_pwmcore_0_0 from pwmcore_v1.0 1.0 to pwmcore_v1.0 1.0
