// initial seed: rawStdGen 0 1
// Seed: seed_0_1
-------------------

module h
  (output integer bohvl, output logic [3:3] erswoodzc, input bit aqwfs [3:2], input int whovhmm, input real axymuf [2:4]);
  
  
  not lrupcio(mqa, mqa);
  not gmjrn(bohvl, mqa);
  
endmodule: h

module shkg
  (output int xq, output bit [2:1] zy, input int gtlqf [2:0], input int wlrkzukunw [2:0]);
  
  
  nand m(xq, xq, xq);
  
endmodule: shkg

module fppxzdqch
  (output bit ypxv [2:1], input uwire zm);
  
  
  
endmodule: fppxzdqch


Data.Fin.[1mFin[0m [38;5;10mcovered fully[0m (39 times)
  - FS: [38;5;10mcovered[0m (29 times)
  - FZ: [38;5;10mcovered[0m (10 times)

Prelude.Types.[1mNat[0m [38;5;10mcovered fully[0m (41 times)
  - S: [38;5;10mcovered[0m (27 times)
  - Z: [38;5;10mcovered[0m (14 times)

Test.Verilog.ConnectionsValidation.[1mCanConnect[0m [38;5;11mcovered partially[0m (7 times)
  - CCUnpackedUnpacked: [38;5;9mnot covered[0m
  - CCVarOrPacked: [38;5;10mcovered[0m (7 times)

Test.Verilog.ConnectionsValidation.[1mEqNat[0m [38;5;9mnot covered[0m
  - Same: [38;5;9mnot covered[0m

Test.Verilog.ConnectionsValidation.[1mSourceForSink[0m [38;5;10mcovered fully[0m (9 times)
  - NoSource: [38;5;10mcovered[0m (2 times)
  - SingleSource: [38;5;10mcovered[0m (7 times)

Test.Verilog.ConnectionsValidation.[1mVarOrPacked[0m [38;5;10mcovered fully[0m (14 times)
  - P: [38;5;10mcovered[0m (1 time)
  - V: [38;5;10mcovered[0m (13 times)

Test.Verilog.ConnsList.[1mConnections[0m [38;5;10mcovered fully[0m (12 times)
  - (::): [38;5;10mcovered[0m (9 times)
  - Nil: [38;5;10mcovered[0m (3 times)

Test.Verilog.FinsList.[1mFinsList[0m [38;5;10mcovered fully[0m (6 times)
  - (::): [38;5;10mcovered[0m (3 times)
  - Nil: [38;5;10mcovered[0m (3 times)

Test.Verilog.ModuleSig.[1mModuleSig[0m [38;5;10mcovered fully[0m (3 times)
  - MkModuleSig: [38;5;10mcovered[0m (3 times)

Test.Verilog.[1mModules[0m [38;5;10mcovered fully[0m (4 times)
  - End: [38;5;10mcovered[0m (1 time)
  - NewCompositeModule: [38;5;10mcovered[0m (3 times)

Test.Verilog.Ports.[1mPortType[0m [38;5;10mcovered fully[0m (11 times)
  - Arr: [38;5;10mcovered[0m (7 times)
  - Var: [38;5;10mcovered[0m (4 times)

Test.Verilog.Ports.[1mPortsList[0m [38;5;10mcovered fully[0m (17 times)
  - (::): [38;5;10mcovered[0m (11 times)
  - Nil: [38;5;10mcovered[0m (6 times)

Test.Verilog.SVTypes.[1mAllowedInPackedArr[0m [38;5;10mcovered fully[0m (2 times)
  - B: [38;5;10mcovered[0m (1 time)
  - L: [38;5;10mcovered[0m (1 time)

Test.Verilog.SVTypes.[1mEqSVType[0m [38;5;9mnot covered[0m
  - EqBit': [38;5;9mnot covered[0m
  - EqInt': [38;5;9mnot covered[0m
  - EqInteger': [38;5;9mnot covered[0m
  - EqLogic': [38;5;9mnot covered[0m
  - EqReal': [38;5;9mnot covered[0m
  - EqUwire': [38;5;9mnot covered[0m
  - EqWire': [38;5;9mnot covered[0m

Test.Verilog.SVTypes.[1mSVArray[0m [38;5;10mcovered fully[0m (7 times)
  - Packed: [38;5;10mcovered[0m (2 times)
  - Unpacked: [38;5;10mcovered[0m (5 times)

Test.Verilog.SVTypes.[1mSVType[0m [38;5;11mcovered partially[0m (9 times)
  - Bit': [38;5;10mcovered[0m (2 times)
  - Int': [38;5;10mcovered[0m (4 times)
  - Integer': [38;5;10mcovered[0m (1 time)
  - Logic': [38;5;9mnot covered[0m
  - Real': [38;5;10mcovered[0m (1 time)
  - Uwire': [38;5;10mcovered[0m (1 time)
  - Wire': [38;5;9mnot covered[0m
