                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
########################### Formality Setup file ############################
set_svf SYS_TOP.svf
1
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
################## Design Compiler Library Files #setup ######################
lappend search_path /home/IC/Projects/std_cells
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Projects/std_cells
lappend search_path /home/IC/Projects/rtl
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Projects/std_cells /home/IC/Projects/rtl
lappend search_path /home/IC/Projects/rtl/UART/UART_RX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Projects/std_cells /home/IC/Projects/rtl /home/IC/Projects/rtl/UART/UART_RX
lappend search_path /home/IC/Projects/rtl/UART/UART_TX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Projects/std_cells /home/IC/Projects/rtl /home/IC/Projects/rtl/UART/UART_RX /home/IC/Projects/rtl/UART/UART_TX
lappend search_path /home/IC/Projects/rtl/ASYNC_FIFO
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Projects/std_cells /home/IC/Projects/rtl /home/IC/Projects/rtl/UART/UART_RX /home/IC/Projects/rtl/UART/UART_TX /home/IC/Projects/rtl/ASYNC_FIFO
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
#echo "###############################################"
#echo "############# Reading RTL Files  ##############"
#echo "###############################################"
set file_format verilog
verilog
analyze -format $file_format [glob /home/IC/Projects/rtl/*.v]
Running PRESTO HDLC
Compiling source file /home/IC/Projects/rtl/PULSE_GEN.v
Compiling source file /home/IC/Projects/rtl/Reg_File.v
Compiling source file /home/IC/Projects/rtl/ALU.v
Compiling source file /home/IC/Projects/rtl/mux2X1.v
Compiling source file /home/IC/Projects/rtl/Clk_Div.v
Compiling source file /home/IC/Projects/rtl/CLK_GATE.v
Compiling source file /home/IC/Projects/rtl/DATA_SYNC.v
Compiling source file /home/IC/Projects/rtl/SYS_TOP.v
Compiling source file /home/IC/Projects/rtl/CLK_DIV_MUX.v
Compiling source file /home/IC/Projects/rtl/SYS_CTRL.v
Warning:  /home/IC/Projects/rtl/SYS_CTRL.v:36: Parameter keyword used in local parameter declaration. (VER-329)
Compiling source file /home/IC/Projects/rtl/RST_SYNC.v
Presto compilation completed successfully.
Loading db file '/home/IC/Projects/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
analyze -format $file_format [glob /home/IC/Projects/rtl/UART/UART_TX/*.v]
Running PRESTO HDLC
Compiling source file /home/IC/Projects/rtl/UART/UART_TX/FSM.v
Compiling source file /home/IC/Projects/rtl/UART/UART_TX/parity_Calc.v
Compiling source file /home/IC/Projects/rtl/UART/UART_TX/MUX.v
Compiling source file /home/IC/Projects/rtl/UART/UART_TX/UART_TX.v
Compiling source file /home/IC/Projects/rtl/UART/UART_TX/serializer.v
Presto compilation completed successfully.
1
analyze -format $file_format [glob /home/IC/Projects/rtl/UART/UART_RX/*.v]
Running PRESTO HDLC
Compiling source file /home/IC/Projects/rtl/UART/UART_RX/stop_check.v
Compiling source file /home/IC/Projects/rtl/UART/UART_RX/UART_RX.v
Compiling source file /home/IC/Projects/rtl/UART/UART_RX/parity_check.v
Compiling source file /home/IC/Projects/rtl/UART/UART_RX/start_check.v
Compiling source file /home/IC/Projects/rtl/UART/UART_RX/fsm.v
Compiling source file /home/IC/Projects/rtl/UART/UART_RX/counter.v
Compiling source file /home/IC/Projects/rtl/UART/UART_RX/data_sampling.v
Compiling source file /home/IC/Projects/rtl/UART/UART_RX/deserializer.v
Presto compilation completed successfully.
1
analyze -format $file_format [glob /home/IC/Projects/rtl/ASYNC_FIFO/*.v]
Running PRESTO HDLC
Compiling source file /home/IC/Projects/rtl/ASYNC_FIFO/FIFO_WR.v
Compiling source file /home/IC/Projects/rtl/ASYNC_FIFO/FIFO_MEM_CNTRL.v
Compiling source file /home/IC/Projects/rtl/ASYNC_FIFO/FIFO.v
Compiling source file /home/IC/Projects/rtl/ASYNC_FIFO/DF_SYNC.v
Compiling source file /home/IC/Projects/rtl/ASYNC_FIFO/FIFO_RD.v
Presto compilation completed successfully.
1
elaborate -lib work SYS_TOP
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'SYS_TOP'.
Information: Building the design 'mux2X1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'DATA_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "BUS_WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine DATA_SYNC_BUS_WIDTH8 line 24 in file
		'/home/IC/Projects/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     stages_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   SYNC_BUS_EN_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_BUS_WIDTH8 line 42 in file
		'/home/IC/Projects/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  PULSE_GEN_OUT_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_BUS_WIDTH8 line 54 in file
		'/home/IC/Projects/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    EN_PULSE_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_BUS_WIDTH8 line 66 in file
		'/home/IC/Projects/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    SYNC_BUS_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'SYS_CTRL' instantiated from design 'SYS_TOP' with
	the parameters "DATA_WIDTH=8,ADDRESS_WIDTH=4,FUN_WIDTH=4,ALU_OUT_WIDTH=16". (HDL-193)

Statistics for case statements in always block at line 63 in file
	'/home/IC/Projects/rtl/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            66            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 185 in file
	'/home/IC/Projects/rtl/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           199            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16 line 51 in file
		'/home/IC/Projects/rtl/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16 line 358 in file
		'/home/IC/Projects/rtl/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ADDRESS_REG_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16 line 370 in file
		'/home/IC/Projects/rtl/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ALU_OUT_REG_reg   | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RST_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "NUM_STAGES=2". (HDL-193)

Inferred memory devices in process
	in routine RST_SYNC_NUM_STAGES2 line 14 in file
		'/home/IC/Projects/rtl/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     stages_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SYNC_RST_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Reg_File' instantiated from design 'SYS_TOP' with
	the parameters "DATA_WIDTH=8,ADDRESS_WIDTH=4,DEPTH=16". (HDL-193)

Inferred memory devices in process
	in routine Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4 line 27 in file
		'/home/IC/Projects/rtl/Reg_File.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       REG_reg       | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|       REG_reg       | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|  RD_DATA_VALID_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     RD_DATA_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=========================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs | MB |
=========================================================================================
| Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4/55 |   16   |    8    |      4       | N  |
=========================================================================================
Presto compilation completed successfully.
Information: Building the design 'ALU' instantiated from design 'SYS_TOP' with
	the parameters "OPERAND_WIDTH=8,FUN_WIDTH=4". (HDL-193)

Statistics for case statements in always block at line 18 in file
	'/home/IC/Projects/rtl/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            27            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU_OPERAND_WIDTH8_FUN_WIDTH4 line 18 in file
		'/home/IC/Projects/rtl/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLK_GATE'. (HDL-193)

Inferred memory devices in process
	in routine CLK_GATE line 10 in file
		'/home/IC/Projects/rtl/CLK_GATE.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    latch_out_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'CLK_DIV_MUX'. (HDL-193)

Statistics for case statements in always block at line 9 in file
	'/home/IC/Projects/rtl/CLK_DIV_MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            11            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Clk_Div' instantiated from design 'SYS_TOP' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine Clk_Div_WIDTH8 line 23 in file
		'/home/IC/Projects/rtl/Clk_Div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     div_clk_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      flag_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO' instantiated from design 'SYS_TOP' with
	the parameters "DATA_WIDTH=8,ADDRESS_WIDTH=4". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PULSE_GEN'. (HDL-193)

Inferred memory devices in process
	in routine PULSE_GEN line 12 in file
		'/home/IC/Projects/rtl/PULSE_GEN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     FLOP_IN_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    FLOP_OUT_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_RX'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_TX'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'DF_SYNC' instantiated from design 'FIFO_DATA_WIDTH8_ADDRESS_WIDTH4' with
	the parameters "ADDRESS_WIDTH=4". (HDL-193)

Inferred memory devices in process
	in routine DF_SYNC_ADDRESS_WIDTH4 line 16 in file
		'/home/IC/Projects/rtl/ASYNC_FIFO/DF_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       REG_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      SYNC_reg       | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_WR' instantiated from design 'FIFO_DATA_WIDTH8_ADDRESS_WIDTH4' with
	the parameters "DATA_WIDTH=8,ADDRESS_WIDTH=4". (HDL-193)
Warning:  /home/IC/Projects/rtl/ASYNC_FIFO/FIFO_WR.v:45: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 49 in file
	'/home/IC/Projects/rtl/ASYNC_FIFO/FIFO_WR.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            57            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FIFO_WR_DATA_WIDTH8_ADDRESS_WIDTH4 line 18 in file
		'/home/IC/Projects/rtl/ASYNC_FIFO/FIFO_WR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  WR_PTR_binary_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     WR_ADDR_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIFO_WR_DATA_WIDTH8_ADDRESS_WIDTH4 line 49 in file
		'/home/IC/Projects/rtl/ASYNC_FIFO/FIFO_WR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     WR_PTR_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_RD' instantiated from design 'FIFO_DATA_WIDTH8_ADDRESS_WIDTH4' with
	the parameters "DATA_WIDTH=8,ADDRESS_WIDTH=4". (HDL-193)
Warning:  /home/IC/Projects/rtl/ASYNC_FIFO/FIFO_RD.v:37: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 40 in file
	'/home/IC/Projects/rtl/ASYNC_FIFO/FIFO_RD.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            48            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4 line 18 in file
		'/home/IC/Projects/rtl/ASYNC_FIFO/FIFO_RD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  RD_PTR_binary_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     RD_ADDR_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4 line 40 in file
		'/home/IC/Projects/rtl/ASYNC_FIFO/FIFO_RD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     RD_PTR_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_MEM_CNTRL' instantiated from design 'FIFO_DATA_WIDTH8_ADDRESS_WIDTH4' with
	the parameters "DATA_WIDTH=8,ADDRESS_WIDTH=4". (HDL-193)

Inferred memory devices in process
	in routine FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4 line 24 in file
		'/home/IC/Projects/rtl/ASYNC_FIFO/FIFO_MEM_CNTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       MEM_reg       | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=======================================================================================
|               block name/line                | Inputs | Outputs | # sel inputs | MB |
=======================================================================================
| FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4/33 |   8    |    8    |      3       | N  |
=======================================================================================
Presto compilation completed successfully.
Information: Building the design 'fsm'. (HDL-193)

Statistics for case statements in always block at line 43 in file
	'/home/IC/Projects/rtl/UART/UART_RX/fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            46            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 131 in file
	'/home/IC/Projects/rtl/UART/UART_RX/fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           140            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine fsm line 31 in file
		'/home/IC/Projects/rtl/UART/UART_RX/fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'counter'. (HDL-193)

Inferred memory devices in process
	in routine counter line 13 in file
		'/home/IC/Projects/rtl/UART/UART_RX/counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   edge_count_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    bit_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'data_sampling'. (HDL-193)

Inferred memory devices in process
	in routine data_sampling line 17 in file
		'/home/IC/Projects/rtl/UART/UART_RX/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sample_1_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    sample_2_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    sample_3_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'parity_check'. (HDL-193)

Inferred memory devices in process
	in routine parity_check line 18 in file
		'/home/IC/Projects/rtl/UART/UART_RX/parity_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_bit_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine parity_check line 35 in file
		'/home/IC/Projects/rtl/UART/UART_RX/parity_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    par_error_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'start_check'. (HDL-193)

Inferred memory devices in process
	in routine start_check line 10 in file
		'/home/IC/Projects/rtl/UART/UART_RX/start_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   str_glitch_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'stop_check'. (HDL-193)

Inferred memory devices in process
	in routine stop_check line 11 in file
		'/home/IC/Projects/rtl/UART/UART_RX/stop_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    stp_error_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'deserializer'. (HDL-193)

Inferred memory devices in process
	in routine deserializer line 13 in file
		'/home/IC/Projects/rtl/UART/UART_RX/deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     p_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'serializer' instantiated from design 'UART_TX' with
	the parameters "WIDTH=8". (HDL-193)
Warning:  /home/IC/Projects/rtl/UART/UART_TX/serializer.v:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine serializer_WIDTH8 line 15 in file
		'/home/IC/Projects/rtl/UART/UART_TX/serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     counter_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|       REG_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|    SER_DATA_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FSM'. (HDL-193)

Statistics for case statements in always block at line 37 in file
	'/home/IC/Projects/rtl/UART/UART_TX/FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            40            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 88 in file
	'/home/IC/Projects/rtl/UART/UART_TX/FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            94            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM line 25 in file
		'/home/IC/Projects/rtl/UART/UART_TX/FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'parity_Calc' instantiated from design 'UART_TX' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine parity_Calc_WIDTH8 line 18 in file
		'/home/IC/Projects/rtl/UART/UART_TX/parity_Calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       REG_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     PAR_BIT_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'MUX'. (HDL-193)
Warning:  /home/IC/Projects/rtl/UART/UART_TX/MUX.v:24: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 15 in file
	'/home/IC/Projects/rtl/UART/UART_TX/MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |    auto/auto     |
===============================================
Presto compilation completed successfully.
1
#read_file -format $file_format SYS_CTRL.v
#read_file -format $file_format RST_SYNC.v
#read_file -format $file_format Reg_File.v
#read_file -format $file_format PULSE_GEN.v
#read_file -format $file_format DATA_SYNC.v
#read_file -format $file_format CLK_GATE.v
#read_file -format $file_format CLK_DIV_MUX.v
#read_file -format $file_format Clk_Div.v
#read_file -format $file_format ALU.v
#read_file -format $file_format counter.v
#read_file -format $file_format data_sampling.v
#read_file -format $file_format deserializer.v
#read_file -format $file_format fsm.v
#read_file -format $file_format parity_check.v
#read_file -format $file_format stop_check.v
#read_file -format $file_format start_check.v
#read_file -format $file_format UART_RX.v
#read_file -format $file_format FSM.v
#read_file -format $file_format MUX.v
#read_file -format $file_format parity_Calc.v
#read_file -format $file_format UART_TX.v
#read_file -format $file_format DF_SYNC.v
#read_file -format $file_format FIFO.v
#read_file -format $file_format FIFO_MEM_CNTRL.v
#read_file -format $file_format FIFO_RD.v
#read_file -format $file_format FIFO_WR.v
#read_file -format $file_format SYS_TOP.v
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'SYS_TOP'.
{SYS_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'SYS_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (29 designs)              /home/IC/Projects/syn/SYS_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/Projects/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/Projects/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/Projects/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design >> check_design.rpt
############################### Path groups ################################
puts "###############################################"
###############################################
puts "################ Path groups ##################"
################ Path groups ##################
puts "###############################################"
###############################################
group_path -name INREG -from [all_inputs]
1
group_path -name REGOUT -to [all_outputs]
1
group_path -name INOUT -from [all_inputs] -to [all_outputs]
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo ./cons.tcl
# Constraints
# ----------------------------------------------------------------------------
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
####################################################################################
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Generated Clock Definitions
# 3. Clock Latencies
# 4. Clock Uncertainties
# 4. Clock Transitions
####################################################################################
#REF_Master Clock
set REF_CLK_NAME REF_CLK
set REF_CLK_PER 20
set REF_CLK_SETUP_SKEW 0.2
set REF_CLK_HOLD_SKEW 0.1
set REF_CLK_LAT 0
set REF_CLK_RISE 0.01
set REF_CLK_FALL 0.01
create_clock -period $REF_CLK_PER -name $REF_CLK_NAME -waveform "0 [expr $REF_CLK_PER/2]" [get_ports $REF_CLK_NAME]
set_clock_latency $REF_CLK_LAT [get_ports $REF_CLK_NAME]
set_clock_uncertainty -setup $REF_CLK_SETUP_SKEW [get_ports $REF_CLK_NAME]
set_clock_uncertainty -hold $REF_CLK_HOLD_SKEW [get_ports $REF_CLK_NAME]
#set_clock_transition -rise $REF_CLK_RISE [get_ports $REF_CLK_NAME]
#set_clock_transition -fall $REF_CLK_FALL [get_ports $REF_CLK_NAME]
set_dont_touch_network $REF_CLK_NAME
#UART_Master Clock
set UART_CLK_NAME UART_CLK
set UART_CLK_PER 271.297
set UART_CLK_SETUP_SKEW 0.2
set UART_CLK_HOLD_SKEW 0.1
set UART_CLK_LAT 0
set UART_CLK_RISE 0.01
set UART_CLK_FALL 0.01
create_clock -period $UART_CLK_PER -name $UART_CLK_NAME -waveform "0 [expr $UART_CLK_PER/2]" [get_ports $UART_CLK_NAME]
set_clock_latency $UART_CLK_LAT [get_ports $UART_CLK_NAME]
set_clock_uncertainty -setup $UART_CLK_SETUP_SKEW [get_ports $UART_CLK_NAME]
set_clock_uncertainty -hold $UART_CLK_HOLD_SKEW [get_ports $UART_CLK_NAME]
#set_clock_transition -rise $UART_CLK_RISE [get_ports $UART_CLK_NAME]
#set_clock_transition -fall $UART_CLK_FALL [get_ports $UART_CLK_NAME]
set_dont_touch_network $UART_CLK_NAME
#ALU_CLK
create_generated_clock -master_clock  $REF_CLK_NAME                        -source        [get_clocks "REF_CLK"]                        -name          "ALU_CLK"                        -divide_by     1                         [get_ports CLK_GATE/GATED_CLK]
set_clock_latency $REF_CLK_LAT [get_clocks "ALU_CLK"]
set_clock_uncertainty -setup $REF_CLK_SETUP_SKEW [get_clocks "ALU_CLK"]
set_clock_uncertainty -hold $REF_CLK_HOLD_SKEW [get_clocks "ALU_CLK"]
#RX_CLK
create_generated_clock -master_clock  $UART_CLK_NAME                        -source        [get_clocks "UART_CLK"]                        -name          "RX_CLK"                        -divide_by     1                         [get_ports CLK_DIV_1/o_div_clk]
set_clock_latency $UART_CLK_LAT [get_clocks "RX_CLK"]
set_clock_uncertainty -setup $UART_CLK_SETUP_SKEW [get_clocks "RX_CLK"]
set_clock_uncertainty -hold $UART_CLK_HOLD_SKEW [get_clocks "RX_CLK"]
#TX_CLK
create_generated_clock -master_clock  $UART_CLK_NAME                        -source        [get_clocks "UART_CLK"]                        -name          "TX_CLK"                        -divide_by     32                         [get_ports CLK_DIV_2/o_div_clk]
set_clock_latency $UART_CLK_LAT [get_clocks "TX_CLK"]
set_clock_uncertainty -setup $UART_CLK_SETUP_SKEW [get_clocks "TX_CLK"]
set_clock_uncertainty -hold $UART_CLK_HOLD_SKEW [get_clocks "TX_CLK"]
####################################################################################
#########################################################
#### Section 2 : Clocks Relationships ####
#########################################################
####################################################################################
set_clock_groups -asynchronous -group [get_clocks "REF_CLK ALU_CLK"]                               -group [get_clocks "UART_CLK TX_CLK RX_CLK"] 
####################################################################################
#########################################################
#### Section 3 : set input/output delay on ports ####
#########################################################
####################################################################################
set REF_in_delay  [expr 0.2*$REF_CLK_PER]
set REF_out_delay [expr 0.2*$REF_CLK_PER]
set UART_in_delay  [expr 0.2*$UART_CLK_PER]
set UART_out_delay [expr 0.2*$UART_CLK_PER]
#Constrain Input Paths
set_input_delay $UART_in_delay -clock $UART_CLK_NAME [get_ports RX_IN]
#Constrain Output Paths
set_output_delay $UART_out_delay -clock $UART_CLK_NAME [get_ports TX_OUT]
set_output_delay $UART_out_delay -clock $UART_CLK_NAME [get_ports BUSY]
set_output_delay $UART_out_delay -clock $UART_CLK_NAME [get_ports PARITY_ERROR]
set_output_delay $UART_out_delay -clock $UART_CLK_NAME [get_ports STOP_ERROR]
####################################################################################
######################################################### 
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
set_driving_cell -lib_cell BUFX2M -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -pin Y [get_ports RX_IN]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
set LOAD 0.1
set_load $LOAD [get_ports TX_OUT]
set_load $LOAD [get_ports BUSY]
set_load $LOAD [get_ports PARITY_ERROR]
set_load $LOAD [get_ports STOP_ERROR]
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c"                          -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
####################################################################################
#########################################################
#### Section 7 : wireload Model ####
#########################################################
####################################################################################
set_wire_load_model -name tsmc13_wl30 -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
####################################################################################
#########################################################
#### Section 8 : multicycle path ####
#########################################################
####################################################################################
####################################################################################
#########################################################
#### Section 9 : Case Analysis ####
#########################################################
####################################################################################
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile -map_effort high
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 48 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'MUX'
  Processing 'parity_Calc_WIDTH8'
  Processing 'FSM'
  Processing 'serializer_WIDTH8'
  Processing 'UART_TX'
  Processing 'deserializer'
  Processing 'stop_check'
  Processing 'start_check'
  Processing 'parity_check'
  Processing 'data_sampling'
  Processing 'counter'
  Processing 'fsm'
  Processing 'UART_RX'
  Processing 'PULSE_GEN'
  Processing 'FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4'
  Processing 'FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4'
Information: The register 'RD_PTR_reg[4]' is a constant and will be removed. (OPT-1206)
  Processing 'FIFO_WR_DATA_WIDTH8_ADDRESS_WIDTH4'
Information: The register 'WR_PTR_reg[4]' is a constant and will be removed. (OPT-1206)
  Processing 'DF_SYNC_ADDRESS_WIDTH4_0'
Information: The register 'SYNC_reg[4]' is a constant and will be removed. (OPT-1206)
  Processing 'FIFO_DATA_WIDTH8_ADDRESS_WIDTH4'
  Processing 'Clk_Div_WIDTH8_0'
  Processing 'CLK_DIV_MUX'
  Processing 'CLK_GATE'
  Processing 'ALU_OPERAND_WIDTH8_FUN_WIDTH4'
  Processing 'Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4'
  Processing 'RST_SYNC_NUM_STAGES2_0'
  Processing 'SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16'
  Processing 'DATA_SYNC_BUS_WIDTH8'
  Processing 'mux2X1_0'
  Processing 'mux2X1_1'
  Processing 'SYS_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'data_sampling_DW01_cmp6_0'
  Processing 'data_sampling_DW01_inc_0'
  Processing 'data_sampling_DW01_cmp6_1'
  Processing 'data_sampling_DW01_cmp6_2'
  Processing 'data_sampling_DW01_dec_0'
  Processing 'counter_DW01_inc_0'
  Processing 'counter_DW01_cmp6_0'
  Processing 'counter_DW01_dec_0'
  Processing 'fsm_DW01_cmp6_0'
  Processing 'fsm_DW01_dec_0'
  Processing 'FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4_DW01_inc_0'
  Processing 'FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4_DW01_cmp6_0'
  Processing 'FIFO_WR_DATA_WIDTH8_ADDRESS_WIDTH4_DW01_inc_0'
  Processing 'Clk_Div_WIDTH8_1_DW01_inc_0'
  Processing 'Clk_Div_WIDTH8_1_DW01_cmp6_0'
  Processing 'Clk_Div_WIDTH8_1_DW01_cmp6_1'
  Processing 'Clk_Div_WIDTH8_1_DW01_dec_0'
  Processing 'Clk_Div_WIDTH8_0_DW01_inc_0'
  Processing 'Clk_Div_WIDTH8_0_DW01_cmp6_0'
  Processing 'Clk_Div_WIDTH8_0_DW01_cmp6_1'
  Processing 'Clk_Div_WIDTH8_0_DW01_dec_0'
  Processing 'ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW_div_uns_0'
  Processing 'ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_sub_0'
  Processing 'ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_0'
  Processing 'ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_cmp6_0'
  Processing 'ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW02_mult_0'
  Processing 'ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_1'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:19  808088.7      0.00       0.0      56.3                          
    0:00:19  808088.7      0.00       0.0      56.3                          
    0:00:19  808088.7      0.00       0.0      56.3                          
    0:00:19  808088.7      0.00       0.0      56.3                          
    0:00:19  808088.7      0.00       0.0      56.3                          
    0:00:22  781105.1      9.40      15.4      34.3                          
    0:00:23  781982.9      5.84       8.9      34.2                          
    0:00:24  782698.1      6.76       9.6      19.6                          
    0:00:24  782464.0      6.82      10.2      19.6                          
    0:00:24  782456.9      5.46       7.5      19.6                          
    0:00:25  782434.6      5.91       8.4      19.6                          
    0:00:25  782431.0      5.90       8.4      19.6                          
    0:00:25  782431.0      5.90       8.4      19.6                          
    0:00:25  782431.0      5.90       8.4      19.6                          
    0:00:25  782431.0      5.90       8.4      19.6                          
    0:00:25  782431.0      5.90       8.4      19.6                          
    0:00:26  783008.7      5.90       8.4       8.5                          
    0:00:26  783154.6      5.90       8.4       4.3                          
    0:00:26  783159.3      5.90       8.4       3.4                          
    0:00:26  783159.3      5.90       8.4       3.0                          
    0:00:26  783159.3      5.90       8.4       2.6                          
    0:00:26  783159.3      5.90       8.4       2.6                          
    0:00:26  783159.3      5.90       8.4       2.6                          
    0:00:26  783159.3      5.90       8.4       2.6                          
    0:00:27  786236.0      0.00       0.0       3.3                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:27  786236.0      0.00       0.0       3.3                          
    0:00:27  786236.0      0.00       0.0       3.3                          
    0:00:29  755608.8      0.00       0.0      85.0                          
    0:00:30  752965.2      0.00       0.0      88.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:30  752965.2      0.00       0.0      88.3                          
    0:00:31  756502.9      0.00       0.0      44.3 UART_RX/DUT5/stp_error   
    0:00:32  761091.2      0.01       0.0       0.0 ALU/div_48/u_div/PartRem[2][4]
    0:00:32  761097.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:32  761097.1      0.00       0.0       0.0                          
    0:00:32  761097.1      0.00       0.0       0.0                          
    0:00:33  756987.6      0.06       0.1       0.0                          
    0:00:33  756244.1      0.06       0.1       0.0                          
    0:00:33  755954.7      0.06       0.1       0.0                          
    0:00:33  755665.3      0.06       0.1       0.0                          
    0:00:33  755520.6      0.06       0.1       0.0                          
    0:00:33  755520.6      0.06       0.1       0.0                          
    0:00:33  755660.6      0.00       0.0       0.0                          
    0:00:34  755424.0      0.39       0.4       0.0                          
    0:00:34  755417.0      0.36       0.4       0.0                          
    0:00:34  755417.0      0.36       0.4       0.0                          
    0:00:34  755417.0      0.36       0.4       0.0                          
    0:00:34  755417.0      0.36       0.4       0.0                          
    0:00:34  755417.0      0.36       0.4       0.0                          
    0:00:34  755417.0      0.36       0.4       0.0                          
    0:00:34  755780.5      0.00       0.0       0.0                          
Loading db file '/home/IC/Projects/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
##################### Close Formality Setup file ###########################
set_svf -off
1
#############################################################################
# Write out Design after initial compile
#############################################################################
write_file -format verilog -hierarchy -output SYS_TOP.v
Writing verilog file '/home/IC/Projects/syn/SYS_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module FIFO_DATA_WIDTH8_ADDRESS_WIDTH4 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format ddc -hierarchy -output SYS_TOP.ddc
Writing ddc file 'SYS_TOP.ddc'.
1
write_sdf SYS_TOP.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Projects/syn/SYS_TOP.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc SYS_TOP.sdc
1
################# reporting #######################
report_power -hierarchy > power.rpt
report_area -hierarchy > area.rpt
report_timing -max_paths 100 -delay_type max > setup.rpt
report_timing -max_paths 100 -delay_type min > hold.rpt
report_clock -attributes > clocks.rpt
report_constraint -all_violators > constrain.rpt
############################################################################
# DFT Preparation Section
############################################################################
set flops_per_chain 100
100
set num_flops [sizeof_collection [all_registers -edge_triggered]]
381
set num_chains [expr $num_flops / $flops_per_chain + 1 ]
4
################# starting graphical user interface #######################
#gui_start
dc_shell> exit

Memory usage for main task 289 Mbytes.
Memory usage for this session 289 Mbytes.
CPU usage for this session 29 seconds ( 0.01 hours ).

Thank you...
