
            Lattice Mapping Report File for Design Module 'mux00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     mux00_mux0.ngd -o mux00_mux0_map.ncd -pr mux00_mux0.prf -mp mux00_mux0.mrp
     -lpf C:/Users/braya/Downloads/Arquitectura de computadoras/06-projectDiamon
     d-1erParc/02-mux00/mux0/mux00_mux0_synplify.lpf -lpf
     C:/Users/braya/Downloads/Arquitectura de
     computadoras/06-projectDiamond-1erParc/02-mux00/mux00.lpf -c 0 -gui -msgset
     C:/Users/braya/Downloads/Arquitectura de
     computadoras/06-projectDiamond-1erParc/02-mux00/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  02/16/22  21:08:07

Design Summary
--------------

   Number of registers:      0 out of  7209 (0%)
      PFU registers:            0 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        12 out of  3432 (0%)
      SLICEs as Logic/ROM:     12 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:         24 out of  6864 (0%)
      Number used as logic LUTs:         24
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 28 + 4(JTAG) out of 115 (28%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  0

                                    Page 1




Design:  mux00                                         Date:  02/16/22  21:08:07

Design Summary (cont)
---------------------
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net N_14_0: 8 loads
     Net N_19: 8 loads
     Net N_24: 8 loads
     Net N_28_0: 8 loads
     Net selm_c[0]: 4 loads
     Net selm_c[1]: 4 loads
     Net selm_c[2]: 4 loads
     Net selm_c[3]: 4 loads
     Net Bm_c[0]: 2 loads
     Net Bm_c[1]: 2 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| Ym[0]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Am[0]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ym[7]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ym[6]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ym[5]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ym[4]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ym[3]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ym[2]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ym[1]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| selm[3]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| selm[2]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  mux00                                         Date:  02/16/22  21:08:07

IO (PIO) Attributes (cont)
--------------------------
| selm[1]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| selm[0]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bm[7]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bm[6]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bm[5]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bm[4]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bm[3]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bm[2]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bm[1]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bm[0]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Am[7]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Am[6]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Am[5]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Am[4]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Am[3]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Am[2]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Am[1]               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.

     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 57 MB
        





                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
