# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# File: /home/estudiante/Descargas/Digi2-Lab4/Lab4/MultiCycle/Lab4PIN.csv
# Generated on: Fri May 19 14:48:06 2023

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
DataAdr[31],Output,,,,,,,,,
DataAdr[30],Output,,,,,,,,,
DataAdr[29],Output,,,,,,,,,
DataAdr[28],Output,,,,,,,,,
DataAdr[27],Output,,,,,,,,,
DataAdr[26],Output,,,,,,,,,
DataAdr[25],Output,,,,,,,,,
DataAdr[24],Output,,,,,,,,,
DataAdr[23],Output,,,,,,,,,
DataAdr[22],Output,,,,,,,,,
DataAdr[21],Output,,,,,,,,,
DataAdr[20],Output,,,,,,,,,
DataAdr[19],Output,,,,,,,,,
DataAdr[18],Output,,,,,,,,,
DataAdr[17],Output,,,,,,,,,
DataAdr[16],Output,,,,,,,,,
DataAdr[15],Output,,,,,,,,,
DataAdr[14],Output,,,,,,,,,
DataAdr[13],Output,,,,,,,,,
DataAdr[12],Output,,,,,,,,,
DataAdr[11],Output,,,,,,,,,
DataAdr[10],Output,,,,,,,,,
DataAdr[9],Output,,,,,,,,,
DataAdr[8],Output,,,,,,,,,
DataAdr[7],Output,,,,,,,,,
DataAdr[6],Output,,,,,,,,,
DataAdr[5],Output,,,,,,,,,
DataAdr[4],Output,,,,,,,,,
DataAdr[3],Output,,,,,,,,,
DataAdr[2],Output,,,,,,,,,
DataAdr[1],Output,,,,,,,,,
DataAdr[0],Output,,,,,,,,,
MemWrite,Output,,,,,,,,,
WriteData[31],Output,,,,,,,,,
WriteData[30],Output,,,,,,,,,
WriteData[29],Output,,,,,,,,,
WriteData[28],Output,,,,,,,,,
WriteData[27],Output,,,,,,,,,
WriteData[26],Output,,,,,,,,,
WriteData[25],Output,,,,,,,,,
WriteData[24],Output,,,,,,,,,
WriteData[23],Output,,,,,,,,,
WriteData[22],Output,,,,,,,,,
WriteData[21],Output,,,,,,,,,
WriteData[20],Output,,,,,,,,,
WriteData[19],Output,,,,,,,,,
WriteData[18],Output,,,,,,,,,
WriteData[17],Output,,,,,,,,,
WriteData[16],Output,,,,,,,,,
WriteData[15],Output,,,,,,,,,
WriteData[14],Output,,,,,,,,,
WriteData[13],Output,,,,,,,,,
WriteData[12],Output,,,,,,,,,
WriteData[11],Output,,,,,,,,,
WriteData[10],Output,,,,,,,,,
WriteData[9],Output,,,,,,,,,
WriteData[8],Output,,,,,,,,,
WriteData[7],Output,,,,,,,,,
WriteData[6],Output,,,,,,,,,
WriteData[5],Output,,,,,,,,,
WriteData[4],Output,,,,,,,,,
WriteData[3],Output,,,,,,,,,
WriteData[2],Output,,,,,,,,,
WriteData[1],Output,,,,,,,,,
WriteData[0],Output,,,,,,,,,
button,Input,PIN_A7,7,B7_N0,,,,,,
clk,Input,PIN_P11,3,B3_N0,,,,,,
displays[27],Output,PIN_F21,6,B6_N0,,,,,,
displays[26],Output,PIN_E22,6,B6_N0,,,,,,
displays[25],Output,PIN_E21,6,B6_N0,,,,,,
displays[24],Output,PIN_C19,7,B7_N0,,,,,,
displays[23],Output,PIN_C20,6,B6_N0,,,,,,
displays[22],Output,PIN_D19,6,B6_N0,,,,,,
displays[21],Output,PIN_E17,6,B6_N0,,,,,,
displays[20],Output,PIN_B20,6,B6_N0,,,,,,
displays[19],Output,PIN_A20,7,B7_N0,,,,,,
displays[18],Output,PIN_B19,7,B7_N0,,,,,,
displays[17],Output,PIN_A21,6,B6_N0,,,,,,
displays[16],Output,PIN_B21,6,B6_N0,,,,,,
displays[15],Output,PIN_C22,6,B6_N0,,,,,,
displays[14],Output,PIN_B22,6,B6_N0,,,,,,
displays[13],Output,PIN_C18,7,B7_N0,,,,,,
displays[12],Output,PIN_D18,6,B6_N0,,,,,,
displays[11],Output,PIN_E18,6,B6_N0,,,,,,
displays[10],Output,PIN_B16,7,B7_N0,,,,,,
displays[9],Output,PIN_A17,7,B7_N0,,,,,,
displays[8],Output,PIN_A18,7,B7_N0,,,,,,
displays[7],Output,PIN_B17,7,B7_N0,,,,,,
displays[6],Output,PIN_C14,7,B7_N0,,,,,,
displays[5],Output,PIN_E15,7,B7_N0,,,,,,
displays[4],Output,PIN_C15,7,B7_N0,,,,,,
displays[3],Output,PIN_C16,7,B7_N0,,,,,,
displays[2],Output,PIN_E16,7,B7_N0,,,,,,
displays[1],Output,PIN_D17,7,B7_N0,,,,,,
displays[0],Output,PIN_C17,7,B7_N0,,,,,,
reset,Input,PIN_B8,7,B7_N0,,,,,,
sw[7],Input,PIN_A14,7,B7_N0,,,,,,
sw[6],Input,PIN_A13,7,B7_N0,,,,,,
sw[5],Input,PIN_B12,7,B7_N0,,,,,,
sw[4],Input,PIN_A12,7,B7_N0,,,,,,
sw[3],Input,PIN_C12,7,B7_N0,,,,,,
sw[2],Input,PIN_D12,7,B7_N0,,,,,,
sw[1],Input,PIN_C11,7,B7_N0,,,,,,
sw[0],Input,PIN_C10,7,B7_N0,,,,,,
