<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1" />
<meta name="generator" content="pdoc 0.8.4" />
<title>circuitgraph.io API documentation</title>
<meta name="description" content="Functions for reading/writing CircuitGraphs" />
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/sanitize.min.css" integrity="sha256-PK9q560IAAa6WVRRh76LtCaI8pjTJ2z11v0miyNNjrs=" crossorigin>
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/typography.min.css" integrity="sha256-7l/o7C8jubJiy74VsKTidCy1yBkRtiUGbVkYBylBqUg=" crossorigin>
<link rel="stylesheet preload" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/styles/github.min.css" crossorigin>
<style>:root{--highlight-color:#fe9}.flex{display:flex !important}body{line-height:1.5em}#content{padding:20px}#sidebar{padding:30px;overflow:hidden}#sidebar > *:last-child{margin-bottom:2cm}.http-server-breadcrumbs{font-size:130%;margin:0 0 15px 0}#footer{font-size:.75em;padding:5px 30px;border-top:1px solid #ddd;text-align:right}#footer p{margin:0 0 0 1em;display:inline-block}#footer p:last-child{margin-right:30px}h1,h2,h3,h4,h5{font-weight:300}h1{font-size:2.5em;line-height:1.1em}h2{font-size:1.75em;margin:1em 0 .50em 0}h3{font-size:1.4em;margin:25px 0 10px 0}h4{margin:0;font-size:105%}h1:target,h2:target,h3:target,h4:target,h5:target,h6:target{background:var(--highlight-color);padding:.2em 0}a{color:#058;text-decoration:none;transition:color .3s ease-in-out}a:hover{color:#e82}.title code{font-weight:bold}h2[id^="header-"]{margin-top:2em}.ident{color:#900}pre code{background:#f8f8f8;font-size:.8em;line-height:1.4em}code{background:#f2f2f1;padding:1px 4px;overflow-wrap:break-word}h1 code{background:transparent}pre{background:#f8f8f8;border:0;border-top:1px solid #ccc;border-bottom:1px solid #ccc;margin:1em 0;padding:1ex}#http-server-module-list{display:flex;flex-flow:column}#http-server-module-list div{display:flex}#http-server-module-list dt{min-width:10%}#http-server-module-list p{margin-top:0}.toc ul,#index{list-style-type:none;margin:0;padding:0}#index code{background:transparent}#index h3{border-bottom:1px solid #ddd}#index ul{padding:0}#index h4{margin-top:.6em;font-weight:bold}@media (min-width:200ex){#index .two-column{column-count:2}}@media (min-width:300ex){#index .two-column{column-count:3}}dl{margin-bottom:2em}dl dl:last-child{margin-bottom:4em}dd{margin:0 0 1em 3em}#header-classes + dl > dd{margin-bottom:3em}dd dd{margin-left:2em}dd p{margin:10px 0}.name{background:#eee;font-weight:bold;font-size:.85em;padding:5px 10px;display:inline-block;min-width:40%}.name:hover{background:#e0e0e0}dt:target .name{background:var(--highlight-color)}.name > span:first-child{white-space:nowrap}.name.class > span:nth-child(2){margin-left:.4em}.inherited{color:#999;border-left:5px solid #eee;padding-left:1em}.inheritance em{font-style:normal;font-weight:bold}.desc h2{font-weight:400;font-size:1.25em}.desc h3{font-size:1em}.desc dt code{background:inherit}.source summary,.git-link-div{color:#666;text-align:right;font-weight:400;font-size:.8em;text-transform:uppercase}.source summary > *{white-space:nowrap;cursor:pointer}.git-link{color:inherit;margin-left:1em}.source pre{max-height:500px;overflow:auto;margin:0}.source pre code{font-size:12px;overflow:visible}.hlist{list-style:none}.hlist li{display:inline}.hlist li:after{content:',\2002'}.hlist li:last-child:after{content:none}.hlist .hlist{display:inline;padding-left:1em}img{max-width:100%}td{padding:0 .5em}.admonition{padding:.1em .5em;margin-bottom:1em}.admonition-title{font-weight:bold}.admonition.note,.admonition.info,.admonition.important{background:#aef}.admonition.todo,.admonition.versionadded,.admonition.tip,.admonition.hint{background:#dfd}.admonition.warning,.admonition.versionchanged,.admonition.deprecated{background:#fd4}.admonition.error,.admonition.danger,.admonition.caution{background:lightpink}</style>
<style media="screen and (min-width: 700px)">@media screen and (min-width:700px){#sidebar{width:30%;height:100vh;overflow:auto;position:sticky;top:0}#content{width:70%;max-width:100ch;padding:3em 4em;border-left:1px solid #ddd}pre code{font-size:1em}.item .name{font-size:1em}main{display:flex;flex-direction:row-reverse;justify-content:flex-end}.toc ul ul,#index ul{padding-left:1.5em}.toc > ul > li{margin-top:.5em}}</style>
<style media="print">@media print{#sidebar h1{page-break-before:always}.source{display:none}}@media print{*{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}a[href]:after{content:" (" attr(href) ")";font-size:90%}a[href][title]:after{content:none}abbr[title]:after{content:" (" attr(title) ")"}.ir a:after,a[href^="javascript:"]:after,a[href^="#"]:after{content:""}pre,blockquote{border:1px solid #999;page-break-inside:avoid}thead{display:table-header-group}tr,img{page-break-inside:avoid}img{max-width:100% !important}@page{margin:0.5cm}p,h2,h3{orphans:3;widows:3}h1,h2,h3,h4,h5,h6{page-break-after:avoid}}</style>
<script defer src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/highlight.min.js" integrity="sha256-eOgo0OtLL4cdq7RdwRUiGKLX9XsIJ7nGhWEKbohmVAQ=" crossorigin></script>
<script>window.addEventListener('DOMContentLoaded', () => hljs.initHighlighting())</script>
</head>
<body>
<main>
<article id="content">
<header>
<h1 class="title">Module <code>circuitgraph.io</code></h1>
</header>
<section id="section-intro">
<p>Functions for reading/writing CircuitGraphs</p>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">&#34;&#34;&#34;Functions for reading/writing CircuitGraphs&#34;&#34;&#34;

import re
from pathlib import Path

from circuitgraph import Circuit, BlackBox
from circuitgraph.parsing import parse_verilog_netlist


def from_file(
    path, name=None, fmt=None, blackboxes=None, warnings=False, error_on_warning=False
):
    &#34;&#34;&#34;
    Creates a new `Circuit` from a verilog file.

    Parameters
    ----------
    path: str or pathlib.Path
            the path to the file to read from.
    name: str
            the name of the module to read if different from the filename.
    fmt: str
            the format of the file to be read, overrides the extension.
    blackboxes: seq of BlackBox
            sub circuits in the circuit to be parsed.
    warnings: bool
            If True, warnings about unused nets will be printed.
    error_on_warning: bool
            If True, unused nets will cause raise `VerilogParsingWarning`
            exceptions.

    Returns
    -------
    Circuit
            the parsed circuit.
    &#34;&#34;&#34;
    path = Path(path)
    if name is None:
        name = path.stem
    with open(path, &#34;r&#34;) as f:
        netlist = f.read()
    if fmt == &#34;verilog&#34; or path.suffix == &#34;.v&#34;:
        return verilog_to_circuit(netlist, name, blackboxes, warnings, error_on_warning)
    elif fmt == &#34;bench&#34; or path.suffix == &#34;.bench&#34;:
        return bench_to_circuit(netlist, name)
    else:
        raise ValueError(f&#34;extension {path.suffix} not supported&#34;)


def from_lib(name):
    &#34;&#34;&#34;
    Creates a new `Circuit` from a netlist in the `netlists`
    folder

    Parameters
    ----------
    name: the name of the circuit.

    Returns
    -------
    Circuit
            the parsed circuit.
    &#34;&#34;&#34;
    bbs = [BlackBox(&#34;ff&#34;, [&#34;CK&#34;, &#34;D&#34;], [&#34;Q&#34;])]
    [path] = Path(__file__).parent.absolute().glob(f&#34;netlists/{name}.*&#34;)
    return from_file(path, name, blackboxes=bbs)


def bench_to_circuit(netlist, name):
    &#34;&#34;&#34;
    Creates a new Circuit from a netlist string.

    Parameters
    ----------
    netlist: str
            netlist code.
    name: str
            the module name.

    Returns
    -------
    Circuit
            the parsed circuit.
    &#34;&#34;&#34;
    # create circuit
    c = Circuit(name=name)

    # get inputs
    in_regex = r&#34;(?:INPUT|input)\s*\(\s*([a-zA-Z][a-zA-Z\d_]*)\s*\)&#34;
    for net_str in re.findall(in_regex, netlist, re.DOTALL):
        nets = net_str.replace(&#34; &#34;, &#34;&#34;).replace(&#34;\n&#34;, &#34;&#34;).replace(&#34;\t&#34;, &#34;&#34;).split(&#34;,&#34;)
        for n in nets:
            c.add(n, &#34;input&#34;)

    # handle gates
    regex = r&#34;([a-zA-Z][a-zA-Z\d_]*)\s*=\s*(BUF|NOT|OR|NOR|AND|NAND|XOR|XNOR|buf|not|or|nor|and|nand|not|xor|xnor)\(([^\)]+)\)&#34;
    for net, gate, input_str in re.findall(regex, netlist):
        # parse all nets
        inputs = (
            input_str.replace(&#34; &#34;, &#34;&#34;).replace(&#34;\n&#34;, &#34;&#34;).replace(&#34;\t&#34;, &#34;&#34;).split(&#34;,&#34;)
        )
        c.add(net, gate.lower(), fanin=inputs)

    # get outputs
    in_regex = r&#34;(?:OUTPUT|output)\s*\(\s*([a-zA-Z][a-zA-Z\d_]*)\s*\)&#34;
    for net_str in re.findall(in_regex, netlist, re.DOTALL):
        nets = net_str.replace(&#34; &#34;, &#34;&#34;).replace(&#34;\n&#34;, &#34;&#34;).replace(&#34;\t&#34;, &#34;&#34;).split(&#34;,&#34;)
        for n in nets:
            driver = c.uid(f&#34;{n}_driver&#34;)
            c.relabel({n: driver})
            c.add(n, &#34;output&#34;, fanin=driver)

    return c


def verilog_to_circuit(
    netlist, name, blackboxes=None, warnings=False, error_on_warning=False
):
    &#34;&#34;&#34;
    Creates a new Circuit from a module inside Verilog code.

    Parameters
    ----------
    netlist: str
            Verilog code.
    name: str
            Module name.
    blackboxes: seq of BlackBox
            Blackboxes in module.
    warnings: bool
            If True, warnings about unused nets will be printed.
    error_on_warning: bool
            If True, unused nets will cause raise `VerilogParsingWarning`
            exceptions.

    Returns
    -------
    Circuit
            Parsed circuit.
    &#34;&#34;&#34;
    # parse module
    regex = f&#34;(module\s+{name}\s*\(.*?\);(.*?)endmodule)&#34;
    m = re.search(regex, netlist, re.DOTALL)
    try:
        module = m.group(1)
    except AttributeError:
        raise ValueError(&#34;Could not read netlist: no modules found&#34;)

    if blackboxes is None:
        blackboxes = []

    return parse_verilog_netlist(module, blackboxes, warnings, error_on_warning)


def to_file(c, path):
    &#34;&#34;&#34;
    Writes a `Circuit` to a Verilog file.

    Parameters
    ----------
    c: Circut
            the circuit
    path: str
            the path to the file to read from.
    &#34;&#34;&#34;
    with open(path, &#34;w&#34;) as f:
        f.write(circuit_to_verilog(c))


def circuit_to_verilog(c):
    &#34;&#34;&#34;
    Generates a str of Verilog code from a `CircuitGraph`.

    Parameters
    ----------
    c: Circuit
            the circuit to turn into Verilog.

    Returns
    -------
    str
        Verilog code.
    &#34;&#34;&#34;
    c = Circuit(graph=c.graph.copy(), name=c.name, blackboxes=c.blackboxes.copy())
    # sanitize escaped nets
    for node in c.nodes():
        if node.startswith(&#34;\\&#34;):
            c.relabel({node: node + &#34; &#34;})

    inputs = list(c.inputs())
    outputs = list(c.outputs())
    insts = []
    wires = []

    # remove outputs drivers
    driver_mapping = dict()
    for output in outputs:
        if len(c.fanin(output)) &gt; 1:
            raise ValueError(f&#34;Output {output} has multiple drivers.&#34;)
        elif len(c.fanin(output)) == 1:
            driver = c.fanin(output).pop()
            if c.type(driver) in [&#34;input&#34;, &#34;1&#34;, &#34;0&#34;]:
                driver = c.add(f&#34;{output}_driver&#34;, type=&#34;buf&#34;, fanin=driver, uid=True)
            driver_mapping[driver] = output
    c.remove(c.outputs())
    c.relabel(driver_mapping)

    # blackboxes
    output_map = {}
    for name, bb in c.blackboxes.items():
        io = []
        for n in bb.inputs:
            driver = c.fanin(f&#34;{name}.{n}&#34;).pop()
            io += [f&#34;.{n}({driver})&#34;]

        for n in bb.outputs:
            w = c.uid(f&#34;{name}_{n}_load&#34;)
            wires.append(w)
            output_map[f&#34;{name}.{n}&#34;] = w
            io += [f&#34;.{n}({w})&#34;]

        io_def = &#34;, &#34;.join(io)
        insts.append(f&#34;{bb.name} {name} ({io_def})&#34;)

    # gates
    for n in c.nodes():
        if c.type(n) in [&#34;xor&#34;, &#34;xnor&#34;, &#34;buf&#34;, &#34;not&#34;, &#34;nor&#34;, &#34;or&#34;, &#34;and&#34;, &#34;nand&#34;]:
            fanin = [output_map[f] if f in output_map else f for f in c.fanin(n)]
            fanin = &#34;, &#34;.join(fanin)
            insts.append(f&#34;{c.type(n)} g_{len(insts)} &#34; f&#34;({n}, {fanin})&#34;)
            wires.append(n)
        elif c.type(n) in [&#34;0&#34;, &#34;1&#34;]:
            insts.append(f&#34;assign {n} = 1&#39;b{c.type(n)}&#34;)
            wires.append(n)
        elif c.type(n) in [&#34;input&#34;, &#34;output&#34;, &#34;bb_input&#34;, &#34;bb_output&#34;]:
            pass
        #     inputs.append(n)
        # elif c.type(n) in [&#34;output&#34;]:
        #     if len(c.fanin(n)):
        #         fanin = c.fanin(n).pop()
        #         if fanin in output_map:
        #             fanin = output_map[fanin]
        #         insts.append(f&#34;assign {n} = {fanin}&#34;)
        #     outputs.append(n)
        # elif c.type(n) in [&#34;bb_output&#34;, &#34;bb_input&#34;]:
        #     pass
        else:
            raise ValueError(f&#34;unknown gate type: {c.type(n)}&#34;)

    verilog = f&#34;module {c.name} (&#34;
    verilog += &#34;, &#34;.join(inputs + outputs)
    verilog += &#34;);\n&#34;
    verilog += &#34;&#34;.join(f&#34;  input {inp};\n&#34; for inp in inputs)
    verilog += &#34;\n&#34;
    verilog += &#34;&#34;.join(f&#34;  output {out};\n&#34; for out in outputs)
    verilog += &#34;\n&#34;
    verilog += &#34;&#34;.join(f&#34;  wire {wire};\n&#34; for wire in wires)
    verilog += &#34;\n&#34;
    verilog += &#34;&#34;.join(f&#34;  {inst};\n&#34; for inst in insts)
    verilog += &#34;endmodule\n&#34;

    # de-sanitize escaped nets
    # for node in c.nodes():
    #     if node.startswith(&#39;\\&#39;):
    #         c.relabel({node: node[:-1]})

    return verilog


def circuit_to_bench(c):
    &#34;&#34;&#34;
    Generates a str of Bench code from a `CircuitGraph`.

    Parameters
    ----------
    c: Circuit
            the circuit to turn into Bench.

    Returns
    -------
    str
        Bench code.
    &#34;&#34;&#34;
    inputs = []
    outputs = []
    insts = []

    if c.blackboxes:
        raise ValueError(f&#34;Bench format does not support blackboxes: {c.name}&#34;)

    # gates
    const_inp = c.inputs().pop()
    for n in c.nodes():
        if c.type(n) in [&#34;xor&#34;, &#34;xnor&#34;, &#34;buf&#34;, &#34;not&#34;, &#34;nor&#34;, &#34;or&#34;, &#34;and&#34;, &#34;nand&#34;]:
            fanin = &#34;, &#34;.join(c.fanin(n))
            insts.append(f&#34;{n} = {c.type(n).upper()}({fanin})&#34;)
        elif c.type(n) in [&#34;0&#34;]:
            insts.append(f&#34;{n} = XOR({const_inp}, {const_inp})&#34;)
        elif c.type(n) in [&#34;1&#34;]:
            insts.append(f&#34;{n} = XNOR({const_inp}, {const_inp})&#34;)
        elif c.type(n) in [&#34;input&#34;]:
            inputs.append(n)
        elif c.type(n) in [&#34;output&#34;]:
            fanin = c.fanin(n).pop()
            insts.append(f&#34;{n} = BUF({fanin})&#34;)
            outputs.append(n)
        else:
            raise ValueError(f&#34;unknown gate type: {c.type(n)}&#34;)

    bench = f&#34;# {c.name}\n&#34;
    bench += &#34;&#34;.join(f&#34;INPUT({inp})\n&#34; for inp in inputs)
    bench += &#34;\n&#34;
    bench += &#34;&#34;.join(f&#34;OUTPUT({out};)\n&#34; for out in outputs)
    bench += &#34;\n&#34;
    bench += &#34;\n&#34;.join(insts)

    return bench</code></pre>
</details>
</section>
<section>
</section>
<section>
</section>
<section>
<h2 class="section-title" id="header-functions">Functions</h2>
<dl>
<dt id="circuitgraph.io.bench_to_circuit"><code class="name flex">
<span>def <span class="ident">bench_to_circuit</span></span>(<span>netlist, name)</span>
</code></dt>
<dd>
<div class="desc"><p>Creates a new Circuit from a netlist string.</p>
<h2 id="parameters">Parameters</h2>
<dl>
<dt><strong><code>netlist</code></strong> :&ensp;<code>str</code></dt>
<dd>netlist code.</dd>
<dt><strong><code>name</code></strong> :&ensp;<code>str</code></dt>
<dd>the module name.</dd>
</dl>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>Circuit</code></dt>
<dd>the parsed circuit.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def bench_to_circuit(netlist, name):
    &#34;&#34;&#34;
    Creates a new Circuit from a netlist string.

    Parameters
    ----------
    netlist: str
            netlist code.
    name: str
            the module name.

    Returns
    -------
    Circuit
            the parsed circuit.
    &#34;&#34;&#34;
    # create circuit
    c = Circuit(name=name)

    # get inputs
    in_regex = r&#34;(?:INPUT|input)\s*\(\s*([a-zA-Z][a-zA-Z\d_]*)\s*\)&#34;
    for net_str in re.findall(in_regex, netlist, re.DOTALL):
        nets = net_str.replace(&#34; &#34;, &#34;&#34;).replace(&#34;\n&#34;, &#34;&#34;).replace(&#34;\t&#34;, &#34;&#34;).split(&#34;,&#34;)
        for n in nets:
            c.add(n, &#34;input&#34;)

    # handle gates
    regex = r&#34;([a-zA-Z][a-zA-Z\d_]*)\s*=\s*(BUF|NOT|OR|NOR|AND|NAND|XOR|XNOR|buf|not|or|nor|and|nand|not|xor|xnor)\(([^\)]+)\)&#34;
    for net, gate, input_str in re.findall(regex, netlist):
        # parse all nets
        inputs = (
            input_str.replace(&#34; &#34;, &#34;&#34;).replace(&#34;\n&#34;, &#34;&#34;).replace(&#34;\t&#34;, &#34;&#34;).split(&#34;,&#34;)
        )
        c.add(net, gate.lower(), fanin=inputs)

    # get outputs
    in_regex = r&#34;(?:OUTPUT|output)\s*\(\s*([a-zA-Z][a-zA-Z\d_]*)\s*\)&#34;
    for net_str in re.findall(in_regex, netlist, re.DOTALL):
        nets = net_str.replace(&#34; &#34;, &#34;&#34;).replace(&#34;\n&#34;, &#34;&#34;).replace(&#34;\t&#34;, &#34;&#34;).split(&#34;,&#34;)
        for n in nets:
            driver = c.uid(f&#34;{n}_driver&#34;)
            c.relabel({n: driver})
            c.add(n, &#34;output&#34;, fanin=driver)

    return c</code></pre>
</details>
</dd>
<dt id="circuitgraph.io.circuit_to_bench"><code class="name flex">
<span>def <span class="ident">circuit_to_bench</span></span>(<span>c)</span>
</code></dt>
<dd>
<div class="desc"><p>Generates a str of Bench code from a <code>CircuitGraph</code>.</p>
<h2 id="parameters">Parameters</h2>
<dl>
<dt><strong><code>c</code></strong> :&ensp;<code>Circuit</code></dt>
<dd>the circuit to turn into Bench.</dd>
</dl>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>str</code></dt>
<dd>Bench code.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def circuit_to_bench(c):
    &#34;&#34;&#34;
    Generates a str of Bench code from a `CircuitGraph`.

    Parameters
    ----------
    c: Circuit
            the circuit to turn into Bench.

    Returns
    -------
    str
        Bench code.
    &#34;&#34;&#34;
    inputs = []
    outputs = []
    insts = []

    if c.blackboxes:
        raise ValueError(f&#34;Bench format does not support blackboxes: {c.name}&#34;)

    # gates
    const_inp = c.inputs().pop()
    for n in c.nodes():
        if c.type(n) in [&#34;xor&#34;, &#34;xnor&#34;, &#34;buf&#34;, &#34;not&#34;, &#34;nor&#34;, &#34;or&#34;, &#34;and&#34;, &#34;nand&#34;]:
            fanin = &#34;, &#34;.join(c.fanin(n))
            insts.append(f&#34;{n} = {c.type(n).upper()}({fanin})&#34;)
        elif c.type(n) in [&#34;0&#34;]:
            insts.append(f&#34;{n} = XOR({const_inp}, {const_inp})&#34;)
        elif c.type(n) in [&#34;1&#34;]:
            insts.append(f&#34;{n} = XNOR({const_inp}, {const_inp})&#34;)
        elif c.type(n) in [&#34;input&#34;]:
            inputs.append(n)
        elif c.type(n) in [&#34;output&#34;]:
            fanin = c.fanin(n).pop()
            insts.append(f&#34;{n} = BUF({fanin})&#34;)
            outputs.append(n)
        else:
            raise ValueError(f&#34;unknown gate type: {c.type(n)}&#34;)

    bench = f&#34;# {c.name}\n&#34;
    bench += &#34;&#34;.join(f&#34;INPUT({inp})\n&#34; for inp in inputs)
    bench += &#34;\n&#34;
    bench += &#34;&#34;.join(f&#34;OUTPUT({out};)\n&#34; for out in outputs)
    bench += &#34;\n&#34;
    bench += &#34;\n&#34;.join(insts)

    return bench</code></pre>
</details>
</dd>
<dt id="circuitgraph.io.circuit_to_verilog"><code class="name flex">
<span>def <span class="ident">circuit_to_verilog</span></span>(<span>c)</span>
</code></dt>
<dd>
<div class="desc"><p>Generates a str of Verilog code from a <code>CircuitGraph</code>.</p>
<h2 id="parameters">Parameters</h2>
<dl>
<dt><strong><code>c</code></strong> :&ensp;<code>Circuit</code></dt>
<dd>the circuit to turn into Verilog.</dd>
</dl>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>str</code></dt>
<dd>Verilog code.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def circuit_to_verilog(c):
    &#34;&#34;&#34;
    Generates a str of Verilog code from a `CircuitGraph`.

    Parameters
    ----------
    c: Circuit
            the circuit to turn into Verilog.

    Returns
    -------
    str
        Verilog code.
    &#34;&#34;&#34;
    c = Circuit(graph=c.graph.copy(), name=c.name, blackboxes=c.blackboxes.copy())
    # sanitize escaped nets
    for node in c.nodes():
        if node.startswith(&#34;\\&#34;):
            c.relabel({node: node + &#34; &#34;})

    inputs = list(c.inputs())
    outputs = list(c.outputs())
    insts = []
    wires = []

    # remove outputs drivers
    driver_mapping = dict()
    for output in outputs:
        if len(c.fanin(output)) &gt; 1:
            raise ValueError(f&#34;Output {output} has multiple drivers.&#34;)
        elif len(c.fanin(output)) == 1:
            driver = c.fanin(output).pop()
            if c.type(driver) in [&#34;input&#34;, &#34;1&#34;, &#34;0&#34;]:
                driver = c.add(f&#34;{output}_driver&#34;, type=&#34;buf&#34;, fanin=driver, uid=True)
            driver_mapping[driver] = output
    c.remove(c.outputs())
    c.relabel(driver_mapping)

    # blackboxes
    output_map = {}
    for name, bb in c.blackboxes.items():
        io = []
        for n in bb.inputs:
            driver = c.fanin(f&#34;{name}.{n}&#34;).pop()
            io += [f&#34;.{n}({driver})&#34;]

        for n in bb.outputs:
            w = c.uid(f&#34;{name}_{n}_load&#34;)
            wires.append(w)
            output_map[f&#34;{name}.{n}&#34;] = w
            io += [f&#34;.{n}({w})&#34;]

        io_def = &#34;, &#34;.join(io)
        insts.append(f&#34;{bb.name} {name} ({io_def})&#34;)

    # gates
    for n in c.nodes():
        if c.type(n) in [&#34;xor&#34;, &#34;xnor&#34;, &#34;buf&#34;, &#34;not&#34;, &#34;nor&#34;, &#34;or&#34;, &#34;and&#34;, &#34;nand&#34;]:
            fanin = [output_map[f] if f in output_map else f for f in c.fanin(n)]
            fanin = &#34;, &#34;.join(fanin)
            insts.append(f&#34;{c.type(n)} g_{len(insts)} &#34; f&#34;({n}, {fanin})&#34;)
            wires.append(n)
        elif c.type(n) in [&#34;0&#34;, &#34;1&#34;]:
            insts.append(f&#34;assign {n} = 1&#39;b{c.type(n)}&#34;)
            wires.append(n)
        elif c.type(n) in [&#34;input&#34;, &#34;output&#34;, &#34;bb_input&#34;, &#34;bb_output&#34;]:
            pass
        #     inputs.append(n)
        # elif c.type(n) in [&#34;output&#34;]:
        #     if len(c.fanin(n)):
        #         fanin = c.fanin(n).pop()
        #         if fanin in output_map:
        #             fanin = output_map[fanin]
        #         insts.append(f&#34;assign {n} = {fanin}&#34;)
        #     outputs.append(n)
        # elif c.type(n) in [&#34;bb_output&#34;, &#34;bb_input&#34;]:
        #     pass
        else:
            raise ValueError(f&#34;unknown gate type: {c.type(n)}&#34;)

    verilog = f&#34;module {c.name} (&#34;
    verilog += &#34;, &#34;.join(inputs + outputs)
    verilog += &#34;);\n&#34;
    verilog += &#34;&#34;.join(f&#34;  input {inp};\n&#34; for inp in inputs)
    verilog += &#34;\n&#34;
    verilog += &#34;&#34;.join(f&#34;  output {out};\n&#34; for out in outputs)
    verilog += &#34;\n&#34;
    verilog += &#34;&#34;.join(f&#34;  wire {wire};\n&#34; for wire in wires)
    verilog += &#34;\n&#34;
    verilog += &#34;&#34;.join(f&#34;  {inst};\n&#34; for inst in insts)
    verilog += &#34;endmodule\n&#34;

    # de-sanitize escaped nets
    # for node in c.nodes():
    #     if node.startswith(&#39;\\&#39;):
    #         c.relabel({node: node[:-1]})

    return verilog</code></pre>
</details>
</dd>
<dt id="circuitgraph.io.from_file"><code class="name flex">
<span>def <span class="ident">from_file</span></span>(<span>path, name=None, fmt=None, blackboxes=None, warnings=False, error_on_warning=False)</span>
</code></dt>
<dd>
<div class="desc"><p>Creates a new <code>Circuit</code> from a verilog file.</p>
<h2 id="parameters">Parameters</h2>
<dl>
<dt><strong><code>path</code></strong> :&ensp;<code>str</code> or <code>pathlib.Path</code></dt>
<dd>the path to the file to read from.</dd>
<dt><strong><code>name</code></strong> :&ensp;<code>str</code></dt>
<dd>the name of the module to read if different from the filename.</dd>
<dt><strong><code>fmt</code></strong> :&ensp;<code>str</code></dt>
<dd>the format of the file to be read, overrides the extension.</dd>
<dt><strong><code>blackboxes</code></strong> :&ensp;<code>seq</code> of <code>BlackBox</code></dt>
<dd>sub circuits in the circuit to be parsed.</dd>
<dt><strong><code>warnings</code></strong> :&ensp;<code>bool</code></dt>
<dd>If True, warnings about unused nets will be printed.</dd>
<dt><strong><code>error_on_warning</code></strong> :&ensp;<code>bool</code></dt>
<dd>If True, unused nets will cause raise <code>VerilogParsingWarning</code>
exceptions.</dd>
</dl>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>Circuit</code></dt>
<dd>the parsed circuit.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def from_file(
    path, name=None, fmt=None, blackboxes=None, warnings=False, error_on_warning=False
):
    &#34;&#34;&#34;
    Creates a new `Circuit` from a verilog file.

    Parameters
    ----------
    path: str or pathlib.Path
            the path to the file to read from.
    name: str
            the name of the module to read if different from the filename.
    fmt: str
            the format of the file to be read, overrides the extension.
    blackboxes: seq of BlackBox
            sub circuits in the circuit to be parsed.
    warnings: bool
            If True, warnings about unused nets will be printed.
    error_on_warning: bool
            If True, unused nets will cause raise `VerilogParsingWarning`
            exceptions.

    Returns
    -------
    Circuit
            the parsed circuit.
    &#34;&#34;&#34;
    path = Path(path)
    if name is None:
        name = path.stem
    with open(path, &#34;r&#34;) as f:
        netlist = f.read()
    if fmt == &#34;verilog&#34; or path.suffix == &#34;.v&#34;:
        return verilog_to_circuit(netlist, name, blackboxes, warnings, error_on_warning)
    elif fmt == &#34;bench&#34; or path.suffix == &#34;.bench&#34;:
        return bench_to_circuit(netlist, name)
    else:
        raise ValueError(f&#34;extension {path.suffix} not supported&#34;)</code></pre>
</details>
</dd>
<dt id="circuitgraph.io.from_lib"><code class="name flex">
<span>def <span class="ident">from_lib</span></span>(<span>name)</span>
</code></dt>
<dd>
<div class="desc"><p>Creates a new <code>Circuit</code> from a netlist in the <code>netlists</code>
folder</p>
<h2 id="parameters">Parameters</h2>
<p>name: the name of the circuit.</p>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>Circuit</code></dt>
<dd>the parsed circuit.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def from_lib(name):
    &#34;&#34;&#34;
    Creates a new `Circuit` from a netlist in the `netlists`
    folder

    Parameters
    ----------
    name: the name of the circuit.

    Returns
    -------
    Circuit
            the parsed circuit.
    &#34;&#34;&#34;
    bbs = [BlackBox(&#34;ff&#34;, [&#34;CK&#34;, &#34;D&#34;], [&#34;Q&#34;])]
    [path] = Path(__file__).parent.absolute().glob(f&#34;netlists/{name}.*&#34;)
    return from_file(path, name, blackboxes=bbs)</code></pre>
</details>
</dd>
<dt id="circuitgraph.io.to_file"><code class="name flex">
<span>def <span class="ident">to_file</span></span>(<span>c, path)</span>
</code></dt>
<dd>
<div class="desc"><p>Writes a <code>Circuit</code> to a Verilog file.</p>
<h2 id="parameters">Parameters</h2>
<dl>
<dt><strong><code>c</code></strong> :&ensp;<code>Circut</code></dt>
<dd>the circuit</dd>
<dt><strong><code>path</code></strong> :&ensp;<code>str</code></dt>
<dd>the path to the file to read from.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def to_file(c, path):
    &#34;&#34;&#34;
    Writes a `Circuit` to a Verilog file.

    Parameters
    ----------
    c: Circut
            the circuit
    path: str
            the path to the file to read from.
    &#34;&#34;&#34;
    with open(path, &#34;w&#34;) as f:
        f.write(circuit_to_verilog(c))</code></pre>
</details>
</dd>
<dt id="circuitgraph.io.verilog_to_circuit"><code class="name flex">
<span>def <span class="ident">verilog_to_circuit</span></span>(<span>netlist, name, blackboxes=None, warnings=False, error_on_warning=False)</span>
</code></dt>
<dd>
<div class="desc"><p>Creates a new Circuit from a module inside Verilog code.</p>
<h2 id="parameters">Parameters</h2>
<dl>
<dt><strong><code>netlist</code></strong> :&ensp;<code>str</code></dt>
<dd>Verilog code.</dd>
<dt><strong><code>name</code></strong> :&ensp;<code>str</code></dt>
<dd>Module name.</dd>
<dt><strong><code>blackboxes</code></strong> :&ensp;<code>seq</code> of <code>BlackBox</code></dt>
<dd>Blackboxes in module.</dd>
<dt><strong><code>warnings</code></strong> :&ensp;<code>bool</code></dt>
<dd>If True, warnings about unused nets will be printed.</dd>
<dt><strong><code>error_on_warning</code></strong> :&ensp;<code>bool</code></dt>
<dd>If True, unused nets will cause raise <code>VerilogParsingWarning</code>
exceptions.</dd>
</dl>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>Circuit</code></dt>
<dd>Parsed circuit.</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def verilog_to_circuit(
    netlist, name, blackboxes=None, warnings=False, error_on_warning=False
):
    &#34;&#34;&#34;
    Creates a new Circuit from a module inside Verilog code.

    Parameters
    ----------
    netlist: str
            Verilog code.
    name: str
            Module name.
    blackboxes: seq of BlackBox
            Blackboxes in module.
    warnings: bool
            If True, warnings about unused nets will be printed.
    error_on_warning: bool
            If True, unused nets will cause raise `VerilogParsingWarning`
            exceptions.

    Returns
    -------
    Circuit
            Parsed circuit.
    &#34;&#34;&#34;
    # parse module
    regex = f&#34;(module\s+{name}\s*\(.*?\);(.*?)endmodule)&#34;
    m = re.search(regex, netlist, re.DOTALL)
    try:
        module = m.group(1)
    except AttributeError:
        raise ValueError(&#34;Could not read netlist: no modules found&#34;)

    if blackboxes is None:
        blackboxes = []

    return parse_verilog_netlist(module, blackboxes, warnings, error_on_warning)</code></pre>
</details>
</dd>
</dl>
</section>
<section>
</section>
</article>
<nav id="sidebar">
<header>
<img src="circuitgraph.png" alt="" style="margin-bottom: 31px;">
<a class="github-button" href="https://github.com/circuitgraph/circuitgraph"><b>GitHub</b></a>
</header>
<h1>Index</h1>
<div class="toc">
<ul></ul>
</div>
<ul id="index">
<li><h3>Super-module</h3>
<ul>
<li><code><a title="circuitgraph" href="index.html">circuitgraph</a></code></li>
</ul>
</li>
<li><h3><a href="#header-functions">Functions</a></h3>
<ul class="two-column">
<li><code><a title="circuitgraph.io.bench_to_circuit" href="#circuitgraph.io.bench_to_circuit">bench_to_circuit</a></code></li>
<li><code><a title="circuitgraph.io.circuit_to_bench" href="#circuitgraph.io.circuit_to_bench">circuit_to_bench</a></code></li>
<li><code><a title="circuitgraph.io.circuit_to_verilog" href="#circuitgraph.io.circuit_to_verilog">circuit_to_verilog</a></code></li>
<li><code><a title="circuitgraph.io.from_file" href="#circuitgraph.io.from_file">from_file</a></code></li>
<li><code><a title="circuitgraph.io.from_lib" href="#circuitgraph.io.from_lib">from_lib</a></code></li>
<li><code><a title="circuitgraph.io.to_file" href="#circuitgraph.io.to_file">to_file</a></code></li>
<li><code><a title="circuitgraph.io.verilog_to_circuit" href="#circuitgraph.io.verilog_to_circuit">verilog_to_circuit</a></code></li>
</ul>
</li>
</ul>
</nav>
</main>
<footer id="footer">
<p>Generated by <a href="https://pdoc3.github.io/pdoc"><cite>pdoc</cite> 0.8.4</a>.</p>
</footer>
</body>
</html>