Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/sa/Desktop/dsd4/HW4-98170668/dsd4f/test_isim_beh.exe" -prj "C:/Users/sa/Desktop/dsd4/HW4-98170668/dsd4f/test_beh.prj" "work.test" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/sa/Desktop/dsd4/HW4-98170668/dsd4f/LFSR.v" into library work
Analyzing Verilog file "C:/Users/sa/Desktop/dsd4/HW4-98170668/dsd4f/test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/sa/Desktop/dsd4/HW4-98170668/dsd4f/test.v" Line 8: Port rst is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/sa/Desktop/dsd4/HW4-98170668/dsd4f/test.v" Line 9: Port rst is not connected to this instance
WARNING:HDLCompiler:189 - "C:/Users/sa/Desktop/dsd4/HW4-98170668/dsd4f/test.v" Line 8: Size mismatch in connection of port <num>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/sa/Desktop/dsd4/HW4-98170668/dsd4f/test.v" Line 9: Size mismatch in connection of port <num>. Formal port size is 17-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module LFSR(n=8)
Compiling module LFSR_default
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\test_isim_beh.exe.sim\libPortability.dll".
Compiled 4 Verilog Units
Built simulation executable C:/Users/sa/Desktop/dsd4/HW4-98170668/dsd4f/test_isim_beh.exe
Fuse Memory Usage: 27684 KB
Fuse CPU Usage: 358 ms
