

================================================================
== Vitis HLS Report for 'rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL'
================================================================
* Date:           Fri Aug  2 01:51:37 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        rendering
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.411 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131074|   131074|  0.655 ms|  0.655 ms|  131074|  131074|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL  |   131072|   131072|         3|          2|          1|  65536|       yes|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    133|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     68|    -|
|Register         |        -|    -|     102|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     102|    201|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln233_1_fu_92_p2      |         +|   0|  0|  24|          17|           1|
    |add_ln233_fu_104_p2       |         +|   0|  0|  14|           9|           1|
    |add_ln235_fu_150_p2       |         +|   0|  0|  14|           9|           1|
    |add_ln236_fu_144_p2       |         +|   0|  0|  23|          16|          16|
    |icmp_ln233_fu_86_p2       |      icmp|   0|  0|  25|          17|          18|
    |icmp_ln235_fu_110_p2      |      icmp|   0|  0|  13|           9|          10|
    |select_ln233_1_fu_124_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln233_fu_116_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 133|          80|          59|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_46                  |   9|          2|    9|         18|
    |indvar_flatten6_fu_50    |   9|          2|   17|         34|
    |j_fu_42                  |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|   39|         79|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln233_1_reg_198          |  17|   0|   17|          0|
    |add_ln233_reg_208            |   9|   0|    9|          0|
    |add_ln236_reg_224            |  16|   0|   16|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_46                      |   9|   0|    9|          0|
    |i_load_reg_203               |   9|   0|    9|          0|
    |icmp_ln233_reg_194           |   1|   0|    1|          0|
    |icmp_ln235_reg_213           |   1|   0|    1|          0|
    |indvar_flatten6_fu_50        |  17|   0|   17|          0|
    |j_fu_42                      |   9|   0|    9|          0|
    |select_ln233_reg_218         |   9|   0|    9|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 102|   0|  102|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL|  return value|
|output_r_address0  |  out|   16|   ap_memory|                                                      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|                                                      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|                                                      output_r|         array|
|output_r_d0        |  out|    8|   ap_memory|                                                      output_r|         array|
+-------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

