

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Tue Aug  6 22:20:44 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       OPT_LP
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.426|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1021|  1021|  1021|  1021|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  1019|  1019|         7|          1|          1|  1014|    yes   |
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    592|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     264|    956|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    111|    -|
|Register         |        0|      -|     596|    128|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     860|   1787|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |cnn_fcmp_32ns_32neOg_U24  |cnn_fcmp_32ns_32neOg  |        0|      0|  66|  239|    0|
    |cnn_fcmp_32ns_32neOg_U25  |cnn_fcmp_32ns_32neOg  |        0|      0|  66|  239|    0|
    |cnn_fcmp_32ns_32neOg_U26  |cnn_fcmp_32ns_32neOg  |        0|      0|  66|  239|    0|
    |cnn_fcmp_32ns_32neOg_U27  |cnn_fcmp_32ns_32neOg  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0| 264|  956|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_5ng8j_U28  |cnn_mac_muladd_5ng8j  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln29_fu_410_p2       |     *    |      0|  0|  17|           5|           4|
    |add_ln10_fu_312_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln13_fu_338_p2       |     +    |      0|  0|  15|           8|           1|
    |add_ln29_10_fu_513_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln29_8_fu_460_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln29_9_fu_481_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln29_fu_428_p2       |     +    |      0|  0|  15|           9|           9|
    |c_fu_519_p2              |     +    |      0|  0|  13|           4|           1|
    |f_fu_318_p2              |     +    |      0|  0|  12|           1|           3|
    |r_fu_379_p2              |     +    |      0|  0|  13|           1|           4|
    |sub_ln29_1_fu_507_p2     |     -    |      0|  0|  12|          12|          12|
    |sub_ln29_fu_454_p2       |     -    |      0|  0|  12|          12|          12|
    |and_ln29_10_fu_743_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln29_11_fu_829_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln29_12_fu_835_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln29_13_fu_373_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln29_7_fu_648_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_8_fu_654_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_9_fu_737_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_fu_564_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_306_p2      |   icmp   |      0|  0|  13|          10|           5|
    |icmp_ln13_fu_324_p2      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln16_fu_367_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln29_14_fu_552_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_15_fu_612_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_16_fu_618_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_17_fu_630_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_18_fu_636_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_19_fu_701_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_20_fu_707_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_21_fu_719_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_22_fu_725_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_23_fu_793_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_24_fu_799_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_25_fu_811_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_26_fu_817_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_fu_546_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln27_fu_471_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln29_10_fu_731_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln29_11_fu_805_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln29_12_fu_823_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln29_7_fu_624_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_8_fu_642_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_9_fu_713_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_558_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln36_fu_385_p2        |    or    |      0|  0|   2|           1|           1|
    |grp_fu_291_p1            |  select  |      0|  0|  32|           1|          32|
    |grp_fu_296_p1            |  select  |      0|  0|  32|           1|          32|
    |grp_fu_301_p1            |  select  |      0|  0|  32|           1|          32|
    |select_ln13_fu_344_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln29_6_fu_841_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln29_8_fu_352_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln29_9_fu_330_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln36_1_fu_398_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln36_fu_390_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln29_fu_362_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 592|         368|         277|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6       |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_277_p4  |   9|          2|    4|          8|
    |ap_phi_mux_f_0_phi_fu_243_p4  |   9|          2|    3|          6|
    |ap_phi_mux_r_0_phi_fu_265_p4  |   9|          2|    4|          8|
    |c_0_reg_273                   |   9|          2|    4|          8|
    |f_0_reg_239                   |   9|          2|    3|          6|
    |indvar_flatten13_reg_228      |   9|          2|   10|         20|
    |indvar_flatten_reg_250        |   9|          2|    8|         16|
    |r_0_reg_261                   |   9|          2|    4|          8|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 111|         24|   43|         88|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln29_10_reg_922                 |  12|   0|   12|          0|
    |ap_CS_fsm                           |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |c_0_reg_273                         |   4|   0|    4|          0|
    |c_reg_927                           |   4|   0|    4|          0|
    |conv_1_out_0_load_1_reg_961         |  32|   0|   32|          0|
    |conv_1_out_0_load_reg_932           |  32|   0|   32|          0|
    |conv_1_out_1_load_1_reg_994         |  32|   0|   32|          0|
    |conv_1_out_1_load_reg_980           |  32|   0|   32|          0|
    |f_0_reg_239                         |   3|   0|    3|          0|
    |icmp_ln10_reg_874                   |   1|   0|    1|          0|
    |icmp_ln13_reg_883                   |   1|   0|    1|          0|
    |indvar_flatten13_reg_228            |  10|   0|   10|          0|
    |indvar_flatten_reg_250              |   8|   0|    8|          0|
    |r_0_reg_261                         |   4|   0|    4|          0|
    |select_ln29_4_reg_973               |  32|   0|   32|          0|
    |select_ln29_5_reg_987               |  32|   0|   32|          0|
    |select_ln29_9_reg_890               |   3|   0|    3|          0|
    |select_ln29_reg_954                 |  32|   0|   32|          0|
    |select_ln36_1_reg_906               |   4|   0|    4|          0|
    |select_ln36_reg_901                 |   4|   0|    4|          0|
    |zext_ln29_12_reg_912                |  12|   0|   64|         52|
    |zext_ln29_12_reg_912_pp0_iter2_reg  |  12|   0|   64|         52|
    |zext_ln29_15_reg_939                |  12|   0|   64|         52|
    |zext_ln29_15_reg_939_pp0_iter3_reg  |  12|   0|   64|         52|
    |icmp_ln10_reg_874                   |  64|  32|    1|          0|
    |select_ln29_9_reg_890               |  64|  32|    3|          0|
    |select_ln36_1_reg_906               |  64|  32|    4|          0|
    |select_ln36_reg_901                 |  64|  32|    4|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 596| 128|  560|        208|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|max_pool_out_0_address0  | out |    8|  ap_memory | max_pool_out_0 |     array    |
|max_pool_out_0_ce0       | out |    1|  ap_memory | max_pool_out_0 |     array    |
|max_pool_out_0_we0       | out |    1|  ap_memory | max_pool_out_0 |     array    |
|max_pool_out_0_d0        | out |   32|  ap_memory | max_pool_out_0 |     array    |
|max_pool_out_1_address0  | out |    8|  ap_memory | max_pool_out_1 |     array    |
|max_pool_out_1_ce0       | out |    1|  ap_memory | max_pool_out_1 |     array    |
|max_pool_out_1_we0       | out |    1|  ap_memory | max_pool_out_1 |     array    |
|max_pool_out_1_d0        | out |   32|  ap_memory | max_pool_out_1 |     array    |
|max_pool_out_2_address0  | out |    8|  ap_memory | max_pool_out_2 |     array    |
|max_pool_out_2_ce0       | out |    1|  ap_memory | max_pool_out_2 |     array    |
|max_pool_out_2_we0       | out |    1|  ap_memory | max_pool_out_2 |     array    |
|max_pool_out_2_d0        | out |   32|  ap_memory | max_pool_out_2 |     array    |
|max_pool_out_3_address0  | out |    8|  ap_memory | max_pool_out_3 |     array    |
|max_pool_out_3_ce0       | out |    1|  ap_memory | max_pool_out_3 |     array    |
|max_pool_out_3_we0       | out |    1|  ap_memory | max_pool_out_3 |     array    |
|max_pool_out_3_d0        | out |   32|  ap_memory | max_pool_out_3 |     array    |
|max_pool_out_4_address0  | out |    8|  ap_memory | max_pool_out_4 |     array    |
|max_pool_out_4_ce0       | out |    1|  ap_memory | max_pool_out_4 |     array    |
|max_pool_out_4_we0       | out |    1|  ap_memory | max_pool_out_4 |     array    |
|max_pool_out_4_d0        | out |   32|  ap_memory | max_pool_out_4 |     array    |
|max_pool_out_5_address0  | out |    8|  ap_memory | max_pool_out_5 |     array    |
|max_pool_out_5_ce0       | out |    1|  ap_memory | max_pool_out_5 |     array    |
|max_pool_out_5_we0       | out |    1|  ap_memory | max_pool_out_5 |     array    |
|max_pool_out_5_d0        | out |   32|  ap_memory | max_pool_out_5 |     array    |
|conv_1_out_0_address0    | out |   11|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_ce0         | out |    1|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_q0          |  in |   32|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_address1    | out |   11|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_ce1         | out |    1|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_q1          |  in |   32|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_1_address0    | out |   11|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_ce0         | out |    1|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_q0          |  in |   32|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_address1    | out |   11|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_ce1         | out |    1|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_q1          |  in |   32|  ap_memory |  conv_1_out_1  |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

