; RUN: %llvm_mc -mcpu=gfx1250 %s -o %t.o && %ld_lld -shared %t.o -o %t.hsaco \
; RUN:   && %raise_cli %t.hsaco --target-isa=gfx942 \
; RUN:     --emit-ir=c5_predicate_chain_masked_kernel 2>/dev/null \
; RUN:   | %FileCheck %s --check-prefix=IR
;
; Non-refusal sibling for the Class-5 "wave-size-sensitive predicate
; chain" narrow-O1 classifier
; (hotswap/docs/modrep-predicate-chain.md §5, transpiler/
;  c5_predicate_chain_classifier.{hpp,cpp}).
;
; Paired with `lit_tests/c5_predicate_chain_tid/` which pins the
; REFUSAL path on the SAME compile-time K=15 predicate. The
; distinguishing feature of this fixture is an `and %tid, 31` on the
; chain BEFORE the icmp — the classifier's
; `isSourceWaveMaskAnd` recognises the mask as collapsing replica-1
; lanes onto `[0, W_s)` and stops walking, so the icmp-against-K=15
; never triggers a refusal.
;
; Together, the two fixtures are the principled regression fence for
; the classifier's soundness-not-completeness contract (see
; `hotswap/docs/wave-size-translation.md` §7):
;   - the tid-only fixture (refuses) pins false-positives stay
;     refused — a future iteration must not sneak an unmasked scan-
;     stage predicate past the gate;
;   - the masked fixture (this file, OK) pins the masked case does
;     not over-refuse — a future iteration must not strip the
;     `isSourceWaveMaskAnd` recognition and start refusing the SPE
;     prelude's own `lane_id mod execBits`, the §5.6.2 `wave_id`
;     lift's mask, or any future `tid AND (W_s - 1)` rewrite that
;     §5 O2 may eventually land.
;
; We assert:
;   1) Raise succeeds (no `%not`; the RUN line's exit-zero expectation
;      is enough to fail the test if the classifier regresses into
;      refusing here).
;   2) The kernel body is present (IR-LABEL anchors on it).
;   3) The SOURCE-WAVE MASK `and i32 <...>, 31` appears on the chain
;      that the classifier used to decide the icmp was safe. This
;      assertion is stable because the fixture's inline-asm
;      `v_and_b32_e64 v, t, 31` lifts directly to `and i32 X, 31`;
;      any future IR-printer change that renames the SSA but
;      preserves the bitwise shape still matches.

; IR-LABEL: define amdgpu_kernel void @c5_predicate_chain_masked_kernel(
; IR: call i32 @llvm.amdgcn.workitem.id.x()
; IR: and i32 {{.*}}, 31

	.amdgcn_target "amdgcn-amd-amdhsa--gfx1250"
	.amdhsa_code_object_version 6
	.text
	.globl	c5_predicate_chain_masked_kernel
	.p2align	8
	.type	c5_predicate_chain_masked_kernel,@function
c5_predicate_chain_masked_kernel:       ; @c5_predicate_chain_masked_kernel
; %bb.0:
	s_clause 0x1
	s_load_b32 s4, s[0:1], 0x14
	s_load_b64 s[2:3], s[0:1], 0x0
	s_wait_xcnt 0x0
	s_bfe_u32 s0, ttmp6, 0x4000c
	s_and_b32 s1, ttmp6, 15
	s_add_co_i32 s0, s0, 1
	s_getreg_b32 s5, hwreg(HW_REG_IB_STS2, 6, 4)
	s_mul_i32 s0, ttmp9, s0
	;;#ASMSTART
	v_and_b32_e64 v2, v0, 31
	
	;;#ASMEND
	s_add_co_i32 s1, s1, s0
	s_wait_kmcnt 0x0
	s_and_b32 s4, s4, 0xffff
	s_cmp_eq_u32 s5, 0
	s_cselect_b32 s0, ttmp9, s1
	s_delay_alu instid0(SALU_CYCLE_1)
	v_mad_u32 v1, s0, s4, v0
	;;#ASMSTART
	v_cmp_lt_u32_e64 s0, v2, 16
	
	;;#ASMEND
	;;#ASMSTART
	v_cndmask_b32_e64 v0, -1, v0, s0
	
	;;#ASMEND
	global_store_b32 v1, v0, s[2:3] scale_offset
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel c5_predicate_chain_masked_kernel
		.amdhsa_kernarg_size 264
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_wavefront_size32 1
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_next_free_vgpr 3
		.amdhsa_next_free_sgpr 6
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_inst_pref_size 1
	.end_amdhsa_kernel
	.text
	.p2alignl 7, 3214868480
	.fill 96, 4, 3214868480
	.text
	.amdgpu_metadata
---
amdhsa.kernels:
  - .args:
      - .address_space:  global
        .offset:         0
        .size:           8
        .value_kind:     global_buffer
      - .offset:         8
        .size:           4
        .value_kind:     hidden_block_count_x
      - .offset:         12
        .size:           4
        .value_kind:     hidden_block_count_y
      - .offset:         16
        .size:           4
        .value_kind:     hidden_block_count_z
      - .offset:         20
        .size:           2
        .value_kind:     hidden_group_size_x
      - .offset:         22
        .size:           2
        .value_kind:     hidden_group_size_y
      - .offset:         24
        .size:           2
        .value_kind:     hidden_group_size_z
      - .offset:         26
        .size:           2
        .value_kind:     hidden_remainder_x
      - .offset:         28
        .size:           2
        .value_kind:     hidden_remainder_y
      - .offset:         30
        .size:           2
        .value_kind:     hidden_remainder_z
      - .offset:         48
        .size:           8
        .value_kind:     hidden_global_offset_x
      - .offset:         56
        .size:           8
        .value_kind:     hidden_global_offset_y
      - .offset:         64
        .size:           8
        .value_kind:     hidden_global_offset_z
      - .offset:         72
        .size:           2
        .value_kind:     hidden_grid_dims
    .group_segment_fixed_size: 0
    .kernarg_segment_align: 8
    .kernarg_segment_size: 264
    .max_flat_workgroup_size: 1024
    .name:           c5_predicate_chain_masked_kernel
    .private_segment_fixed_size: 0
    .sgpr_count:     6
    .symbol:         c5_predicate_chain_masked_kernel.kd
    .vgpr_count:     3
    .wavefront_size: 32
amdhsa.target:   amdgcn-amd-amdhsa--gfx1250
amdhsa.version: [1, 2]
...

	.end_amdgpu_metadata
