

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_123_6'
================================================================
* Date:           Tue Feb  3 00:21:06 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.492 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      173|      173|  1.730 us|  1.730 us|  130|  130|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_123_6  |      171|      171|        46|          2|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 46


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 46
* Pipeline : 1
  Pipeline-0 : II = 2, D = 46, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:123]   --->   Operation 49 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%conv_i346_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv_i346"   --->   Operation 50 'read' 'conv_i346_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%i_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %i_1"   --->   Operation 51 'read' 'i_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%conv_i346_cast = sext i24 %conv_i346_read"   --->   Operation 52 'sext' 'conv_i346_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.48ns)   --->   "%store_ln123 = store i7 0, i7 %j" [top.cpp:123]   --->   Operation 53 'store' 'store_ln123' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body47"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%j_2 = load i7 %j" [top.cpp:123]   --->   Operation 55 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.89ns)   --->   "%icmp_ln123 = icmp_eq  i7 %j_2, i7 64" [top.cpp:123]   --->   Operation 56 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.89ns)   --->   "%add_ln123 = add i7 %j_2, i7 1" [top.cpp:123]   --->   Operation 57 'add' 'add_ln123' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %for.body47.split, void %for.inc63.exitStub" [top.cpp:123]   --->   Operation 58 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln123 = trunc i7 %j_2" [top.cpp:123]   --->   Operation 59 'trunc' 'trunc_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %j_2, i32 4, i32 5" [top.cpp:123]   --->   Operation 60 'partselect' 'lshr_ln4' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %i_1_read, i2 %lshr_ln4" [top.cpp:125]   --->   Operation 61 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i10 %tmp_s" [top.cpp:125]   --->   Operation 62 'zext' 'zext_ln125' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%A_local_addr = getelementptr i24 %A_local, i64 0, i64 %zext_ln125" [top.cpp:125]   --->   Operation 63 'getelementptr' 'A_local_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%A_local_1_addr = getelementptr i24 %A_local_1, i64 0, i64 %zext_ln125" [top.cpp:125]   --->   Operation 64 'getelementptr' 'A_local_1_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%A_local_2_addr = getelementptr i24 %A_local_2, i64 0, i64 %zext_ln125" [top.cpp:125]   --->   Operation 65 'getelementptr' 'A_local_2_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%A_local_3_addr = getelementptr i24 %A_local_3, i64 0, i64 %zext_ln125" [top.cpp:125]   --->   Operation 66 'getelementptr' 'A_local_3_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%A_local_4_addr = getelementptr i24 %A_local_4, i64 0, i64 %zext_ln125" [top.cpp:125]   --->   Operation 67 'getelementptr' 'A_local_4_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%A_local_5_addr = getelementptr i24 %A_local_5, i64 0, i64 %zext_ln125" [top.cpp:125]   --->   Operation 68 'getelementptr' 'A_local_5_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%A_local_6_addr = getelementptr i24 %A_local_6, i64 0, i64 %zext_ln125" [top.cpp:125]   --->   Operation 69 'getelementptr' 'A_local_6_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%A_local_7_addr = getelementptr i24 %A_local_7, i64 0, i64 %zext_ln125" [top.cpp:125]   --->   Operation 70 'getelementptr' 'A_local_7_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%A_local_8_addr = getelementptr i24 %A_local_8, i64 0, i64 %zext_ln125" [top.cpp:125]   --->   Operation 71 'getelementptr' 'A_local_8_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%A_local_9_addr = getelementptr i24 %A_local_9, i64 0, i64 %zext_ln125" [top.cpp:125]   --->   Operation 72 'getelementptr' 'A_local_9_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%A_local_10_addr = getelementptr i24 %A_local_10, i64 0, i64 %zext_ln125" [top.cpp:125]   --->   Operation 73 'getelementptr' 'A_local_10_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%A_local_11_addr = getelementptr i24 %A_local_11, i64 0, i64 %zext_ln125" [top.cpp:125]   --->   Operation 74 'getelementptr' 'A_local_11_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%A_local_12_addr = getelementptr i24 %A_local_12, i64 0, i64 %zext_ln125" [top.cpp:125]   --->   Operation 75 'getelementptr' 'A_local_12_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%A_local_13_addr = getelementptr i24 %A_local_13, i64 0, i64 %zext_ln125" [top.cpp:125]   --->   Operation 76 'getelementptr' 'A_local_13_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%A_local_14_addr = getelementptr i24 %A_local_14, i64 0, i64 %zext_ln125" [top.cpp:125]   --->   Operation 77 'getelementptr' 'A_local_14_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%A_local_15_addr = getelementptr i24 %A_local_15, i64 0, i64 %zext_ln125" [top.cpp:125]   --->   Operation 78 'getelementptr' 'A_local_15_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (1.35ns)   --->   "%A_local_load = load i10 %A_local_addr" [top.cpp:125]   --->   Operation 79 'load' 'A_local_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 80 [2/2] (1.35ns)   --->   "%A_local_1_load = load i10 %A_local_1_addr" [top.cpp:125]   --->   Operation 80 'load' 'A_local_1_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 81 [2/2] (1.35ns)   --->   "%A_local_2_load = load i10 %A_local_2_addr" [top.cpp:125]   --->   Operation 81 'load' 'A_local_2_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 82 [2/2] (1.35ns)   --->   "%A_local_3_load = load i10 %A_local_3_addr" [top.cpp:125]   --->   Operation 82 'load' 'A_local_3_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 83 [2/2] (1.35ns)   --->   "%A_local_4_load = load i10 %A_local_4_addr" [top.cpp:125]   --->   Operation 83 'load' 'A_local_4_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 84 [2/2] (1.35ns)   --->   "%A_local_5_load = load i10 %A_local_5_addr" [top.cpp:125]   --->   Operation 84 'load' 'A_local_5_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 85 [2/2] (1.35ns)   --->   "%A_local_6_load = load i10 %A_local_6_addr" [top.cpp:125]   --->   Operation 85 'load' 'A_local_6_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 86 [2/2] (1.35ns)   --->   "%A_local_7_load = load i10 %A_local_7_addr" [top.cpp:125]   --->   Operation 86 'load' 'A_local_7_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 87 [2/2] (1.35ns)   --->   "%A_local_8_load = load i10 %A_local_8_addr" [top.cpp:125]   --->   Operation 87 'load' 'A_local_8_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 88 [2/2] (1.35ns)   --->   "%A_local_9_load = load i10 %A_local_9_addr" [top.cpp:125]   --->   Operation 88 'load' 'A_local_9_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 89 [2/2] (1.35ns)   --->   "%A_local_10_load = load i10 %A_local_10_addr" [top.cpp:125]   --->   Operation 89 'load' 'A_local_10_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 90 [2/2] (1.35ns)   --->   "%A_local_11_load = load i10 %A_local_11_addr" [top.cpp:125]   --->   Operation 90 'load' 'A_local_11_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 91 [2/2] (1.35ns)   --->   "%A_local_12_load = load i10 %A_local_12_addr" [top.cpp:125]   --->   Operation 91 'load' 'A_local_12_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 92 [2/2] (1.35ns)   --->   "%A_local_13_load = load i10 %A_local_13_addr" [top.cpp:125]   --->   Operation 92 'load' 'A_local_13_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 93 [2/2] (1.35ns)   --->   "%A_local_14_load = load i10 %A_local_14_addr" [top.cpp:125]   --->   Operation 93 'load' 'A_local_14_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 94 [2/2] (1.35ns)   --->   "%A_local_15_load = load i10 %A_local_15_addr" [top.cpp:125]   --->   Operation 94 'load' 'A_local_15_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 95 [1/1] (0.86ns)   --->   "%switch_ln126 = switch i4 %trunc_ln123, void %arrayidx564.case.15, i4 0, void %arrayidx564.case.0, i4 1, void %arrayidx564.case.1, i4 2, void %arrayidx564.case.2, i4 3, void %arrayidx564.case.3, i4 4, void %arrayidx564.case.4, i4 5, void %arrayidx564.case.5, i4 6, void %arrayidx564.case.6, i4 7, void %arrayidx564.case.7, i4 8, void %arrayidx564.case.8, i4 9, void %arrayidx564.case.9, i4 10, void %arrayidx564.case.10, i4 11, void %arrayidx564.case.11, i4 12, void %arrayidx564.case.12, i4 13, void %arrayidx564.case.13, i4 14, void %arrayidx564.case.14" [top.cpp:126]   --->   Operation 95 'switch' 'switch_ln126' <Predicate = (!icmp_ln123)> <Delay = 0.86>
ST_1 : Operation 96 [1/1] (0.48ns)   --->   "%store_ln123 = store i7 %add_ln123, i7 %j" [top.cpp:123]   --->   Operation 96 'store' 'store_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.48>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln123 = br void %for.body47" [top.cpp:123]   --->   Operation 97 'br' 'br_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 98 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_local_load = load i10 %A_local_addr" [top.cpp:125]   --->   Operation 98 'load' 'A_local_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 99 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_local_1_load = load i10 %A_local_1_addr" [top.cpp:125]   --->   Operation 99 'load' 'A_local_1_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 100 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_local_2_load = load i10 %A_local_2_addr" [top.cpp:125]   --->   Operation 100 'load' 'A_local_2_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 101 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_local_3_load = load i10 %A_local_3_addr" [top.cpp:125]   --->   Operation 101 'load' 'A_local_3_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 102 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_local_4_load = load i10 %A_local_4_addr" [top.cpp:125]   --->   Operation 102 'load' 'A_local_4_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 103 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_local_5_load = load i10 %A_local_5_addr" [top.cpp:125]   --->   Operation 103 'load' 'A_local_5_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 104 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_local_6_load = load i10 %A_local_6_addr" [top.cpp:125]   --->   Operation 104 'load' 'A_local_6_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 105 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_local_7_load = load i10 %A_local_7_addr" [top.cpp:125]   --->   Operation 105 'load' 'A_local_7_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 106 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_local_8_load = load i10 %A_local_8_addr" [top.cpp:125]   --->   Operation 106 'load' 'A_local_8_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 107 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_local_9_load = load i10 %A_local_9_addr" [top.cpp:125]   --->   Operation 107 'load' 'A_local_9_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 108 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_local_10_load = load i10 %A_local_10_addr" [top.cpp:125]   --->   Operation 108 'load' 'A_local_10_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 109 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_local_11_load = load i10 %A_local_11_addr" [top.cpp:125]   --->   Operation 109 'load' 'A_local_11_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 110 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_local_12_load = load i10 %A_local_12_addr" [top.cpp:125]   --->   Operation 110 'load' 'A_local_12_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 111 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_local_13_load = load i10 %A_local_13_addr" [top.cpp:125]   --->   Operation 111 'load' 'A_local_13_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 112 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_local_14_load = load i10 %A_local_14_addr" [top.cpp:125]   --->   Operation 112 'load' 'A_local_14_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 113 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_local_15_load = load i10 %A_local_15_addr" [top.cpp:125]   --->   Operation 113 'load' 'A_local_15_load' <Predicate = (!icmp_ln123)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 114 [1/1] (0.57ns)   --->   "%tmp_1 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.16i24.i24.i4, i4 0, i24 %A_local_load, i4 1, i24 %A_local_1_load, i4 2, i24 %A_local_2_load, i4 3, i24 %A_local_3_load, i4 4, i24 %A_local_4_load, i4 5, i24 %A_local_5_load, i4 6, i24 %A_local_6_load, i4 7, i24 %A_local_7_load, i4 8, i24 %A_local_8_load, i4 9, i24 %A_local_9_load, i4 10, i24 %A_local_10_load, i4 11, i24 %A_local_11_load, i4 12, i24 %A_local_12_load, i4 13, i24 %A_local_13_load, i4 14, i24 %A_local_14_load, i4 15, i24 %A_local_15_load, i24 0, i4 %trunc_ln123" [top.cpp:125]   --->   Operation 114 'sparsemux' 'tmp_1' <Predicate = (!icmp_ln123)> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %tmp_1, i14 0" [top.cpp:125]   --->   Operation 115 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 116 [42/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 116 'sdiv' 'sdiv_ln125' <Predicate = (!icmp_ln123)> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.71>
ST_3 : Operation 117 [41/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 117 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.71>
ST_4 : Operation 118 [40/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 118 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.71>
ST_5 : Operation 119 [39/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 119 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.71>
ST_6 : Operation 120 [38/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 120 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.71>
ST_7 : Operation 121 [37/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 121 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.71>
ST_8 : Operation 122 [36/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 122 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.71>
ST_9 : Operation 123 [35/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 123 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.71>
ST_10 : Operation 124 [34/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 124 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.71>
ST_11 : Operation 125 [33/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 125 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.71>
ST_12 : Operation 126 [32/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 126 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.71>
ST_13 : Operation 127 [31/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 127 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.71>
ST_14 : Operation 128 [30/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 128 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.71>
ST_15 : Operation 129 [29/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 129 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.71>
ST_16 : Operation 130 [28/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 130 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.71>
ST_17 : Operation 131 [27/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 131 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.71>
ST_18 : Operation 132 [26/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 132 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.71>
ST_19 : Operation 133 [25/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 133 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.71>
ST_20 : Operation 134 [24/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 134 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.71>
ST_21 : Operation 135 [23/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 135 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.71>
ST_22 : Operation 136 [22/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 136 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.71>
ST_23 : Operation 137 [21/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 137 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.71>
ST_24 : Operation 138 [20/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 138 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.71>
ST_25 : Operation 139 [19/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 139 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.71>
ST_26 : Operation 140 [18/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 140 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.71>
ST_27 : Operation 141 [17/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 141 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.71>
ST_28 : Operation 142 [16/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 142 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.71>
ST_29 : Operation 143 [15/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 143 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.71>
ST_30 : Operation 144 [14/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 144 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.71>
ST_31 : Operation 145 [13/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 145 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.71>
ST_32 : Operation 146 [12/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 146 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.71>
ST_33 : Operation 147 [11/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 147 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.71>
ST_34 : Operation 148 [10/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 148 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.71>
ST_35 : Operation 149 [9/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 149 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.71>
ST_36 : Operation 150 [8/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 150 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.71>
ST_37 : Operation 151 [7/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 151 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.71>
ST_38 : Operation 152 [6/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 152 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.71>
ST_39 : Operation 153 [5/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 153 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.71>
ST_40 : Operation 154 [4/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 154 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx564.exit" [top.cpp:126]   --->   Operation 155 'br' 'br_ln126' <Predicate = (trunc_ln123 == 14)> <Delay = 0.00>
ST_40 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx564.exit" [top.cpp:126]   --->   Operation 156 'br' 'br_ln126' <Predicate = (trunc_ln123 == 13)> <Delay = 0.00>
ST_40 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx564.exit" [top.cpp:126]   --->   Operation 157 'br' 'br_ln126' <Predicate = (trunc_ln123 == 12)> <Delay = 0.00>
ST_40 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx564.exit" [top.cpp:126]   --->   Operation 158 'br' 'br_ln126' <Predicate = (trunc_ln123 == 11)> <Delay = 0.00>
ST_40 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx564.exit" [top.cpp:126]   --->   Operation 159 'br' 'br_ln126' <Predicate = (trunc_ln123 == 10)> <Delay = 0.00>
ST_40 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx564.exit" [top.cpp:126]   --->   Operation 160 'br' 'br_ln126' <Predicate = (trunc_ln123 == 9)> <Delay = 0.00>
ST_40 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx564.exit" [top.cpp:126]   --->   Operation 161 'br' 'br_ln126' <Predicate = (trunc_ln123 == 8)> <Delay = 0.00>
ST_40 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx564.exit" [top.cpp:126]   --->   Operation 162 'br' 'br_ln126' <Predicate = (trunc_ln123 == 7)> <Delay = 0.00>
ST_40 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx564.exit" [top.cpp:126]   --->   Operation 163 'br' 'br_ln126' <Predicate = (trunc_ln123 == 6)> <Delay = 0.00>
ST_40 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx564.exit" [top.cpp:126]   --->   Operation 164 'br' 'br_ln126' <Predicate = (trunc_ln123 == 5)> <Delay = 0.00>
ST_40 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx564.exit" [top.cpp:126]   --->   Operation 165 'br' 'br_ln126' <Predicate = (trunc_ln123 == 4)> <Delay = 0.00>
ST_40 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx564.exit" [top.cpp:126]   --->   Operation 166 'br' 'br_ln126' <Predicate = (trunc_ln123 == 3)> <Delay = 0.00>
ST_40 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx564.exit" [top.cpp:126]   --->   Operation 167 'br' 'br_ln126' <Predicate = (trunc_ln123 == 2)> <Delay = 0.00>
ST_40 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx564.exit" [top.cpp:126]   --->   Operation 168 'br' 'br_ln126' <Predicate = (trunc_ln123 == 1)> <Delay = 0.00>
ST_40 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx564.exit" [top.cpp:126]   --->   Operation 169 'br' 'br_ln126' <Predicate = (trunc_ln123 == 0)> <Delay = 0.00>
ST_40 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln126 = br void %arrayidx564.exit" [top.cpp:126]   --->   Operation 170 'br' 'br_ln126' <Predicate = (trunc_ln123 == 15)> <Delay = 0.00>

State 41 <SV = 40> <Delay = 1.71>
ST_41 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i2 %lshr_ln4" [top.cpp:123]   --->   Operation 171 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 172 [3/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 172 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 173 [1/1] (0.00ns)   --->   "%col_sums_addr = getelementptr i24 %col_sums, i64 0, i64 %zext_ln123" [top.cpp:127]   --->   Operation 173 'getelementptr' 'col_sums_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 174 [1/1] (0.00ns)   --->   "%col_sums_1_addr = getelementptr i24 %col_sums_1, i64 0, i64 %zext_ln123" [top.cpp:127]   --->   Operation 174 'getelementptr' 'col_sums_1_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 175 [1/1] (0.00ns)   --->   "%col_sums_2_addr = getelementptr i24 %col_sums_2, i64 0, i64 %zext_ln123" [top.cpp:127]   --->   Operation 175 'getelementptr' 'col_sums_2_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 176 [1/1] (0.00ns)   --->   "%col_sums_3_addr = getelementptr i24 %col_sums_3, i64 0, i64 %zext_ln123" [top.cpp:127]   --->   Operation 176 'getelementptr' 'col_sums_3_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 177 [1/1] (0.00ns)   --->   "%col_sums_4_addr = getelementptr i24 %col_sums_4, i64 0, i64 %zext_ln123" [top.cpp:127]   --->   Operation 177 'getelementptr' 'col_sums_4_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 178 [1/1] (0.00ns)   --->   "%col_sums_5_addr = getelementptr i24 %col_sums_5, i64 0, i64 %zext_ln123" [top.cpp:127]   --->   Operation 178 'getelementptr' 'col_sums_5_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 179 [1/1] (0.00ns)   --->   "%col_sums_6_addr = getelementptr i24 %col_sums_6, i64 0, i64 %zext_ln123" [top.cpp:127]   --->   Operation 179 'getelementptr' 'col_sums_6_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 180 [1/1] (0.00ns)   --->   "%col_sums_7_addr = getelementptr i24 %col_sums_7, i64 0, i64 %zext_ln123" [top.cpp:127]   --->   Operation 180 'getelementptr' 'col_sums_7_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 181 [1/1] (0.00ns)   --->   "%col_sums_8_addr = getelementptr i24 %col_sums_8, i64 0, i64 %zext_ln123" [top.cpp:127]   --->   Operation 181 'getelementptr' 'col_sums_8_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 182 [1/1] (0.00ns)   --->   "%col_sums_9_addr = getelementptr i24 %col_sums_9, i64 0, i64 %zext_ln123" [top.cpp:127]   --->   Operation 182 'getelementptr' 'col_sums_9_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 183 [1/1] (0.00ns)   --->   "%col_sums_10_addr = getelementptr i24 %col_sums_10, i64 0, i64 %zext_ln123" [top.cpp:127]   --->   Operation 183 'getelementptr' 'col_sums_10_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 184 [1/1] (0.00ns)   --->   "%col_sums_11_addr = getelementptr i24 %col_sums_11, i64 0, i64 %zext_ln123" [top.cpp:127]   --->   Operation 184 'getelementptr' 'col_sums_11_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 185 [1/1] (0.00ns)   --->   "%col_sums_12_addr = getelementptr i24 %col_sums_12, i64 0, i64 %zext_ln123" [top.cpp:127]   --->   Operation 185 'getelementptr' 'col_sums_12_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 186 [1/1] (0.00ns)   --->   "%col_sums_13_addr = getelementptr i24 %col_sums_13, i64 0, i64 %zext_ln123" [top.cpp:127]   --->   Operation 186 'getelementptr' 'col_sums_13_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 187 [1/1] (0.00ns)   --->   "%col_sums_14_addr = getelementptr i24 %col_sums_14, i64 0, i64 %zext_ln123" [top.cpp:127]   --->   Operation 187 'getelementptr' 'col_sums_14_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 188 [1/1] (0.00ns)   --->   "%col_sums_15_addr = getelementptr i24 %col_sums_15, i64 0, i64 %zext_ln123" [top.cpp:127]   --->   Operation 188 'getelementptr' 'col_sums_15_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 189 [2/2] (0.79ns)   --->   "%col_sums_load = load i2 %col_sums_addr" [top.cpp:127]   --->   Operation 189 'load' 'col_sums_load' <Predicate = (trunc_ln123 == 0)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_41 : Operation 190 [2/2] (0.79ns)   --->   "%col_sums_1_load = load i2 %col_sums_1_addr" [top.cpp:127]   --->   Operation 190 'load' 'col_sums_1_load' <Predicate = (trunc_ln123 == 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_41 : Operation 191 [2/2] (0.79ns)   --->   "%col_sums_2_load = load i2 %col_sums_2_addr" [top.cpp:127]   --->   Operation 191 'load' 'col_sums_2_load' <Predicate = (trunc_ln123 == 2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_41 : Operation 192 [2/2] (0.79ns)   --->   "%col_sums_3_load = load i2 %col_sums_3_addr" [top.cpp:127]   --->   Operation 192 'load' 'col_sums_3_load' <Predicate = (trunc_ln123 == 3)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_41 : Operation 193 [2/2] (0.79ns)   --->   "%col_sums_4_load = load i2 %col_sums_4_addr" [top.cpp:127]   --->   Operation 193 'load' 'col_sums_4_load' <Predicate = (trunc_ln123 == 4)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_41 : Operation 194 [2/2] (0.79ns)   --->   "%col_sums_5_load = load i2 %col_sums_5_addr" [top.cpp:127]   --->   Operation 194 'load' 'col_sums_5_load' <Predicate = (trunc_ln123 == 5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_41 : Operation 195 [2/2] (0.79ns)   --->   "%col_sums_6_load = load i2 %col_sums_6_addr" [top.cpp:127]   --->   Operation 195 'load' 'col_sums_6_load' <Predicate = (trunc_ln123 == 6)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_41 : Operation 196 [2/2] (0.79ns)   --->   "%col_sums_7_load = load i2 %col_sums_7_addr" [top.cpp:127]   --->   Operation 196 'load' 'col_sums_7_load' <Predicate = (trunc_ln123 == 7)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_41 : Operation 197 [2/2] (0.79ns)   --->   "%col_sums_8_load = load i2 %col_sums_8_addr" [top.cpp:127]   --->   Operation 197 'load' 'col_sums_8_load' <Predicate = (trunc_ln123 == 8)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_41 : Operation 198 [2/2] (0.79ns)   --->   "%col_sums_9_load = load i2 %col_sums_9_addr" [top.cpp:127]   --->   Operation 198 'load' 'col_sums_9_load' <Predicate = (trunc_ln123 == 9)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_41 : Operation 199 [2/2] (0.79ns)   --->   "%col_sums_10_load = load i2 %col_sums_10_addr" [top.cpp:127]   --->   Operation 199 'load' 'col_sums_10_load' <Predicate = (trunc_ln123 == 10)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_41 : Operation 200 [2/2] (0.79ns)   --->   "%col_sums_11_load = load i2 %col_sums_11_addr" [top.cpp:127]   --->   Operation 200 'load' 'col_sums_11_load' <Predicate = (trunc_ln123 == 11)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_41 : Operation 201 [2/2] (0.79ns)   --->   "%col_sums_12_load = load i2 %col_sums_12_addr" [top.cpp:127]   --->   Operation 201 'load' 'col_sums_12_load' <Predicate = (trunc_ln123 == 12)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_41 : Operation 202 [2/2] (0.79ns)   --->   "%col_sums_13_load = load i2 %col_sums_13_addr" [top.cpp:127]   --->   Operation 202 'load' 'col_sums_13_load' <Predicate = (trunc_ln123 == 13)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_41 : Operation 203 [2/2] (0.79ns)   --->   "%col_sums_14_load = load i2 %col_sums_14_addr" [top.cpp:127]   --->   Operation 203 'load' 'col_sums_14_load' <Predicate = (trunc_ln123 == 14)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_41 : Operation 204 [2/2] (0.79ns)   --->   "%col_sums_15_load = load i2 %col_sums_15_addr" [top.cpp:127]   --->   Operation 204 'load' 'col_sums_15_load' <Predicate = (trunc_ln123 == 15)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>

State 42 <SV = 41> <Delay = 1.71>
ST_42 : Operation 205 [2/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 205 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 206 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_load = load i2 %col_sums_addr" [top.cpp:127]   --->   Operation 206 'load' 'col_sums_load' <Predicate = (trunc_ln123 == 0)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_42 : Operation 207 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_1_load = load i2 %col_sums_1_addr" [top.cpp:127]   --->   Operation 207 'load' 'col_sums_1_load' <Predicate = (trunc_ln123 == 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_42 : Operation 208 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_2_load = load i2 %col_sums_2_addr" [top.cpp:127]   --->   Operation 208 'load' 'col_sums_2_load' <Predicate = (trunc_ln123 == 2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_42 : Operation 209 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_3_load = load i2 %col_sums_3_addr" [top.cpp:127]   --->   Operation 209 'load' 'col_sums_3_load' <Predicate = (trunc_ln123 == 3)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_42 : Operation 210 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_4_load = load i2 %col_sums_4_addr" [top.cpp:127]   --->   Operation 210 'load' 'col_sums_4_load' <Predicate = (trunc_ln123 == 4)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_42 : Operation 211 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_5_load = load i2 %col_sums_5_addr" [top.cpp:127]   --->   Operation 211 'load' 'col_sums_5_load' <Predicate = (trunc_ln123 == 5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_42 : Operation 212 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_6_load = load i2 %col_sums_6_addr" [top.cpp:127]   --->   Operation 212 'load' 'col_sums_6_load' <Predicate = (trunc_ln123 == 6)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_42 : Operation 213 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_7_load = load i2 %col_sums_7_addr" [top.cpp:127]   --->   Operation 213 'load' 'col_sums_7_load' <Predicate = (trunc_ln123 == 7)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_42 : Operation 214 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_8_load = load i2 %col_sums_8_addr" [top.cpp:127]   --->   Operation 214 'load' 'col_sums_8_load' <Predicate = (trunc_ln123 == 8)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_42 : Operation 215 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_9_load = load i2 %col_sums_9_addr" [top.cpp:127]   --->   Operation 215 'load' 'col_sums_9_load' <Predicate = (trunc_ln123 == 9)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_42 : Operation 216 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_10_load = load i2 %col_sums_10_addr" [top.cpp:127]   --->   Operation 216 'load' 'col_sums_10_load' <Predicate = (trunc_ln123 == 10)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_42 : Operation 217 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_11_load = load i2 %col_sums_11_addr" [top.cpp:127]   --->   Operation 217 'load' 'col_sums_11_load' <Predicate = (trunc_ln123 == 11)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_42 : Operation 218 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_12_load = load i2 %col_sums_12_addr" [top.cpp:127]   --->   Operation 218 'load' 'col_sums_12_load' <Predicate = (trunc_ln123 == 12)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_42 : Operation 219 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_13_load = load i2 %col_sums_13_addr" [top.cpp:127]   --->   Operation 219 'load' 'col_sums_13_load' <Predicate = (trunc_ln123 == 13)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_42 : Operation 220 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_14_load = load i2 %col_sums_14_addr" [top.cpp:127]   --->   Operation 220 'load' 'col_sums_14_load' <Predicate = (trunc_ln123 == 14)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_42 : Operation 221 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sums_15_load = load i2 %col_sums_15_addr" [top.cpp:127]   --->   Operation 221 'load' 'col_sums_15_load' <Predicate = (trunc_ln123 == 15)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_42 : Operation 222 [1/1] (0.57ns)   --->   "%tmp_3 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.16i24.i24.i4, i4 0, i24 %col_sums_load, i4 1, i24 %col_sums_1_load, i4 2, i24 %col_sums_2_load, i4 3, i24 %col_sums_3_load, i4 4, i24 %col_sums_4_load, i4 5, i24 %col_sums_5_load, i4 6, i24 %col_sums_6_load, i4 7, i24 %col_sums_7_load, i4 8, i24 %col_sums_8_load, i4 9, i24 %col_sums_9_load, i4 10, i24 %col_sums_10_load, i4 11, i24 %col_sums_11_load, i4 12, i24 %col_sums_12_load, i4 13, i24 %col_sums_13_load, i4 14, i24 %col_sums_14_load, i4 15, i24 %col_sums_15_load, i24 0, i4 %trunc_ln123" [top.cpp:127]   --->   Operation 222 'sparsemux' 'tmp_3' <Predicate = true> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit" [top.cpp:127]   --->   Operation 223 'br' 'br_ln127' <Predicate = (trunc_ln123 == 14)> <Delay = 0.00>
ST_42 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit" [top.cpp:127]   --->   Operation 224 'br' 'br_ln127' <Predicate = (trunc_ln123 == 13)> <Delay = 0.00>
ST_42 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit" [top.cpp:127]   --->   Operation 225 'br' 'br_ln127' <Predicate = (trunc_ln123 == 12)> <Delay = 0.00>
ST_42 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit" [top.cpp:127]   --->   Operation 226 'br' 'br_ln127' <Predicate = (trunc_ln123 == 11)> <Delay = 0.00>
ST_42 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit" [top.cpp:127]   --->   Operation 227 'br' 'br_ln127' <Predicate = (trunc_ln123 == 10)> <Delay = 0.00>
ST_42 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit" [top.cpp:127]   --->   Operation 228 'br' 'br_ln127' <Predicate = (trunc_ln123 == 9)> <Delay = 0.00>
ST_42 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit" [top.cpp:127]   --->   Operation 229 'br' 'br_ln127' <Predicate = (trunc_ln123 == 8)> <Delay = 0.00>
ST_42 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit" [top.cpp:127]   --->   Operation 230 'br' 'br_ln127' <Predicate = (trunc_ln123 == 7)> <Delay = 0.00>
ST_42 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit" [top.cpp:127]   --->   Operation 231 'br' 'br_ln127' <Predicate = (trunc_ln123 == 6)> <Delay = 0.00>
ST_42 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit" [top.cpp:127]   --->   Operation 232 'br' 'br_ln127' <Predicate = (trunc_ln123 == 5)> <Delay = 0.00>
ST_42 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit" [top.cpp:127]   --->   Operation 233 'br' 'br_ln127' <Predicate = (trunc_ln123 == 4)> <Delay = 0.00>
ST_42 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit" [top.cpp:127]   --->   Operation 234 'br' 'br_ln127' <Predicate = (trunc_ln123 == 3)> <Delay = 0.00>
ST_42 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit" [top.cpp:127]   --->   Operation 235 'br' 'br_ln127' <Predicate = (trunc_ln123 == 2)> <Delay = 0.00>
ST_42 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit" [top.cpp:127]   --->   Operation 236 'br' 'br_ln127' <Predicate = (trunc_ln123 == 1)> <Delay = 0.00>
ST_42 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit" [top.cpp:127]   --->   Operation 237 'br' 'br_ln127' <Predicate = (trunc_ln123 == 0)> <Delay = 0.00>
ST_42 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit" [top.cpp:127]   --->   Operation 238 'br' 'br_ln127' <Predicate = (trunc_ln123 == 15)> <Delay = 0.00>

State 43 <SV = 42> <Delay = 6.49>
ST_43 : Operation 239 [1/1] (0.00ns)   --->   "%specpipeline_ln124 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [top.cpp:124]   --->   Operation 239 'specpipeline' 'specpipeline_ln124' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 240 [1/1] (0.00ns)   --->   "%speclooptripcount_ln123 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:123]   --->   Operation 240 'speclooptripcount' 'speclooptripcount_ln123' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 241 [1/1] (0.00ns)   --->   "%specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [top.cpp:123]   --->   Operation 241 'specloopname' 'specloopname_ln123' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_local_addr = getelementptr i24 %tmp_local, i64 0, i64 %zext_ln125" [top.cpp:126]   --->   Operation 242 'getelementptr' 'tmp_local_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_local_1_addr = getelementptr i24 %tmp_local_1, i64 0, i64 %zext_ln125" [top.cpp:126]   --->   Operation 243 'getelementptr' 'tmp_local_1_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_local_2_addr = getelementptr i24 %tmp_local_2, i64 0, i64 %zext_ln125" [top.cpp:126]   --->   Operation 244 'getelementptr' 'tmp_local_2_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_local_3_addr = getelementptr i24 %tmp_local_3, i64 0, i64 %zext_ln125" [top.cpp:126]   --->   Operation 245 'getelementptr' 'tmp_local_3_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_local_4_addr = getelementptr i24 %tmp_local_4, i64 0, i64 %zext_ln125" [top.cpp:126]   --->   Operation 246 'getelementptr' 'tmp_local_4_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_local_5_addr = getelementptr i24 %tmp_local_5, i64 0, i64 %zext_ln125" [top.cpp:126]   --->   Operation 247 'getelementptr' 'tmp_local_5_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_local_6_addr = getelementptr i24 %tmp_local_6, i64 0, i64 %zext_ln125" [top.cpp:126]   --->   Operation 248 'getelementptr' 'tmp_local_6_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_local_7_addr = getelementptr i24 %tmp_local_7, i64 0, i64 %zext_ln125" [top.cpp:126]   --->   Operation 249 'getelementptr' 'tmp_local_7_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_local_8_addr = getelementptr i24 %tmp_local_8, i64 0, i64 %zext_ln125" [top.cpp:126]   --->   Operation 250 'getelementptr' 'tmp_local_8_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_local_9_addr = getelementptr i24 %tmp_local_9, i64 0, i64 %zext_ln125" [top.cpp:126]   --->   Operation 251 'getelementptr' 'tmp_local_9_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_local_10_addr = getelementptr i24 %tmp_local_10, i64 0, i64 %zext_ln125" [top.cpp:126]   --->   Operation 252 'getelementptr' 'tmp_local_10_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_local_11_addr = getelementptr i24 %tmp_local_11, i64 0, i64 %zext_ln125" [top.cpp:126]   --->   Operation 253 'getelementptr' 'tmp_local_11_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_local_12_addr = getelementptr i24 %tmp_local_12, i64 0, i64 %zext_ln125" [top.cpp:126]   --->   Operation 254 'getelementptr' 'tmp_local_12_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_local_13_addr = getelementptr i24 %tmp_local_13, i64 0, i64 %zext_ln125" [top.cpp:126]   --->   Operation 255 'getelementptr' 'tmp_local_13_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_local_14_addr = getelementptr i24 %tmp_local_14, i64 0, i64 %zext_ln125" [top.cpp:126]   --->   Operation 256 'getelementptr' 'tmp_local_14_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_local_15_addr = getelementptr i24 %tmp_local_15, i64 0, i64 %zext_ln125" [top.cpp:126]   --->   Operation 257 'getelementptr' 'tmp_local_15_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 258 [1/42] (1.71ns)   --->   "%sdiv_ln125 = sdiv i38 %shl_ln1, i38 %conv_i346_cast" [top.cpp:125]   --->   Operation 258 'sdiv' 'sdiv_ln125' <Predicate = true> <Delay = 1.71> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 41> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 259 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i38.i32, i38 %sdiv_ln125, i32 37" [top.cpp:125]   --->   Operation 259 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%val = trunc i38 %sdiv_ln125" [top.cpp:125]   --->   Operation 260 'trunc' 'val' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i38.i32, i38 %sdiv_ln125, i32 23" [top.cpp:125]   --->   Operation 261 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i14 @_ssdm_op_PartSelect.i14.i38.i32.i32, i38 %sdiv_ln125, i32 24, i32 37" [top.cpp:125]   --->   Operation 262 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 263 [1/1] (0.98ns)   --->   "%icmp_ln125 = icmp_ne  i14 %tmp_2, i14 16383" [top.cpp:125]   --->   Operation 263 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 264 [1/1] (0.98ns)   --->   "%icmp_ln125_1 = icmp_ne  i14 %tmp_2, i14 0" [top.cpp:125]   --->   Operation 264 'icmp' 'icmp_ln125_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node and_ln125)   --->   "%or_ln125 = or i1 %tmp_12, i1 %icmp_ln125_1" [top.cpp:125]   --->   Operation 265 'or' 'or_ln125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln125)   --->   "%xor_ln125 = xor i1 %tmp, i1 1" [top.cpp:125]   --->   Operation 266 'xor' 'xor_ln125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 267 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln125 = and i1 %or_ln125, i1 %xor_ln125" [top.cpp:125]   --->   Operation 267 'and' 'and_ln125' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%xor_ln125_1 = xor i1 %tmp_12, i1 1" [top.cpp:125]   --->   Operation 268 'xor' 'xor_ln125_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%or_ln125_1 = or i1 %icmp_ln125, i1 %xor_ln125_1" [top.cpp:125]   --->   Operation 269 'or' 'or_ln125_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%and_ln125_1 = and i1 %or_ln125_1, i1 %tmp" [top.cpp:125]   --->   Operation 270 'and' 'and_ln125_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%select_ln125 = select i1 %and_ln125, i24 8388607, i24 8388608" [top.cpp:125]   --->   Operation 271 'select' 'select_ln125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%or_ln125_2 = or i1 %and_ln125, i1 %and_ln125_1" [top.cpp:125]   --->   Operation 272 'or' 'or_ln125_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 273 [1/1] (0.43ns) (out node of the LUT)   --->   "%val_1 = select i1 %or_ln125_2, i24 %select_ln125, i24 %val" [top.cpp:125]   --->   Operation 273 'select' 'val_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 274 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln126 = store i24 %val_1, i10 %tmp_local_14_addr" [top.cpp:126]   --->   Operation 274 'store' 'store_ln126' <Predicate = (trunc_ln123 == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_43 : Operation 275 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln126 = store i24 %val_1, i10 %tmp_local_13_addr" [top.cpp:126]   --->   Operation 275 'store' 'store_ln126' <Predicate = (trunc_ln123 == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_43 : Operation 276 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln126 = store i24 %val_1, i10 %tmp_local_12_addr" [top.cpp:126]   --->   Operation 276 'store' 'store_ln126' <Predicate = (trunc_ln123 == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_43 : Operation 277 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln126 = store i24 %val_1, i10 %tmp_local_11_addr" [top.cpp:126]   --->   Operation 277 'store' 'store_ln126' <Predicate = (trunc_ln123 == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_43 : Operation 278 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln126 = store i24 %val_1, i10 %tmp_local_10_addr" [top.cpp:126]   --->   Operation 278 'store' 'store_ln126' <Predicate = (trunc_ln123 == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_43 : Operation 279 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln126 = store i24 %val_1, i10 %tmp_local_9_addr" [top.cpp:126]   --->   Operation 279 'store' 'store_ln126' <Predicate = (trunc_ln123 == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_43 : Operation 280 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln126 = store i24 %val_1, i10 %tmp_local_8_addr" [top.cpp:126]   --->   Operation 280 'store' 'store_ln126' <Predicate = (trunc_ln123 == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_43 : Operation 281 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln126 = store i24 %val_1, i10 %tmp_local_7_addr" [top.cpp:126]   --->   Operation 281 'store' 'store_ln126' <Predicate = (trunc_ln123 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_43 : Operation 282 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln126 = store i24 %val_1, i10 %tmp_local_6_addr" [top.cpp:126]   --->   Operation 282 'store' 'store_ln126' <Predicate = (trunc_ln123 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_43 : Operation 283 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln126 = store i24 %val_1, i10 %tmp_local_5_addr" [top.cpp:126]   --->   Operation 283 'store' 'store_ln126' <Predicate = (trunc_ln123 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_43 : Operation 284 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln126 = store i24 %val_1, i10 %tmp_local_4_addr" [top.cpp:126]   --->   Operation 284 'store' 'store_ln126' <Predicate = (trunc_ln123 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_43 : Operation 285 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln126 = store i24 %val_1, i10 %tmp_local_3_addr" [top.cpp:126]   --->   Operation 285 'store' 'store_ln126' <Predicate = (trunc_ln123 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_43 : Operation 286 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln126 = store i24 %val_1, i10 %tmp_local_2_addr" [top.cpp:126]   --->   Operation 286 'store' 'store_ln126' <Predicate = (trunc_ln123 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_43 : Operation 287 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln126 = store i24 %val_1, i10 %tmp_local_1_addr" [top.cpp:126]   --->   Operation 287 'store' 'store_ln126' <Predicate = (trunc_ln123 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_43 : Operation 288 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln126 = store i24 %val_1, i10 %tmp_local_addr" [top.cpp:126]   --->   Operation 288 'store' 'store_ln126' <Predicate = (trunc_ln123 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_43 : Operation 289 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln126 = store i24 %val_1, i10 %tmp_local_15_addr" [top.cpp:126]   --->   Operation 289 'store' 'store_ln126' <Predicate = (trunc_ln123 == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_43 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln127 = sext i24 %tmp_3" [top.cpp:127]   --->   Operation 290 'sext' 'sext_ln127' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln127_1 = sext i24 %val_1" [top.cpp:127]   --->   Operation 291 'sext' 'sext_ln127_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 292 [1/1] (1.10ns)   --->   "%add_ln127 = add i24 %tmp_3, i24 %val_1" [top.cpp:127]   --->   Operation 292 'add' 'add_ln127' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 293 [1/1] (1.10ns)   --->   "%add_ln127_1 = add i25 %sext_ln127, i25 %sext_ln127_1" [top.cpp:127]   --->   Operation 293 'add' 'add_ln127_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 294 [1/1] (1.12ns)   --->   "%icmp_ln127 = icmp_eq  i25 %add_ln127_1, i25 0" [top.cpp:127]   --->   Operation 294 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln127, void %if.end.i.i211, void %if.then.i.i209" [top.cpp:127]   --->   Operation 295 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 296 [1/1] (0.86ns)   --->   "%switch_ln127 = switch i4 %trunc_ln123, void %V32.i.i27.i.i181492.case.15103, i4 0, void %V32.i.i27.i.i181492.case.088, i4 1, void %V32.i.i27.i.i181492.case.189, i4 2, void %V32.i.i27.i.i181492.case.290, i4 3, void %V32.i.i27.i.i181492.case.391, i4 4, void %V32.i.i27.i.i181492.case.492, i4 5, void %V32.i.i27.i.i181492.case.593, i4 6, void %V32.i.i27.i.i181492.case.694, i4 7, void %V32.i.i27.i.i181492.case.795, i4 8, void %V32.i.i27.i.i181492.case.896, i4 9, void %V32.i.i27.i.i181492.case.997, i4 10, void %V32.i.i27.i.i181492.case.1098, i4 11, void %V32.i.i27.i.i181492.case.1199, i4 12, void %V32.i.i27.i.i181492.case.12100, i4 13, void %V32.i.i27.i.i181492.case.13101, i4 14, void %V32.i.i27.i.i181492.case.14102" [top.cpp:127]   --->   Operation 296 'switch' 'switch_ln127' <Predicate = (icmp_ln127)> <Delay = 0.86>
ST_43 : Operation 297 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 0, i2 %col_sums_14_addr" [top.cpp:127]   --->   Operation 297 'store' 'store_ln127' <Predicate = (trunc_ln123 == 14 & icmp_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_43 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit87" [top.cpp:127]   --->   Operation 298 'br' 'br_ln127' <Predicate = (trunc_ln123 == 14 & icmp_ln127)> <Delay = 0.00>
ST_43 : Operation 299 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 0, i2 %col_sums_13_addr" [top.cpp:127]   --->   Operation 299 'store' 'store_ln127' <Predicate = (trunc_ln123 == 13 & icmp_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_43 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit87" [top.cpp:127]   --->   Operation 300 'br' 'br_ln127' <Predicate = (trunc_ln123 == 13 & icmp_ln127)> <Delay = 0.00>
ST_43 : Operation 301 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 0, i2 %col_sums_12_addr" [top.cpp:127]   --->   Operation 301 'store' 'store_ln127' <Predicate = (trunc_ln123 == 12 & icmp_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_43 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit87" [top.cpp:127]   --->   Operation 302 'br' 'br_ln127' <Predicate = (trunc_ln123 == 12 & icmp_ln127)> <Delay = 0.00>
ST_43 : Operation 303 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 0, i2 %col_sums_11_addr" [top.cpp:127]   --->   Operation 303 'store' 'store_ln127' <Predicate = (trunc_ln123 == 11 & icmp_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_43 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit87" [top.cpp:127]   --->   Operation 304 'br' 'br_ln127' <Predicate = (trunc_ln123 == 11 & icmp_ln127)> <Delay = 0.00>
ST_43 : Operation 305 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 0, i2 %col_sums_10_addr" [top.cpp:127]   --->   Operation 305 'store' 'store_ln127' <Predicate = (trunc_ln123 == 10 & icmp_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_43 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit87" [top.cpp:127]   --->   Operation 306 'br' 'br_ln127' <Predicate = (trunc_ln123 == 10 & icmp_ln127)> <Delay = 0.00>
ST_43 : Operation 307 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 0, i2 %col_sums_9_addr" [top.cpp:127]   --->   Operation 307 'store' 'store_ln127' <Predicate = (trunc_ln123 == 9 & icmp_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_43 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit87" [top.cpp:127]   --->   Operation 308 'br' 'br_ln127' <Predicate = (trunc_ln123 == 9 & icmp_ln127)> <Delay = 0.00>
ST_43 : Operation 309 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 0, i2 %col_sums_8_addr" [top.cpp:127]   --->   Operation 309 'store' 'store_ln127' <Predicate = (trunc_ln123 == 8 & icmp_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_43 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit87" [top.cpp:127]   --->   Operation 310 'br' 'br_ln127' <Predicate = (trunc_ln123 == 8 & icmp_ln127)> <Delay = 0.00>
ST_43 : Operation 311 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 0, i2 %col_sums_7_addr" [top.cpp:127]   --->   Operation 311 'store' 'store_ln127' <Predicate = (trunc_ln123 == 7 & icmp_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_43 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit87" [top.cpp:127]   --->   Operation 312 'br' 'br_ln127' <Predicate = (trunc_ln123 == 7 & icmp_ln127)> <Delay = 0.00>
ST_43 : Operation 313 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 0, i2 %col_sums_6_addr" [top.cpp:127]   --->   Operation 313 'store' 'store_ln127' <Predicate = (trunc_ln123 == 6 & icmp_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_43 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit87" [top.cpp:127]   --->   Operation 314 'br' 'br_ln127' <Predicate = (trunc_ln123 == 6 & icmp_ln127)> <Delay = 0.00>
ST_43 : Operation 315 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 0, i2 %col_sums_5_addr" [top.cpp:127]   --->   Operation 315 'store' 'store_ln127' <Predicate = (trunc_ln123 == 5 & icmp_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_43 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit87" [top.cpp:127]   --->   Operation 316 'br' 'br_ln127' <Predicate = (trunc_ln123 == 5 & icmp_ln127)> <Delay = 0.00>
ST_43 : Operation 317 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 0, i2 %col_sums_4_addr" [top.cpp:127]   --->   Operation 317 'store' 'store_ln127' <Predicate = (trunc_ln123 == 4 & icmp_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_43 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit87" [top.cpp:127]   --->   Operation 318 'br' 'br_ln127' <Predicate = (trunc_ln123 == 4 & icmp_ln127)> <Delay = 0.00>
ST_43 : Operation 319 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 0, i2 %col_sums_3_addr" [top.cpp:127]   --->   Operation 319 'store' 'store_ln127' <Predicate = (trunc_ln123 == 3 & icmp_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_43 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit87" [top.cpp:127]   --->   Operation 320 'br' 'br_ln127' <Predicate = (trunc_ln123 == 3 & icmp_ln127)> <Delay = 0.00>
ST_43 : Operation 321 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 0, i2 %col_sums_2_addr" [top.cpp:127]   --->   Operation 321 'store' 'store_ln127' <Predicate = (trunc_ln123 == 2 & icmp_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_43 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit87" [top.cpp:127]   --->   Operation 322 'br' 'br_ln127' <Predicate = (trunc_ln123 == 2 & icmp_ln127)> <Delay = 0.00>
ST_43 : Operation 323 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 0, i2 %col_sums_1_addr" [top.cpp:127]   --->   Operation 323 'store' 'store_ln127' <Predicate = (trunc_ln123 == 1 & icmp_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_43 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit87" [top.cpp:127]   --->   Operation 324 'br' 'br_ln127' <Predicate = (trunc_ln123 == 1 & icmp_ln127)> <Delay = 0.00>
ST_43 : Operation 325 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 0, i2 %col_sums_addr" [top.cpp:127]   --->   Operation 325 'store' 'store_ln127' <Predicate = (trunc_ln123 == 0 & icmp_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_43 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit87" [top.cpp:127]   --->   Operation 326 'br' 'br_ln127' <Predicate = (trunc_ln123 == 0 & icmp_ln127)> <Delay = 0.00>
ST_43 : Operation 327 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 0, i2 %col_sums_15_addr" [top.cpp:127]   --->   Operation 327 'store' 'store_ln127' <Predicate = (trunc_ln123 == 15 & icmp_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_43 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit87" [top.cpp:127]   --->   Operation 328 'br' 'br_ln127' <Predicate = (trunc_ln123 == 15 & icmp_ln127)> <Delay = 0.00>
ST_43 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln127_1, i32 24" [top.cpp:127]   --->   Operation 329 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 330 [1/1] (0.86ns)   --->   "%switch_ln127 = switch i4 %trunc_ln123, void %V32.i.i27.i.i181492.case.15, i4 0, void %V32.i.i27.i.i181492.case.0, i4 1, void %V32.i.i27.i.i181492.case.1, i4 2, void %V32.i.i27.i.i181492.case.2, i4 3, void %V32.i.i27.i.i181492.case.3, i4 4, void %V32.i.i27.i.i181492.case.4, i4 5, void %V32.i.i27.i.i181492.case.5, i4 6, void %V32.i.i27.i.i181492.case.6, i4 7, void %V32.i.i27.i.i181492.case.7, i4 8, void %V32.i.i27.i.i181492.case.8, i4 9, void %V32.i.i27.i.i181492.case.9, i4 10, void %V32.i.i27.i.i181492.case.10, i4 11, void %V32.i.i27.i.i181492.case.11, i4 12, void %V32.i.i27.i.i181492.case.12, i4 13, void %V32.i.i27.i.i181492.case.13, i4 14, void %V32.i.i27.i.i181492.case.14" [top.cpp:127]   --->   Operation 330 'switch' 'switch_ln127' <Predicate = true> <Delay = 0.86>
ST_43 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln127, i32 23" [top.cpp:127]   --->   Operation 331 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node and_ln127)   --->   "%xor_ln127 = xor i1 %tmp_13, i1 1" [top.cpp:127]   --->   Operation 332 'xor' 'xor_ln127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 333 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln127 = and i1 %tmp_14, i1 %xor_ln127" [top.cpp:127]   --->   Operation 333 'and' 'and_ln127' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node and_ln127_1)   --->   "%xor_ln127_1 = xor i1 %tmp_14, i1 1" [top.cpp:127]   --->   Operation 334 'xor' 'xor_ln127_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 335 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln127_1 = and i1 %tmp_13, i1 %xor_ln127_1" [top.cpp:127]   --->   Operation 335 'and' 'and_ln127_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 336 [1/1] (0.33ns)   --->   "%xor_ln127_2 = xor i1 %tmp_13, i1 %tmp_14" [top.cpp:127]   --->   Operation 336 'xor' 'xor_ln127_2' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %xor_ln127_2, void %for.inc60, void %if.end.i.i.i233" [top.cpp:127]   --->   Operation 337 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %and_ln127, void %if.else.i.i.i242, void %if.then2.i.i.i241" [top.cpp:127]   --->   Operation 338 'br' 'br_ln127' <Predicate = (xor_ln127_2)> <Delay = 0.00>
ST_43 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %and_ln127_1, void %if.end15.i.i.i249, void %if.then9.i.i.i248" [top.cpp:127]   --->   Operation 339 'br' 'br_ln127' <Predicate = (xor_ln127_2 & !and_ln127)> <Delay = 0.00>
ST_43 : Operation 340 [1/1] (0.86ns)   --->   "%switch_ln127 = switch i4 %trunc_ln123, void %V32.i.i27.i.i181492.case.1569, i4 0, void %V32.i.i27.i.i181492.case.054, i4 1, void %V32.i.i27.i.i181492.case.155, i4 2, void %V32.i.i27.i.i181492.case.256, i4 3, void %V32.i.i27.i.i181492.case.357, i4 4, void %V32.i.i27.i.i181492.case.458, i4 5, void %V32.i.i27.i.i181492.case.559, i4 6, void %V32.i.i27.i.i181492.case.660, i4 7, void %V32.i.i27.i.i181492.case.761, i4 8, void %V32.i.i27.i.i181492.case.862, i4 9, void %V32.i.i27.i.i181492.case.963, i4 10, void %V32.i.i27.i.i181492.case.1064, i4 11, void %V32.i.i27.i.i181492.case.1165, i4 12, void %V32.i.i27.i.i181492.case.1266, i4 13, void %V32.i.i27.i.i181492.case.1367, i4 14, void %V32.i.i27.i.i181492.case.1468" [top.cpp:127]   --->   Operation 340 'switch' 'switch_ln127' <Predicate = (xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.86>
ST_43 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln127 = br void %for.inc60" [top.cpp:127]   --->   Operation 341 'br' 'br_ln127' <Predicate = (xor_ln127_2 & !and_ln127)> <Delay = 0.00>
ST_43 : Operation 342 [1/1] (0.86ns)   --->   "%switch_ln127 = switch i4 %trunc_ln123, void %V32.i.i27.i.i181492.case.1586, i4 0, void %V32.i.i27.i.i181492.case.071, i4 1, void %V32.i.i27.i.i181492.case.172, i4 2, void %V32.i.i27.i.i181492.case.273, i4 3, void %V32.i.i27.i.i181492.case.374, i4 4, void %V32.i.i27.i.i181492.case.475, i4 5, void %V32.i.i27.i.i181492.case.576, i4 6, void %V32.i.i27.i.i181492.case.677, i4 7, void %V32.i.i27.i.i181492.case.778, i4 8, void %V32.i.i27.i.i181492.case.879, i4 9, void %V32.i.i27.i.i181492.case.980, i4 10, void %V32.i.i27.i.i181492.case.1081, i4 11, void %V32.i.i27.i.i181492.case.1182, i4 12, void %V32.i.i27.i.i181492.case.1283, i4 13, void %V32.i.i27.i.i181492.case.1384, i4 14, void %V32.i.i27.i.i181492.case.1485" [top.cpp:127]   --->   Operation 342 'switch' 'switch_ln127' <Predicate = (xor_ln127_2 & and_ln127)> <Delay = 0.86>

State 44 <SV = 43> <Delay = 0.79>
ST_44 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln127 = br void %if.end.i.i211" [top.cpp:127]   --->   Operation 343 'br' 'br_ln127' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_44 : Operation 344 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 %add_ln127, i2 %col_sums_14_addr" [top.cpp:127]   --->   Operation 344 'store' 'store_ln127' <Predicate = (trunc_ln123 == 14)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_44 : Operation 345 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 %add_ln127, i2 %col_sums_13_addr" [top.cpp:127]   --->   Operation 345 'store' 'store_ln127' <Predicate = (trunc_ln123 == 13)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_44 : Operation 346 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 %add_ln127, i2 %col_sums_12_addr" [top.cpp:127]   --->   Operation 346 'store' 'store_ln127' <Predicate = (trunc_ln123 == 12)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_44 : Operation 347 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 %add_ln127, i2 %col_sums_11_addr" [top.cpp:127]   --->   Operation 347 'store' 'store_ln127' <Predicate = (trunc_ln123 == 11)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_44 : Operation 348 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 %add_ln127, i2 %col_sums_10_addr" [top.cpp:127]   --->   Operation 348 'store' 'store_ln127' <Predicate = (trunc_ln123 == 10)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_44 : Operation 349 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 %add_ln127, i2 %col_sums_9_addr" [top.cpp:127]   --->   Operation 349 'store' 'store_ln127' <Predicate = (trunc_ln123 == 9)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_44 : Operation 350 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 %add_ln127, i2 %col_sums_8_addr" [top.cpp:127]   --->   Operation 350 'store' 'store_ln127' <Predicate = (trunc_ln123 == 8)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_44 : Operation 351 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 %add_ln127, i2 %col_sums_7_addr" [top.cpp:127]   --->   Operation 351 'store' 'store_ln127' <Predicate = (trunc_ln123 == 7)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_44 : Operation 352 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 %add_ln127, i2 %col_sums_6_addr" [top.cpp:127]   --->   Operation 352 'store' 'store_ln127' <Predicate = (trunc_ln123 == 6)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_44 : Operation 353 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 %add_ln127, i2 %col_sums_5_addr" [top.cpp:127]   --->   Operation 353 'store' 'store_ln127' <Predicate = (trunc_ln123 == 5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_44 : Operation 354 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 %add_ln127, i2 %col_sums_4_addr" [top.cpp:127]   --->   Operation 354 'store' 'store_ln127' <Predicate = (trunc_ln123 == 4)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_44 : Operation 355 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 %add_ln127, i2 %col_sums_3_addr" [top.cpp:127]   --->   Operation 355 'store' 'store_ln127' <Predicate = (trunc_ln123 == 3)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_44 : Operation 356 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 %add_ln127, i2 %col_sums_2_addr" [top.cpp:127]   --->   Operation 356 'store' 'store_ln127' <Predicate = (trunc_ln123 == 2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_44 : Operation 357 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 %add_ln127, i2 %col_sums_1_addr" [top.cpp:127]   --->   Operation 357 'store' 'store_ln127' <Predicate = (trunc_ln123 == 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_44 : Operation 358 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 %add_ln127, i2 %col_sums_addr" [top.cpp:127]   --->   Operation 358 'store' 'store_ln127' <Predicate = (trunc_ln123 == 0)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_44 : Operation 359 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 %add_ln127, i2 %col_sums_15_addr" [top.cpp:127]   --->   Operation 359 'store' 'store_ln127' <Predicate = (trunc_ln123 == 15)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_44 : Operation 426 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 426 'ret' 'ret_ln0' <Predicate = (icmp_ln123)> <Delay = 0.48>

State 45 <SV = 44> <Delay = 0.00>
ST_45 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit53" [top.cpp:127]   --->   Operation 360 'br' 'br_ln127' <Predicate = (trunc_ln123 == 14 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.00>
ST_45 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit53" [top.cpp:127]   --->   Operation 361 'br' 'br_ln127' <Predicate = (trunc_ln123 == 13 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.00>
ST_45 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit53" [top.cpp:127]   --->   Operation 362 'br' 'br_ln127' <Predicate = (trunc_ln123 == 12 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.00>
ST_45 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit53" [top.cpp:127]   --->   Operation 363 'br' 'br_ln127' <Predicate = (trunc_ln123 == 11 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.00>
ST_45 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit53" [top.cpp:127]   --->   Operation 364 'br' 'br_ln127' <Predicate = (trunc_ln123 == 10 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.00>
ST_45 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit53" [top.cpp:127]   --->   Operation 365 'br' 'br_ln127' <Predicate = (trunc_ln123 == 9 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.00>
ST_45 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit53" [top.cpp:127]   --->   Operation 366 'br' 'br_ln127' <Predicate = (trunc_ln123 == 8 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.00>
ST_45 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit53" [top.cpp:127]   --->   Operation 367 'br' 'br_ln127' <Predicate = (trunc_ln123 == 7 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.00>
ST_45 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit53" [top.cpp:127]   --->   Operation 368 'br' 'br_ln127' <Predicate = (trunc_ln123 == 6 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.00>
ST_45 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit53" [top.cpp:127]   --->   Operation 369 'br' 'br_ln127' <Predicate = (trunc_ln123 == 5 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.00>
ST_45 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit53" [top.cpp:127]   --->   Operation 370 'br' 'br_ln127' <Predicate = (trunc_ln123 == 4 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.00>
ST_45 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit53" [top.cpp:127]   --->   Operation 371 'br' 'br_ln127' <Predicate = (trunc_ln123 == 3 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.00>
ST_45 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit53" [top.cpp:127]   --->   Operation 372 'br' 'br_ln127' <Predicate = (trunc_ln123 == 2 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.00>
ST_45 : Operation 373 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit53" [top.cpp:127]   --->   Operation 373 'br' 'br_ln127' <Predicate = (trunc_ln123 == 1 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.00>
ST_45 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit53" [top.cpp:127]   --->   Operation 374 'br' 'br_ln127' <Predicate = (trunc_ln123 == 0 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.00>
ST_45 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit53" [top.cpp:127]   --->   Operation 375 'br' 'br_ln127' <Predicate = (trunc_ln123 == 15 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.00>
ST_45 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit70" [top.cpp:127]   --->   Operation 376 'br' 'br_ln127' <Predicate = (trunc_ln123 == 14 & xor_ln127_2 & and_ln127)> <Delay = 0.00>
ST_45 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit70" [top.cpp:127]   --->   Operation 377 'br' 'br_ln127' <Predicate = (trunc_ln123 == 13 & xor_ln127_2 & and_ln127)> <Delay = 0.00>
ST_45 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit70" [top.cpp:127]   --->   Operation 378 'br' 'br_ln127' <Predicate = (trunc_ln123 == 12 & xor_ln127_2 & and_ln127)> <Delay = 0.00>
ST_45 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit70" [top.cpp:127]   --->   Operation 379 'br' 'br_ln127' <Predicate = (trunc_ln123 == 11 & xor_ln127_2 & and_ln127)> <Delay = 0.00>
ST_45 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit70" [top.cpp:127]   --->   Operation 380 'br' 'br_ln127' <Predicate = (trunc_ln123 == 10 & xor_ln127_2 & and_ln127)> <Delay = 0.00>
ST_45 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit70" [top.cpp:127]   --->   Operation 381 'br' 'br_ln127' <Predicate = (trunc_ln123 == 9 & xor_ln127_2 & and_ln127)> <Delay = 0.00>
ST_45 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit70" [top.cpp:127]   --->   Operation 382 'br' 'br_ln127' <Predicate = (trunc_ln123 == 8 & xor_ln127_2 & and_ln127)> <Delay = 0.00>
ST_45 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit70" [top.cpp:127]   --->   Operation 383 'br' 'br_ln127' <Predicate = (trunc_ln123 == 7 & xor_ln127_2 & and_ln127)> <Delay = 0.00>
ST_45 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit70" [top.cpp:127]   --->   Operation 384 'br' 'br_ln127' <Predicate = (trunc_ln123 == 6 & xor_ln127_2 & and_ln127)> <Delay = 0.00>
ST_45 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit70" [top.cpp:127]   --->   Operation 385 'br' 'br_ln127' <Predicate = (trunc_ln123 == 5 & xor_ln127_2 & and_ln127)> <Delay = 0.00>
ST_45 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit70" [top.cpp:127]   --->   Operation 386 'br' 'br_ln127' <Predicate = (trunc_ln123 == 4 & xor_ln127_2 & and_ln127)> <Delay = 0.00>
ST_45 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit70" [top.cpp:127]   --->   Operation 387 'br' 'br_ln127' <Predicate = (trunc_ln123 == 3 & xor_ln127_2 & and_ln127)> <Delay = 0.00>
ST_45 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit70" [top.cpp:127]   --->   Operation 388 'br' 'br_ln127' <Predicate = (trunc_ln123 == 2 & xor_ln127_2 & and_ln127)> <Delay = 0.00>
ST_45 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit70" [top.cpp:127]   --->   Operation 389 'br' 'br_ln127' <Predicate = (trunc_ln123 == 1 & xor_ln127_2 & and_ln127)> <Delay = 0.00>
ST_45 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit70" [top.cpp:127]   --->   Operation 390 'br' 'br_ln127' <Predicate = (trunc_ln123 == 0 & xor_ln127_2 & and_ln127)> <Delay = 0.00>
ST_45 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln127 = br void %V32.i.i27.i.i181492.exit70" [top.cpp:127]   --->   Operation 391 'br' 'br_ln127' <Predicate = (trunc_ln123 == 15 & xor_ln127_2 & and_ln127)> <Delay = 0.00>

State 46 <SV = 45> <Delay = 0.79>
ST_46 : Operation 392 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388608, i2 %col_sums_14_addr" [top.cpp:127]   --->   Operation 392 'store' 'store_ln127' <Predicate = (trunc_ln123 == 14 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 393 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388608, i2 %col_sums_13_addr" [top.cpp:127]   --->   Operation 393 'store' 'store_ln127' <Predicate = (trunc_ln123 == 13 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 394 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388608, i2 %col_sums_12_addr" [top.cpp:127]   --->   Operation 394 'store' 'store_ln127' <Predicate = (trunc_ln123 == 12 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 395 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388608, i2 %col_sums_11_addr" [top.cpp:127]   --->   Operation 395 'store' 'store_ln127' <Predicate = (trunc_ln123 == 11 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 396 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388608, i2 %col_sums_10_addr" [top.cpp:127]   --->   Operation 396 'store' 'store_ln127' <Predicate = (trunc_ln123 == 10 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 397 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388608, i2 %col_sums_9_addr" [top.cpp:127]   --->   Operation 397 'store' 'store_ln127' <Predicate = (trunc_ln123 == 9 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 398 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388608, i2 %col_sums_8_addr" [top.cpp:127]   --->   Operation 398 'store' 'store_ln127' <Predicate = (trunc_ln123 == 8 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 399 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388608, i2 %col_sums_7_addr" [top.cpp:127]   --->   Operation 399 'store' 'store_ln127' <Predicate = (trunc_ln123 == 7 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 400 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388608, i2 %col_sums_6_addr" [top.cpp:127]   --->   Operation 400 'store' 'store_ln127' <Predicate = (trunc_ln123 == 6 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 401 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388608, i2 %col_sums_5_addr" [top.cpp:127]   --->   Operation 401 'store' 'store_ln127' <Predicate = (trunc_ln123 == 5 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 402 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388608, i2 %col_sums_4_addr" [top.cpp:127]   --->   Operation 402 'store' 'store_ln127' <Predicate = (trunc_ln123 == 4 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 403 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388608, i2 %col_sums_3_addr" [top.cpp:127]   --->   Operation 403 'store' 'store_ln127' <Predicate = (trunc_ln123 == 3 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 404 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388608, i2 %col_sums_2_addr" [top.cpp:127]   --->   Operation 404 'store' 'store_ln127' <Predicate = (trunc_ln123 == 2 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 405 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388608, i2 %col_sums_1_addr" [top.cpp:127]   --->   Operation 405 'store' 'store_ln127' <Predicate = (trunc_ln123 == 1 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 406 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388608, i2 %col_sums_addr" [top.cpp:127]   --->   Operation 406 'store' 'store_ln127' <Predicate = (trunc_ln123 == 0 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 407 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388608, i2 %col_sums_15_addr" [top.cpp:127]   --->   Operation 407 'store' 'store_ln127' <Predicate = (trunc_ln123 == 15 & xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln127 = br void %if.end15.i.i.i249" [top.cpp:127]   --->   Operation 408 'br' 'br_ln127' <Predicate = (xor_ln127_2 & !and_ln127 & and_ln127_1)> <Delay = 0.00>
ST_46 : Operation 409 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388607, i2 %col_sums_14_addr" [top.cpp:127]   --->   Operation 409 'store' 'store_ln127' <Predicate = (trunc_ln123 == 14 & xor_ln127_2 & and_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 410 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388607, i2 %col_sums_13_addr" [top.cpp:127]   --->   Operation 410 'store' 'store_ln127' <Predicate = (trunc_ln123 == 13 & xor_ln127_2 & and_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 411 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388607, i2 %col_sums_12_addr" [top.cpp:127]   --->   Operation 411 'store' 'store_ln127' <Predicate = (trunc_ln123 == 12 & xor_ln127_2 & and_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 412 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388607, i2 %col_sums_11_addr" [top.cpp:127]   --->   Operation 412 'store' 'store_ln127' <Predicate = (trunc_ln123 == 11 & xor_ln127_2 & and_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 413 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388607, i2 %col_sums_10_addr" [top.cpp:127]   --->   Operation 413 'store' 'store_ln127' <Predicate = (trunc_ln123 == 10 & xor_ln127_2 & and_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 414 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388607, i2 %col_sums_9_addr" [top.cpp:127]   --->   Operation 414 'store' 'store_ln127' <Predicate = (trunc_ln123 == 9 & xor_ln127_2 & and_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 415 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388607, i2 %col_sums_8_addr" [top.cpp:127]   --->   Operation 415 'store' 'store_ln127' <Predicate = (trunc_ln123 == 8 & xor_ln127_2 & and_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 416 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388607, i2 %col_sums_7_addr" [top.cpp:127]   --->   Operation 416 'store' 'store_ln127' <Predicate = (trunc_ln123 == 7 & xor_ln127_2 & and_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 417 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388607, i2 %col_sums_6_addr" [top.cpp:127]   --->   Operation 417 'store' 'store_ln127' <Predicate = (trunc_ln123 == 6 & xor_ln127_2 & and_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 418 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388607, i2 %col_sums_5_addr" [top.cpp:127]   --->   Operation 418 'store' 'store_ln127' <Predicate = (trunc_ln123 == 5 & xor_ln127_2 & and_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 419 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388607, i2 %col_sums_4_addr" [top.cpp:127]   --->   Operation 419 'store' 'store_ln127' <Predicate = (trunc_ln123 == 4 & xor_ln127_2 & and_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 420 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388607, i2 %col_sums_3_addr" [top.cpp:127]   --->   Operation 420 'store' 'store_ln127' <Predicate = (trunc_ln123 == 3 & xor_ln127_2 & and_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 421 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388607, i2 %col_sums_2_addr" [top.cpp:127]   --->   Operation 421 'store' 'store_ln127' <Predicate = (trunc_ln123 == 2 & xor_ln127_2 & and_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 422 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388607, i2 %col_sums_1_addr" [top.cpp:127]   --->   Operation 422 'store' 'store_ln127' <Predicate = (trunc_ln123 == 1 & xor_ln127_2 & and_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 423 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388607, i2 %col_sums_addr" [top.cpp:127]   --->   Operation 423 'store' 'store_ln127' <Predicate = (trunc_ln123 == 0 & xor_ln127_2 & and_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 424 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln127 = store i24 8388607, i2 %col_sums_15_addr" [top.cpp:127]   --->   Operation 424 'store' 'store_ln127' <Predicate = (trunc_ln123 == 15 & xor_ln127_2 & and_ln127)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_46 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln127 = br void %for.inc60" [top.cpp:127]   --->   Operation 425 'br' 'br_ln127' <Predicate = (xor_ln127_2 & and_ln127)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.875ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln123', top.cpp:123) of constant 0 on local variable 'j', top.cpp:123 [55]  (0.489 ns)
	'load' operation 7 bit ('j', top.cpp:123) on local variable 'j', top.cpp:123 [58]  (0.000 ns)
	'add' operation 7 bit ('add_ln123', top.cpp:123) [60]  (0.897 ns)
	'store' operation 0 bit ('store_ln123', top.cpp:123) of variable 'add_ln123', top.cpp:123 on local variable 'j', top.cpp:123 [448]  (0.489 ns)

 <State 2>: 3.639ns
The critical path consists of the following:
	'load' operation 24 bit ('A_local_load', top.cpp:125) on array 'A_local' [103]  (1.352 ns)
	'sparsemux' operation 24 bit ('tmp_1', top.cpp:125) [119]  (0.570 ns)
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 3>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 4>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 5>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 6>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 7>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 8>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 9>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 10>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 11>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 12>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 13>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 14>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 15>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 16>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 17>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 18>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 19>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 20>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 21>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 22>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 23>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 24>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 25>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 26>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 27>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 28>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 29>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 30>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 31>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 32>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 33>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 34>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 35>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 36>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 37>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 38>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 39>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 40>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 41>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 42>: 1.716ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)

 <State 43>: 6.492ns
The critical path consists of the following:
	'sdiv' operation 38 bit ('sdiv_ln125', top.cpp:125) [121]  (1.716 ns)
	'icmp' operation 1 bit ('icmp_ln125_1', top.cpp:125) [127]  (0.989 ns)
	'or' operation 1 bit ('or_ln125', top.cpp:125) [128]  (0.000 ns)
	'and' operation 1 bit ('and_ln125', top.cpp:125) [130]  (0.331 ns)
	'select' operation 24 bit ('select_ln125', top.cpp:125) [134]  (0.000 ns)
	'select' operation 24 bit ('val', top.cpp:125) [136]  (0.435 ns)
	'add' operation 25 bit ('add_ln127_1', top.cpp:127) [223]  (1.110 ns)
	'icmp' operation 1 bit ('icmp_ln127', top.cpp:127) [224]  (1.121 ns)
	blocking operation 0.79 ns on control path)

 <State 44>: 0.790ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln127', top.cpp:127) of variable 'add_ln127', top.cpp:127 on array 'col_sums_14' [282]  (0.790 ns)

 <State 45>: 0.000ns
The critical path consists of the following:

 <State 46>: 0.790ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln127', top.cpp:127) of constant 8388608 on array 'col_sums_14' [344]  (0.790 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
