Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Tue Jan 19 20:06:31 2016
| Host         : Centaurus running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z030
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   361 |
| Minimum Number of register sites lost to control set restrictions |  1020 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1767 |          548 |
| No           | No                    | Yes                    |             125 |           42 |
| No           | Yes                   | No                     |            1546 |          556 |
| Yes          | No                    | No                     |            2808 |         1191 |
| Yes          | No                    | Yes                    |             151 |           35 |
| Yes          | Yes                   | No                     |            1183 |          469 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                   Clock Signal                                  |                                                                                       Enable Signal                                                                                      |                                                                                      Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK |                                                                                                                                                                                          | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/O30                                                                                                            |                1 |              1 |
|  pixel_clk_out_BUFG                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                1 |              1 |
|  dbg_hub/inst/idrck                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             | design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                        |                1 |              1 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                  |                1 |              1 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                |                1 |              1 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                              |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             |                                                                                                                                                                                          | design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                            |                1 |              1 |
|  dbg_hub/inst/idrck                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                1 |              1 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                              |                1 |              1 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                              |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             |                                                                                                                                                                                          | design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                      |                1 |              1 |
|  pixel_clk_out_BUFG                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                             |                                                                                                                                                                                          | design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                      |                1 |              1 |
|  pixel_clk_out_BUFG                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                      |                                                                                                                                                                                           |                1 |              1 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                             |                                                                                                                                                                                          |                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                        | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                              |                1 |              1 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK |                                                                                                                                                                                          | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/O29                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                              |                1 |              1 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK |                                                                                                                                                                                          | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/clear                                                                                                          |                1 |              1 |
|  dbg_hub/inst/UPDATE                                                            |                                                                                                                                                                                          | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                              |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                             | design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                        |                1 |              1 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/E[0]                                                                                                          | design_1_i/cameralink_to_axis_0/inst/n_0_loop8.rx_mmcm_adv_inst_i_1                                                                                                                       |                1 |              2 |
|  design_1_i/bus_doubler_0/inst/CLK                                              | design_1_i/bram_mask_0/inst/n_0_v_m_tvalid_i_1                                                                                                                                           |                                                                                                                                                                                           |                1 |              2 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              2 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1    |                2 |              2 |
|  dbg_hub/inst/idrck                                                             |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1    |                1 |              2 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0 |                2 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                         | design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/O1                                                                                  |                1 |              2 |
|  dbg_hub/inst/idrck                                                             | dbg_hub/inst/U_ICON/U_CMD/O1                                                                                                                                                             |                                                                                                                                                                                           |                1 |              3 |
|  dbg_hub/inst/idrck                                                             | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                             |                                                                                                                                                                                           |                1 |              3 |
|  dbg_hub/inst/idrck                                                             | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             | design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r                                                                                          | design_1_i/axis_dwidth_converter_0/inst/areset_r                                                                                                                                          |                2 |              3 |
|  dbg_hub/inst/idrck                                                             |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 |                1 |              3 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                              |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                          | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                          |                2 |              4 |
|  pixel_clk_out_BUFG                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                           |                                                                                                                                                                                           |                1 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_rd_data_sm_cs[3]_i_1                                                                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O2                                                                                     |                3 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                       | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O2                                                                                     |                1 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                          |                1 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                         |                1 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/clear                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/n_0_GEN_WR_NO_ECC.bram_we_int[3]_i_1                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             |                                                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                            |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             |                                                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                        |                1 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/n_0_cnt[3]_i_1__3                                                                                                              |                1 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/n_0_cnt[3]_i_1__1                                                                                                              |                1 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/n_0_cnt[3]_i_1__4                                                                                                              |                1 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/n_0_cnt[3]_i_1__0                                                                                                              |                1 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                         |                1 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                          |                1 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                         |                1 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                          |                1 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                    | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_id                                                                                                     |                1 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                          |                1 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                         |                1 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                         |                1 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/idrck                                                             | dbg_hub/inst/U_ICON/U_CMD/O3                                                                                                                                                             |                                                                                                                                                                                           |                1 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                         |                1 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                         |                1 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                         |                1 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                              |                1 |              4 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/n_0_bcount[3]_i_2__0                                                                                 | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/clear                                                                                                 |                1 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/idrck                                                             |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                     |                1 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                          |                1 |              4 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/n_0_bcount[3]_i_2__1                                                                                 | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/clear                                                                                                 |                1 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                   |                1 |              4 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/n_0_FSM_onehot_state2[5]_i_1                                                                                  | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int                                                                                           |                1 |              4 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/n_0_bcount[3]_i_2                                                                                             | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/clear                                                                                                          |                1 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/idrck                                                             |                                                                                                                                                                                          | dbg_hub/inst/U_ICON/U_CMD/I11[0]                                                                                                                                                          |                1 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                             |                                                                                                                                                                                          | design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                            |                2 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                          |                1 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                          |                1 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/n_0_cnt[3]_i_1__2                                                                                                              |                1 |              4 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/n_0_cnt[3]_i_1__5                                                                                                       |                1 |              4 |
|  dbg_hub/inst/idrck                                                             | dbg_hub/inst/U_ICON/U_CMD/O2                                                                                                                                                             |                                                                                                                                                                                           |                2 |              4 |
|  pixel_clk_out_BUFG                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                           |                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/n_0_m_delay_val_int[4]_i_1__4                                                       |                                                                                                                                                                                           |                3 |              5 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/n_0_s_delay_val_int[4]_i_1__4                                                       |                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/n_0_m_delay_val_int[4]_i_1__5                                                       |                                                                                                                                                                                           |                3 |              5 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[0].dc_inst/n_0_m_delay_val_int[4]_i_1__7                                                       |                                                                                                                                                                                           |                3 |              5 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/n_0_m_delay_val_int[4]_i_1__0                                                                |                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[0].dc_inst/n_0_s_delay_val_int[4]_i_1__7                                                       |                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/n_0_m_delay_val_int[4]_i_1__1                                                                |                                                                                                                                                                                           |                3 |              5 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[9]_i_1                                                                                                                      |                3 |              5 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/n_0_s_delay_val_int[4]_i_1__1                                                                |                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[3].dc_inst/n_0_m_delay_val_int[4]_i_1__2                                                                |                                                                                                                                                                                           |                3 |              5 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/n_0_s_delay_val_int[4]_i_1__5                                                       |                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/n_0_m_delay_val_int[4]_i_1__3                                                       |                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].dc_inst/n_0_m_delay_val_int[4]_i_1__6                                                       |                                                                                                                                                                                           |                3 |              5 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/n_0_s_delay_val_int[4]_i_1__3                                                       |                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/n_0_s_delay_val_int[4]_i_1__0                                                                |                                                                                                                                                                                           |                3 |              5 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[1].dc_inst/n_0_s_delay_val_int[4]_i_1__8                                                       |                                                                                                                                                                                           |                3 |              5 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/n_0_m_delay_val_int[4]_i_1__9                                                       |                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[0].dc_inst/n_0_s_delay_val_int[4]_i_1                                                                   |                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[0].dc_inst/n_0_m_delay_val_int[4]_i_1                                                                   |                                                                                                                                                                                           |                3 |              5 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[3].dc_inst/n_0_s_delay_val_int[4]_i_1__2                                                                |                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/n_0_old_c_delay_in[4]_i_1__0                                                                         |                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/n_0_c_delay_in[4]_i_1__0                                                                             |                                                                                                                                                                                           |                3 |              5 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/n_0_c_delay_in[4]_i_1__1                                                                             |                                                                                                                                                                                           |                3 |              5 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[9]_i_1                                                                                                                      |                2 |              5 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[3].dc_inst/n_0_s_delay_val_int[4]_i_1__10                                                      |                                                                                                                                                                                           |                3 |              5 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/n_0_c_delay_in[4]_i_1                                                                                         |                                                                                                                                                                                           |                3 |              5 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[1].dc_inst/n_0_m_delay_val_int[4]_i_1__8                                                       |                                                                                                                                                                                           |                3 |              5 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/n_0_old_c_delay_in[4]_i_1                                                                            |                                                                                                                                                                                           |                3 |              5 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[3].dc_inst/n_0_m_delay_val_int[4]_i_1__10                                                      |                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/n_0_s_delay_val_int[4]_i_1__9                                                       |                                                                                                                                                                                           |                3 |              5 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/n_0_c_delay_in_target[4]_i_1                                                                                  |                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].dc_inst/n_0_s_delay_val_int[4]_i_1__6                                                       |                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                          | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                    |                1 |              6 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[1].dc_inst/n_0_pdcount[5]_i_2__8                                                               | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[1].dc_inst/n_0_pdcount[5]_i_1__8                                                                |                3 |              6 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[0].dc_inst/n_0_pdcount[5]_i_2                                                                           | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[0].dc_inst/n_0_pdcount[5]_i_1                                                                            |                3 |              6 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                     |                3 |              6 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[0].dc_inst/n_0_pdcount[5]_i_2__7                                                               | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[0].dc_inst/n_0_pdcount[5]_i_1__7                                                                |                2 |              6 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[3].dc_inst/n_0_pdcount[5]_i_2__2                                                                        | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[3].dc_inst/n_0_pdcount[5]_i_1__2                                                                         |                3 |              6 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/sel                                                                                                  | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/local_reset                                                                                           |                1 |              6 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/n_0_pdcount[5]_i_2__3                                                               | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/n_0_pdcount[5]_i_1__3                                                                |                1 |              6 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/n_0_pdcount[5]_i_2__1                                                                        | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/n_0_pdcount[5]_i_1__1                                                                         |                3 |              6 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/n_0_pdcount[5]_i_2__4                                                               | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/n_0_pdcount[5]_i_1__4                                                                |                3 |              6 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/n_0_pdcount[5]_i_2__5                                                               | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/n_0_pdcount[5]_i_1__5                                                                |                3 |              6 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                                     |                1 |              6 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].dc_inst/n_0_pdcount[5]_i_2__6                                                               | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].dc_inst/n_0_pdcount[5]_i_1__6                                                                |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                             | design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                            | design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                      |                1 |              6 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[3].dc_inst/n_0_pdcount[5]_i_2__10                                                              | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[3].dc_inst/n_0_pdcount[5]_i_1__10                                                               |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             |                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                     |                2 |              6 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                     |                3 |              6 |
|  dbg_hub/inst/idrck                                                             |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              6 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/n_0_pdcount[5]_i_2__0                                                                        | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[1].dc_inst/n_0_pdcount[5]_i_1__0                                                                         |                2 |              6 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/sel                                                                                                  | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset                                                                                           |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             |                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[1]                                                                                                                                          |                6 |              6 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/sel                                                                                                           | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int                                                                                           |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                      |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                  |                2 |              6 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                                     |                2 |              6 |
|  design_1_i/bus_doubler_0/inst/CLK                                              | design_1_i/line_buf_0/inst/tvalid                                                                                                                                                        | design_1_i/line_buf_0/inst/n_0_wr_p[5]_i_1                                                                                                                                                |                1 |              6 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/n_0_pdcount[5]_i_2__9                                                               | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/n_0_pdcount[5]_i_1__9                                                                |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                             | design_1_i/homography_latest_0/inst/doLookUpInst/n_0_x_pos[9]_i_2                                                                                                                        | design_1_i/homography_latest_0/inst/doLookUpInst/n_0_x_pos[9]_i_1                                                                                                                         |                2 |              7 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK |                                                                                                                                                                                          | design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_wr_2                                                                            |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                             |                                                                                                                                                                                          | design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0/inst/areset_r                                                                                           |                2 |              7 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                     |                2 |              7 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                   |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                             | design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/Q[0]                                                       |                                                                                                                                                                                           |                5 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                             | design_1_i/homography_latest_0/inst/doLookUpInst/E[0]                                                                                                                                    | design_1_i/homography_latest_0/inst/doLookUpInst/O1                                                                                                                                       |                6 |              8 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                             |                                                                                                                                                                                          | design_1_i/homography_latest_0/inst/doLookUpInst/n_0_din_image_out_a_reg[7]_i_1                                                                                                           |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                             | design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                  |                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                             | design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/n_0_acc_data[7]_i_1                                        |                                                                                                                                                                                           |                4 |              8 |
|  pixel_clk_out_BUFG                                                             | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O3[0]                                                                                                                                      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             | design_1_i/address_gen_param_0/inst/E[0]                                                                                                                                                 | design_1_i/address_gen_param_0/inst/n_0_line_pos_counter[7]_i_1                                                                                                                           |                3 |              8 |
|  dbg_hub/inst/idrck                                                             |                                                                                                                                                                                          | dbg_hub/inst/U_ICON/U_SYNC/SR[0]                                                                                                                                                          |                1 |              8 |
|  design_1_i/bus_doubler_0/inst/CLK                                              |                                                                                                                                                                                          |                                                                                                                                                                                           |                5 |              8 |
|  dbg_hub/inst/idrck                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              8 |
|  design_1_i/bus_doubler_0/inst/CLK                                              |                                                                                                                                                                                          | design_1_i/line_buf_0/inst/n_0_out_data_reg[15]_i_1                                                                                                                                       |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                             | design_1_i/homography_latest_0/inst/doLookUpInst/n_0_y_pos[8]_i_1                                                                                                                        | design_1_i/homography_latest_0/inst/doLookUpInst/n_0_x_pos[9]_i_1                                                                                                                         |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                  |                5 |             10 |
|  design_1_i/bus_doubler_0/inst/CLK                                              | design_1_i/line_buf_0/inst/n_0_line_count[9]_i_1                                                                                                                                         | design_1_i/line_buf_0/inst/n_0_out_data_reg[15]_i_1                                                                                                                                       |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                  | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                          |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/n_0_acc_data[319]_i_1                                                                                     | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/n_0_acc_keep[39]_i_1                                                                                       |                2 |             10 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/n_0_read_addr[9]_i_1                                                                                                                    |                                                                                                                                                                                           |                3 |             10 |
|  pixel_clk_out_BUFG                                                             | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/I1[0]                                                                                                                                   |                                                                                                                                                                                           |                2 |             10 |
|  pixel_clk_out_BUFG                                                             | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/n_0_read_addr[9]_i_1                                                                                                                    |                                                                                                                                                                                           |                4 |             10 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK |                                                                                                                                                                                          | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset                                                                                           |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/I1[0]                                                                                                                                        |                                                                                                                                                                                           |                3 |             10 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK |                                                                                                                                                                                          | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/local_reset                                                                                           |                4 |             10 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                          |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                  | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                |                2 |             10 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK |                                                                                                                                                                                          | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int                                                                                           |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                             | design_1_i/homography_latest_0/inst/doLookUpInst/O44[0]                                                                                                                                  | design_1_i/homography_latest_0/inst/doLookUpInst/SR[0]                                                                                                                                    |                4 |             10 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                |                3 |             10 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/I1[0]                                                                                                                                        |                                                                                                                                                                                           |                4 |             10 |
|  dbg_hub/inst/idrck                                                             | dbg_hub/inst/bscan_inst/I4[0]                                                                                                                                                            | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                             |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/n_0_gen_data_accumulator[2].acc_data[239]_i_1                                                             | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_id                                                                                                     |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             |                                                                                                                                                                                          | design_1_i/axis_dwidth_converter_0/inst/areset_r                                                                                                                                          |                4 |             11 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/ce_rd_ptr_wr_dom                                                                   | design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_wr_2                                                                            |                6 |             11 |
|  dbg_hub/inst/idrck                                                             |                                                                                                                                                                                          |                                                                                                                                                                                           |                7 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             | design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/ce_rd_ptr_sample                                                                   | design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_rd_2                                                                            |                4 |             11 |
|  pixel_clk_out_BUFG                                                             | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                2 |             12 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/ce_wr_ptr_sample                                                                   | design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_wr_2                                                                            |                4 |             12 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/n_0_wr_ptr[0]_i_1                                                                  | design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_wr_2                                                                            |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             | design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                 | design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                             |                4 |             12 |
|  dbg_hub/inst/idrck                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O2                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/n_0_Addr_Counters[0].MUXCY_L_I_i_2                                                       |                                                                                                                                                                                           |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_GEN_RID_SNG.axi_rid_int[11]_i_2                                                               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_GEN_RID_SNG.axi_rid_int[11]_i_1                                                                |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             | design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/ce_wr_ptr_rd_dom                                                                   | design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_rd_2                                                                            |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             | design_1_i/address_gen_param_0/inst/E[0]                                                                                                                                                 | design_1_i/address_gen_param_0/inst/n_0_bram_addr_in[12]_i_1                                                                                                                              |                4 |             13 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/n_0_shadow[14]_i_1                                                                                                             |                6 |             15 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/n_0_shadow[14]_i_1__21                                                                                                         |                6 |             15 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/n_0_shadow[14]_i_1__12                                                                                                        |                6 |             15 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/n_0_shadow[14]_i_1__5                                                                                                          |                6 |             15 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/n_0_shadow[14]_i_1                                                                                                      |                5 |             15 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/n_0_shadow[14]_i_1__6                                                                                                          |                5 |             15 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/n_0_shadow[14]_i_1__18                                                                                                        |                4 |             15 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/n_0_shadow[14]_i_1__7                                                                                                          |                4 |             15 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/n_0_shadow[14]_i_1__17                                                                                                        |                5 |             15 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/n_0_shadow[14]_i_1__8                                                                                                          |                4 |             15 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/n_0_shadow[14]_i_1                                                                                                             |                6 |             15 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/n_0_shadow[14]_i_1                                                                                                                      |                5 |             15 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/n_0_shadow[14]_i_1__13                                                                                                        |                4 |             15 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/n_0_shadow[14]_i_1__10                                                                                                         |                6 |             15 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/n_0_shadow[14]_i_1                                                                                                             |                6 |             15 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/n_0_shadow[14]_i_1__0                                                                                                   |                5 |             15 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/n_0_shadow[14]_i_1__11                                                                                                        |                5 |             15 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/n_0_shadow[14]_i_1__20                                                                                                        |                4 |             15 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/n_0_shadow[14]_i_1__19                                                                                                        |                4 |             15 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/n_0_shadow[14]_i_1__15                                                                                                        |                5 |             15 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/n_0_shadow[14]_i_1__16                                                                                                        |                5 |             15 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/n_0_shadow[14]_i_1__3                                                                                                          |                5 |             15 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/n_0_shadow[14]_i_1                                                                                                                      |                5 |             15 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/n_0_shadow[14]_i_1__1                                                                                                          |                6 |             15 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/n_0_shadow[14]_i_1__2                                                                                                          |                4 |             15 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/n_0_shadow[14]_i_1                                                                                                             |                4 |             15 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/n_0_shadow[14]_i_1__4                                                                                                          |                5 |             15 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/n_0_shadow[14]_i_1                                                                                                             |                6 |             15 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/n_0_shadow[14]_i_1__14                                                                                                        |                6 |             15 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/n_0_shadow[14]_i_1__9                                                                                                          |                6 |             15 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__4                                                                                                  |                                                                                                                                                                                           |               10 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__3                                                                                                  |                                                                                                                                                                                           |                7 |             16 |
|  design_1_i/bus_doubler_0/inst/CLK                                              | design_1_i/line_buf_0/inst/out_tvalid                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_reset[0]                                                                                                                                        |                4 |             16 |
|  pixel_clk_out_BUFG                                                             | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O2                                                                                                                                         |                                                                                                                                                                                           |                3 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__2                                                                                                  |                                                                                                                                                                                           |                6 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__1                                                                                                  |                                                                                                                                                                                           |               11 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                             | design_1_i/homography_latest_0/inst/doLookUpInst/O71[0]                                                                                                                                  | design_1_i/homography_latest_0/inst/doLookUpInst/O1                                                                                                                                       |                4 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                             |                                                                                                                                                                                           |                3 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__13                                                                                         |                                                                                                                                                                                           |                3 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__10                                                                                         |                                                                                                                                                                                           |                8 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                             |                                                                                                                                                                                           |                5 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__8                                                                                                   |                                                                                                                                                                                           |               11 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__7                                                                                                   |                                                                                                                                                                                           |                6 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__4                                                                                                  |                                                                                                                                                                                           |               12 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__9                                                                                                  |                                                                                                                                                                                           |                8 |             16 |
|  dbg_hub/inst/idrck                                                             |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                             | design_1_i/homography_latest_0/inst/doLookUpInst/n_0_count_data[15]_i_1                                                                                                                  | design_1_i/homography_latest_0/inst/doLookUpInst/O1                                                                                                                                       |                5 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__6                                                                                                  |                                                                                                                                                                                           |                7 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__11                                                                                                 |                                                                                                                                                                                           |               12 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__12                                                                                                 |                                                                                                                                                                                           |               11 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__5                                                                                                  |                                                                                                                                                                                           |               13 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__3                                                                                                  |                                                                                                                                                                                           |               11 |             16 |
|  dbg_hub/inst/idrck                                                             | dbg_hub/inst/U_ICON/U_CMD/E[0]                                                                                                                                                           | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                3 |             16 |
|  dbg_hub/inst/idrck                                                             | dbg_hub/inst/U_ICON/U_CMD/I9[0]                                                                                                                                                          | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                3 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__2                                                                                                  |                                                                                                                                                                                           |               11 |             16 |
|  dbg_hub/inst/idrck                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3                 |                                                                                                                                                                                           |                4 |             16 |
|  dbg_hub/inst/idrck                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]              |                                                                                                                                                                                           |                3 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__1                                                                                                  |                                                                                                                                                                                           |                6 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__0                                                                                                  |                                                                                                                                                                                           |               10 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                                     |                                                                                                                                                                                           |               14 |             16 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                3 |             16 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/n_0_slaveRegDo_mux_3[15]_i_1                                                                                                                        |                5 |             16 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/n_0_slaveRegDo_mux_6[15]_i_1                                                                                                                        |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             |                                                                                                                                                                                          | design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_rd_2                                                                            |                7 |             16 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/n_0_slaveRegDo_mux_3[15]_i_1                                                                                                                        |                9 |             16 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/n_0_slaveRegDo_mux_6[15]_i_1                                                                                                                        |                3 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__13                                                                                                 |                                                                                                                                                                                           |               12 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/I1[0]                                                                                                                                   |                                                                                                                                                                                           |               11 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__12                                                                                                 |                                                                                                                                                                                           |                9 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__11                                                                                                 |                                                                                                                                                                                           |                7 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__10                                                                                                 |                                                                                                                                                                                           |                8 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__9                                                                                                  |                                                                                                                                                                                           |                9 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__8                                                                                                  |                                                                                                                                                                                           |               10 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__7                                                                                                  |                                                                                                                                                                                           |                6 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                                      |                                                                                                                                                                                           |                8 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__0                                                                                                   |                                                                                                                                                                                           |                8 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__6                                                                                                  |                                                                                                                                                                                           |                8 |             16 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__5                                                                                                  |                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/bus_doubler_0/inst/CLK                                              |                                                                                                                                                                                          | design_1_i/bus_doubler_0/inst/n_0_out_hsync_i_1                                                                                                                                           |                9 |             17 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                             |                                                                                                                                                                                          | design_1_i/bus_doubler_0/inst/n_0_out_hsync_i_1                                                                                                                                           |                9 |             17 |
| ~design_1_i/bus_doubler_0/inst/CLK                                              |                                                                                                                                                                                          | design_1_i/line_buf_0/inst/n_0_out_data_reg[15]_i_1                                                                                                                                       |               12 |             17 |
|  pixel_clk_out_BUFG                                                             | dbg_hub/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/n_0_addr[16]_i_1                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             | design_1_i/address_gen_param_0/inst/E[0]                                                                                                                                                 | design_1_i/address_gen_param_0/inst/n_0_data_count[16]_i_1                                                                                                                                |                5 |             17 |
|  pixel_clk_out_BUFG                                                             | dbg_hub/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/n_0_burst_wd[0]_i_1                                                                                                               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                5 |             17 |
|  dbg_hub/inst/idrck                                                             |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                3 |             17 |
|  pixel_clk_out_BUFG                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/n_0_ctl_reg[17]_i_1                                                                                                                      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                4 |             18 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                4 |             18 |
|  dbg_hub/inst/idrck                                                             | dbg_hub/inst/U_ICON/U_CMD/O5                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O2                                                                                     |                4 |             18 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[1]                                                                                                                                          |               15 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             | design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/n_0_rd_ptr_rep[9]_i_1                                                              | design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_rd_2                                                                            |                6 |             22 |
|  pixel_clk_out_BUFG                                                             | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                               |                                                                                                                                                                                           |                9 |             22 |
|  dbg_hub/inst/idrck                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               |                                                                                                                                                                                           |                3 |             24 |
|  pixel_clk_out_BUFG                                                             | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                       |                                                                                                                                                                                           |                3 |             24 |
|  pixel_clk_out_BUFG                                                             | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                           |               10 |             25 |
|  pixel_clk_out_BUFG                                                             | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                           |               10 |             25 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                           |               10 |             25 |
|  pixel_clk_out_BUFG                                                             | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                           |               11 |             25 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                           |               11 |             25 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                           |               10 |             25 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                           |               12 |             25 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                         |                                                                                                                                                                                           |                7 |             25 |
|  pixel_clk_out_BUFG                                                             | u_ila_1/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                   |                                                                                                                                                                                           |                6 |             25 |
|  pixel_clk_out_BUFG                                                             | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                           |               10 |             25 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                         |                                                                                                                                                                                           |                7 |             25 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                         |                                                                                                                                                                                           |                7 |             25 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                         |                                                                                                                                                                                           |                8 |             25 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                         |                                                                                                                                                                                           |               11 |             25 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                         |                                                                                                                                                                                           |               10 |             25 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                         |                                                                                                                                                                                           |                8 |             25 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                         |                                                                                                                                                                                           |               11 |             25 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                         |                                                                                                                                                                                           |                9 |             25 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                         |                                                                                                                                                                                           |                7 |             25 |
|  pixel_clk_out_BUFG                                                             | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                           |               10 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             | design_1_i/address_gen_param_0/inst/E[0]                                                                                                                                                 | design_1_i/address_gen_param_0/inst/n_0_line_counter[9]_i_1                                                                                                                               |               10 |             26 |
|  design_1_i/bus_doubler_0/inst/CLK                                              | design_1_i/line_buf_0/inst/n_0_out_data_reg[15]_i_2                                                                                                                                      | design_1_i/line_buf_0/inst/n_0_out_data_reg[15]_i_1                                                                                                                                       |                9 |             28 |
|  dbg_hub/inst/idrck                                                             | dbg_hub/inst/U_ICON/U_CMD/O4                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                4 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             |                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                          |               14 |             28 |
|  pixel_clk_out_BUFG                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/n_0_ctl_reg[27]_i_1                                                                                                                      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O2                                                                                     |                9 |             30 |
|  design_1_i/bus_doubler_0/inst/CLK                                              | design_1_i/bram_mask_0/inst/n_0_v_s_tdata_r0[15]_i_1                                                                                                                                     |                                                                                                                                                                                           |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                     |                                                                                                                                                                                           |               22 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O2                                                                                     |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                      | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1                                           |               10 |             32 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                           |               12 |             33 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                           |               12 |             33 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |               13 |             33 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                           |               12 |             33 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                           |               12 |             33 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                           |               11 |             33 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                           |               10 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                          |                                                                                                                                                                                           |               17 |             35 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/O17                                                                                                                       |               18 |             39 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                               |                                                                                                                                                                                           |               17 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                 |                                                                                                                                                                                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/O2                                                                                     |               20 |             40 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                   |                                                                                                                                                                                           |               11 |             41 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                           |               11 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                             |                                                                                                                                                                                          |                                                                                                                                                                                           |               17 |             43 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                             |                                                                                                                                                                                          | design_1_i/homography_latest_0/inst/doLookUpInst/O1                                                                                                                                       |               23 |             44 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                          |               31 |             44 |
|  design_1_i/bus_doubler_0/inst/CLK                                              | design_1_i/line_buf_0/inst/tvalid                                                                                                                                                        |                                                                                                                                                                                           |               12 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                             | design_1_i/homography_latest_0/inst/doLookUpInst/O73[0]                                                                                                                                  |                                                                                                                                                                                           |               41 |             50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                             | design_1_i/homography_latest_0/inst/doLookUpInst/n_0_x_pos_q[9]_i_1                                                                                                                      | design_1_i/homography_latest_0/inst/doLookUpInst/n_0_x_pos[9]_i_1                                                                                                                         |               37 |             64 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/p_12_in                                                                             |                                                                                                                                                                                           |               25 |             68 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/p_12_in                                                                             |                                                                                                                                                                                           |               25 |             68 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/p_12_in                                                                                      |                                                                                                                                                                                           |               23 |             68 |
|  dbg_hub/inst/idrck                                                             |                                                                                                                                                                                          | dbg_hub/inst/U_ICON/U_CMD/O10                                                                                                                                                             |               14 |             70 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             | design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/n_0_r1_data[63]_i_1                                                                                   |                                                                                                                                                                                           |               35 |             72 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK |                                                                                                                                                                                          | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/n_0_not_bs_finished_reg                                                                               |               26 |             80 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK |                                                                                                                                                                                          | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/n_0_not_bs_finished_reg                                                                               |               29 |             80 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK |                                                                                                                                                                                          | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/O4                                                                                                             |               22 |             80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             | design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/E[0]                                                                               | design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/O1                                                                                  |               38 |             82 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_id                                                                                                    |                                                                                                                                                                                           |               38 |             90 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/n_0_acc_data[319]_i_1                                                                                     |                                                                                                                                                                                           |               39 |             90 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/n_0_gen_data_accumulator[2].acc_data[239]_i_1                                                             |                                                                                                                                                                                           |               40 |             90 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                    |                                                                                                                                                                                           |               32 |             90 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             | design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/Q[0]                                                                                                      |                                                                                                                                                                                           |               33 |             90 |
|  pixel_clk_out_BUFG                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                   |                                                                                                                                                                                           |               24 |             99 |
|  pixel_clk_out_BUFG                                                             | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                   |                                                                                                                                                                                           |               32 |             99 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                             | design_1_i/homography_latest_0/inst/doLookUpInst/n_0_genblk2[7].addr_reg[7][15]_i_1                                                                                                      |                                                                                                                                                                                           |               57 |            128 |
|  dbg_hub/inst/idrck                                                             |                                                                                                                                                                                          | dbg_hub/inst/U_ICON/U_CMD/SR[0]                                                                                                                                                           |               28 |            135 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                             | design_1_i/homography_latest_0/inst/doLookUpInst/n_0_genblk2[7].y_a_val_reg[7][8]_i_1                                                                                                    | design_1_i/homography_latest_0/inst/doLookUpInst/O1                                                                                                                                       |               90 |            155 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK | design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/data_locked                                                                                                   |                                                                                                                                                                                           |               25 |            171 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                             | design_1_i/homography_latest_0/inst/doLookUpInst/n_0_lut_ptr[15]_i_1                                                                                                                     | design_1_i/homography_latest_0/inst/doLookUpInst/n_0_x_pos[9]_i_1                                                                                                                         |               80 |            179 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             |                                                                                                                                                                                          |                                                                                                                                                                                           |              118 |            261 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             | design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_last                                                                                               |                                                                                                                                                                                           |               92 |            360 |
|  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK |                                                                                                                                                                                          |                                                                                                                                                                                           |              119 |            474 |
|  pixel_clk_out_BUFG                                                             |                                                                                                                                                                                          |                                                                                                                                                                                           |              282 |           1009 |
+---------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


