// Seed: 3942199272
module module_0 (
    output supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input uwire id_3
    , id_24,
    input tri id_4,
    output wor id_5,
    output wor id_6,
    input supply1 id_7,
    input tri id_8,
    output wor id_9,
    input tri id_10,
    output tri1 id_11,
    output tri1 id_12,
    output wor id_13,
    input supply1 id_14,
    input wor id_15,
    input tri1 id_16,
    input supply1 id_17
    , id_25,
    output supply0 id_18,
    input uwire id_19,
    input tri id_20,
    input supply0 id_21,
    input supply1 id_22
);
  assign id_25 = id_16;
  initial @(posedge id_1);
  assign id_25 = 1;
  always_latch @(posedge id_25);
  assign id_6 = ~1;
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    output tri0 id_2,
    input wire id_3,
    input tri id_4,
    input tri0 id_5,
    output tri id_6,
    output wor id_7,
    input supply0 id_8,
    output wire id_9
);
  assign id_2 = id_3;
  module_0(
      id_2,
      id_0,
      id_5,
      id_5,
      id_5,
      id_6,
      id_7,
      id_5,
      id_8,
      id_1,
      id_8,
      id_7,
      id_6,
      id_1,
      id_5,
      id_4,
      id_8,
      id_3,
      id_6,
      id_8,
      id_4,
      id_0,
      id_3
  );
endmodule
