Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 17 13:14:34 2023
| Host         : VT_ZENBOOK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_main_control_sets_placed.rpt
| Design       : uart_main
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    77 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            3 |
| Yes          | No                    | No                     |              17 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+-----------------------+------------------+----------------+--------------+
|  Clock Signal  | Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------+-----------------------+------------------+----------------+--------------+
|  baud_BUFG     | r/dout_0[1]   |                       |                1 |              1 |         1.00 |
|  baud_BUFG     | r/dout_0[6]   |                       |                1 |              1 |         1.00 |
|  baud_BUFG     | r/dout_0[7]   |                       |                1 |              1 |         1.00 |
|  baud_BUFG     | r/dout_0[3]   |                       |                1 |              1 |         1.00 |
|  baud_BUFG     | r/dout_0[4]   |                       |                1 |              1 |         1.00 |
|  baud_BUFG     | r/dout_0[5]   |                       |                1 |              1 |         1.00 |
|  baud_BUFG     | r/dout_0[0]   |                       |                1 |              1 |         1.00 |
|  baud_BUFG     | r/dout_0[2]   |                       |                1 |              1 |         1.00 |
|  baud_BUFG     | t/dout        |                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |               |                       |                1 |              1 |         1.00 |
|  baud_BUFG     |               |                       |                3 |              7 |         2.33 |
|  baud_BUFG     | r/E[0]        |                       |                3 |              8 |         2.67 |
|  baud_BUFG     | r/receiving   | r/count[7]_i_1__0_n_0 |                3 |              8 |         2.67 |
|  baud_BUFG     | t/sending     | t/count[7]_i_1_n_0    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG |               | baudgen/clear         |                3 |             10 |         3.33 |
+----------------+---------------+-----------------------+------------------+----------------+--------------+


