Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov 25 00:35:12 2018
| Host         : DESKTOP-BRJQR8B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rsa_soc_wrapper_timing_summary_routed.rpt -pb rsa_soc_wrapper_timing_summary_routed.pb -rpx rsa_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.827        0.000                      0                55455        0.022        0.000                      0                55455        5.249        0.000                       0                 18662  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 6.499}      12.999          76.929          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.827        0.000                      0                44546        0.022        0.000                      0                44546        5.249        0.000                       0                 18662  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.767        0.000                      0                10909        0.914        0.000                      0                10909  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/E_reg_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.998ns  (logic 0.642ns (5.351%)  route 11.356ns (94.649%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 15.786 - 12.999 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.663     2.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/clk
    SLICE_X46Y35         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDCE (Prop_fdce_C_Q)         0.518     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[1]/Q
                         net (fo=527, routed)        11.356    14.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/S0
    SLICE_X96Y93         LUT3 (Prop_lut3_I1_O)        0.124    14.955 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/E_reg[50]_i_1__1/O
                         net (fo=1, routed)           0.000    14.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/p_1_in[50]
    SLICE_X96Y93         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/E_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.608    15.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/clk
    SLICE_X96Y93         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/E_reg_reg[50]/C
                         clock pessimism              0.115    15.901    
                         clock uncertainty           -0.198    15.703    
    SLICE_X96Y93         FDCE (Setup_fdce_C_D)        0.079    15.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/E_reg_reg[50]
  -------------------------------------------------------------------
                         required time                         15.782    
                         arrival time                         -14.955    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/E_reg_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.847ns  (logic 0.642ns (5.419%)  route 11.205ns (94.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 15.786 - 12.999 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.663     2.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/clk
    SLICE_X46Y35         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDCE (Prop_fdce_C_Q)         0.518     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[1]/Q
                         net (fo=527, routed)        11.205    14.680    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/S0
    SLICE_X96Y93         LUT3 (Prop_lut3_I1_O)        0.124    14.804 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/E_reg[48]_i_1__1/O
                         net (fo=1, routed)           0.000    14.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/p_1_in[48]
    SLICE_X96Y93         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/E_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.608    15.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/clk
    SLICE_X96Y93         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/E_reg_reg[48]/C
                         clock pessimism              0.115    15.901    
                         clock uncertainty           -0.198    15.703    
    SLICE_X96Y93         FDCE (Setup_fdce_C_D)        0.077    15.780    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/E_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         15.780    
                         arrival time                         -14.804    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/E_reg_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.844ns  (logic 0.642ns (5.421%)  route 11.202ns (94.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 15.786 - 12.999 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.663     2.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/clk
    SLICE_X46Y35         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDCE (Prop_fdce_C_Q)         0.518     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[1]/Q
                         net (fo=527, routed)        11.202    14.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/S0
    SLICE_X96Y93         LUT3 (Prop_lut3_I1_O)        0.124    14.801 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/E_reg[49]_i_1__1/O
                         net (fo=1, routed)           0.000    14.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/p_1_in[49]
    SLICE_X96Y93         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/E_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.608    15.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/clk
    SLICE_X96Y93         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/E_reg_reg[49]/C
                         clock pessimism              0.115    15.901    
                         clock uncertainty           -0.198    15.703    
    SLICE_X96Y93         FDCE (Setup_fdce_C_D)        0.081    15.784    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/E_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         15.784    
                         arrival time                         -14.801    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/E_reg_reg[242]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.799ns  (logic 0.718ns (6.085%)  route 11.081ns (93.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 15.784 - 12.999 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.662     2.956    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/clk
    SLICE_X49Y36         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/FSM_onehot_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDCE (Prop_fdce_C_Q)         0.419     3.375 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/FSM_onehot_curr_state_reg[1]/Q
                         net (fo=527, routed)        11.081    14.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/S0
    SLICE_X92Y96         LUT3 (Prop_lut3_I1_O)        0.299    14.755 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/E_reg[242]_i_1/O
                         net (fo=1, routed)           0.000    14.755    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/p_1_in[242]
    SLICE_X92Y96         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/E_reg_reg[242]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.606    15.784    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/clk
    SLICE_X92Y96         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/E_reg_reg[242]/C
                         clock pessimism              0.115    15.899    
                         clock uncertainty           -0.198    15.701    
    SLICE_X92Y96         FDCE (Setup_fdce_C_D)        0.079    15.780    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/E_reg_reg[242]
  -------------------------------------------------------------------
                         required time                         15.780    
                         arrival time                         -14.755    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/reg_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[256]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.670ns  (logic 9.270ns (79.434%)  route 2.400ns (20.566%))
  Logic Levels:           69  (CARRY4=65 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 15.714 - 12.999 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.715     3.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/clk
    SLICE_X56Y28         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/reg_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDCE (Prop_fdce_C_Q)         0.456     3.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/reg_value_reg[0]/Q
                         net (fo=3, routed)           0.598     4.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/output[0]
    SLICE_X55Y28         LUT3 (Prop_lut3_I0_O)        0.124     4.187 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/i__i_9__1/O
                         net (fo=512, routed)         0.764     4.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/add_n
    SLICE_X57Y26         LUT5 (Prop_lut5_I3_O)        0.118     5.070 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_4__1/O
                         net (fo=2, routed)           0.469     5.539    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_4__1_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.326     5.865 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_7__127/O
                         net (fo=1, routed)           0.000     5.865    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_7__127_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__129/CO[3]
                         net (fo=1, routed)           0.000     6.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__129_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.529 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__130/CO[3]
                         net (fo=1, routed)           0.000     6.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__130_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.643 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__131/CO[3]
                         net (fo=1, routed)           0.000     6.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__131_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.757 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__132/CO[3]
                         net (fo=1, routed)           0.000     6.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__132_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__133/CO[3]
                         net (fo=1, routed)           0.000     6.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__133_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.985 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__134/CO[3]
                         net (fo=1, routed)           0.000     6.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__134_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.099 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__135/CO[3]
                         net (fo=1, routed)           0.000     7.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__135_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__136/CO[3]
                         net (fo=1, routed)           0.000     7.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__136_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__137/CO[3]
                         net (fo=1, routed)           0.000     7.327    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__137_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__138/CO[3]
                         net (fo=1, routed)           0.000     7.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__138_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__139/CO[3]
                         net (fo=1, routed)           0.000     7.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__139_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__140/CO[3]
                         net (fo=1, routed)           0.000     7.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__140_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__141/CO[3]
                         net (fo=1, routed)           0.000     7.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__141_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__142/CO[3]
                         net (fo=1, routed)           0.000     7.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__142_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__143/CO[3]
                         net (fo=1, routed)           0.000     8.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__143_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__144/CO[3]
                         net (fo=1, routed)           0.000     8.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__144_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.239 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__145/CO[3]
                         net (fo=1, routed)           0.000     8.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__145_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__146/CO[3]
                         net (fo=1, routed)           0.000     8.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__146_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__147/CO[3]
                         net (fo=1, routed)           0.000     8.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__147_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.581 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__148/CO[3]
                         net (fo=1, routed)           0.000     8.581    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__148_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__149/CO[3]
                         net (fo=1, routed)           0.000     8.695    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__149_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__150/CO[3]
                         net (fo=1, routed)           0.000     8.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__150_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.923 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__151/CO[3]
                         net (fo=1, routed)           0.000     8.923    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__151_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__152/CO[3]
                         net (fo=1, routed)           0.001     9.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__152_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__153/CO[3]
                         net (fo=1, routed)           0.000     9.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__153_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__154/CO[3]
                         net (fo=1, routed)           0.000     9.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__154_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__155/CO[3]
                         net (fo=1, routed)           0.000     9.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__155_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__156/CO[3]
                         net (fo=1, routed)           0.000     9.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__156_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__157/CO[3]
                         net (fo=1, routed)           0.000     9.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__157_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__158/CO[3]
                         net (fo=1, routed)           0.000     9.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__158_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__159/CO[3]
                         net (fo=1, routed)           0.000     9.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__159_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__160/CO[3]
                         net (fo=1, routed)           0.000     9.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__160_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__161/CO[3]
                         net (fo=1, routed)           0.000    10.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__161_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__162/CO[3]
                         net (fo=1, routed)           0.000    10.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__162_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__163/CO[3]
                         net (fo=1, routed)           0.000    10.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__163_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.405 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__164/CO[3]
                         net (fo=1, routed)           0.000    10.405    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__164_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.519 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__165/CO[3]
                         net (fo=1, routed)           0.000    10.519    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__165_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.633 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__166/CO[3]
                         net (fo=1, routed)           0.000    10.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__166_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.747 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__167/CO[3]
                         net (fo=1, routed)           0.000    10.747    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__167_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.861 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__168/CO[3]
                         net (fo=1, routed)           0.000    10.861    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__168_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.975 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__169/CO[3]
                         net (fo=1, routed)           0.000    10.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__169_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.089 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__170/CO[3]
                         net (fo=1, routed)           0.000    11.089    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__170_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.203 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__171/CO[3]
                         net (fo=1, routed)           0.000    11.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__171_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__172/CO[3]
                         net (fo=1, routed)           0.000    11.317    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__172_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__173/CO[3]
                         net (fo=1, routed)           0.000    11.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__173_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__174/CO[3]
                         net (fo=1, routed)           0.000    11.545    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__174_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__175/CO[3]
                         net (fo=1, routed)           0.000    11.659    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__175_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__176/CO[3]
                         net (fo=1, routed)           0.000    11.773    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__176_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__177/CO[3]
                         net (fo=1, routed)           0.009    11.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__177_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__178/CO[3]
                         net (fo=1, routed)           0.000    12.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__178_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__179/CO[3]
                         net (fo=1, routed)           0.000    12.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__179_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__180/CO[3]
                         net (fo=1, routed)           0.000    12.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__180_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__181/CO[3]
                         net (fo=1, routed)           0.000    12.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__181_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__182/CO[3]
                         net (fo=1, routed)           0.000    12.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__182_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__183/CO[3]
                         net (fo=1, routed)           0.000    12.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__183_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__184/CO[3]
                         net (fo=1, routed)           0.000    12.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__184_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.808 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__185/CO[3]
                         net (fo=1, routed)           0.000    12.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__185_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__186/CO[3]
                         net (fo=1, routed)           0.000    12.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__186_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__187/CO[3]
                         net (fo=1, routed)           0.000    13.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__187_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__188/CO[3]
                         net (fo=1, routed)           0.000    13.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__188_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__189/CO[3]
                         net (fo=1, routed)           0.000    13.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__189_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__190/CO[3]
                         net (fo=1, routed)           0.000    13.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__190_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.492 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__191/CO[3]
                         net (fo=1, routed)           0.000    13.492    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__191_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.606 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__192/CO[3]
                         net (fo=1, routed)           0.000    13.606    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__192_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__193/O[0]
                         net (fo=1, routed)           0.559    14.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro_datapath/sum0[256]
    SLICE_X56Y91         LUT4 (Prop_lut4_I3_O)        0.292    14.679 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/i___266/O
                         net (fo=1, routed)           0.000    14.679    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/FSM_sequential_curr_state_reg[0][256]
    SLICE_X56Y91         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.536    15.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/clk
    SLICE_X56Y91         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[256]/C
                         clock pessimism              0.115    15.829    
                         clock uncertainty           -0.198    15.631    
    SLICE_X56Y91         FDCE (Setup_fdce_C_D)        0.075    15.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[256]
  -------------------------------------------------------------------
                         required time                         15.706    
                         arrival time                         -14.679    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/E_reg_reg[211]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.782ns  (logic 0.718ns (6.094%)  route 11.064ns (93.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 15.784 - 12.999 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.662     2.956    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/clk
    SLICE_X49Y36         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/FSM_onehot_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDCE (Prop_fdce_C_Q)         0.419     3.375 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/FSM_onehot_curr_state_reg[1]/Q
                         net (fo=527, routed)        11.064    14.439    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/S0
    SLICE_X92Y96         LUT3 (Prop_lut3_I1_O)        0.299    14.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/E_reg[211]_i_1/O
                         net (fo=1, routed)           0.000    14.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/p_1_in[211]
    SLICE_X92Y96         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/E_reg_reg[211]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.606    15.784    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/clk
    SLICE_X92Y96         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/E_reg_reg[211]/C
                         clock pessimism              0.115    15.899    
                         clock uncertainty           -0.198    15.701    
    SLICE_X92Y96         FDCE (Setup_fdce_C_D)        0.081    15.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/E_reg_reg[211]
  -------------------------------------------------------------------
                         required time                         15.782    
                         arrival time                         -14.738    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/reg_value_reg[256]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.589ns  (logic 0.799ns (6.894%)  route 10.790ns (93.106%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 15.713 - 12.999 ) 
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.800     3.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/clk
    SLICE_X90Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y44         FDCE (Prop_fdce_C_Q)         0.478     3.572 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/Mon_Pro_controlpath/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=272, routed)        10.790    14.362    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro_n_2
    SLICE_X54Y92         LUT4 (Prop_lut4_I0_O)        0.321    14.683 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/i___266/O
                         net (fo=1, routed)           0.000    14.683    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/FSM_sequential_curr_state_reg[0][256]
    SLICE_X54Y92         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/reg_value_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.535    15.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/clk
    SLICE_X54Y92         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/reg_value_reg[256]/C
                         clock pessimism              0.115    15.828    
                         clock uncertainty           -0.198    15.630    
    SLICE_X54Y92         FDCE (Setup_fdce_C_D)        0.118    15.748    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_3/MonPro/MonPro_datapath/U_sreg/reg_value_reg[256]
  -------------------------------------------------------------------
                         required time                         15.748    
                         arrival time                         -14.683    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/E_reg_reg[114]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.688ns  (logic 0.642ns (5.493%)  route 11.046ns (94.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 15.786 - 12.999 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.663     2.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/clk
    SLICE_X46Y35         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDCE (Prop_fdce_C_Q)         0.518     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[1]/Q
                         net (fo=527, routed)        11.046    14.521    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/S0
    SLICE_X95Y96         LUT3 (Prop_lut3_I1_O)        0.124    14.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/E_reg[114]_i_1__1/O
                         net (fo=1, routed)           0.000    14.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/p_1_in[114]
    SLICE_X95Y96         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/E_reg_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.608    15.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/clk
    SLICE_X95Y96         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/E_reg_reg[114]/C
                         clock pessimism              0.115    15.901    
                         clock uncertainty           -0.198    15.703    
    SLICE_X95Y96         FDCE (Setup_fdce_C_D)        0.031    15.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/E_reg_reg[114]
  -------------------------------------------------------------------
                         required time                         15.734    
                         arrival time                         -14.645    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/E_reg_reg[113]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.686ns  (logic 0.642ns (5.494%)  route 11.044ns (94.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 15.786 - 12.999 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.663     2.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/clk
    SLICE_X46Y35         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDCE (Prop_fdce_C_Q)         0.518     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/FSM_onehot_curr_state_reg[1]/Q
                         net (fo=527, routed)        11.044    14.519    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/S0
    SLICE_X95Y96         LUT3 (Prop_lut3_I1_O)        0.124    14.643 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/E_reg[113]_i_1__1/O
                         net (fo=1, routed)           0.000    14.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/p_1_in[113]
    SLICE_X95Y96         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/E_reg_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.608    15.786    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/clk
    SLICE_X95Y96         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/E_reg_reg[113]/C
                         clock pessimism              0.115    15.901    
                         clock uncertainty           -0.198    15.703    
    SLICE_X95Y96         FDCE (Setup_fdce_C_D)        0.029    15.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/E_reg_reg[113]
  -------------------------------------------------------------------
                         required time                         15.732    
                         arrival time                         -14.643    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/reg_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[255]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.601ns  (logic 9.261ns (79.832%)  route 2.340ns (20.168%))
  Logic Levels:           68  (CARRY4=64 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 15.713 - 12.999 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.715     3.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/clk
    SLICE_X56Y28         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/reg_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDCE (Prop_fdce_C_Q)         0.456     3.465 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/reg_value_reg[0]/Q
                         net (fo=3, routed)           0.598     4.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/output[0]
    SLICE_X55Y28         LUT3 (Prop_lut3_I0_O)        0.124     4.187 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/i__i_9__1/O
                         net (fo=512, routed)         0.764     4.952    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/add_n
    SLICE_X57Y26         LUT5 (Prop_lut5_I3_O)        0.118     5.070 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_4__1/O
                         net (fo=2, routed)           0.469     5.539    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_4__1_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.326     5.865 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_7__127/O
                         net (fo=1, routed)           0.000     5.865    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_7__127_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__129/CO[3]
                         net (fo=1, routed)           0.000     6.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__129_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.529 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__130/CO[3]
                         net (fo=1, routed)           0.000     6.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__130_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.643 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__131/CO[3]
                         net (fo=1, routed)           0.000     6.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__131_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.757 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__132/CO[3]
                         net (fo=1, routed)           0.000     6.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__132_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__133/CO[3]
                         net (fo=1, routed)           0.000     6.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__133_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.985 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__134/CO[3]
                         net (fo=1, routed)           0.000     6.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__134_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.099 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__135/CO[3]
                         net (fo=1, routed)           0.000     7.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__135_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__136/CO[3]
                         net (fo=1, routed)           0.000     7.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__136_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__137/CO[3]
                         net (fo=1, routed)           0.000     7.327    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__137_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__138/CO[3]
                         net (fo=1, routed)           0.000     7.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__138_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__139/CO[3]
                         net (fo=1, routed)           0.000     7.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__139_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__140/CO[3]
                         net (fo=1, routed)           0.000     7.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__140_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__141/CO[3]
                         net (fo=1, routed)           0.000     7.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__141_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__142/CO[3]
                         net (fo=1, routed)           0.000     7.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__142_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__143/CO[3]
                         net (fo=1, routed)           0.000     8.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__143_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__144/CO[3]
                         net (fo=1, routed)           0.000     8.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__144_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.239 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__145/CO[3]
                         net (fo=1, routed)           0.000     8.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__145_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__146/CO[3]
                         net (fo=1, routed)           0.000     8.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__146_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__147/CO[3]
                         net (fo=1, routed)           0.000     8.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__147_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.581 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__148/CO[3]
                         net (fo=1, routed)           0.000     8.581    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__148_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__149/CO[3]
                         net (fo=1, routed)           0.000     8.695    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__149_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__150/CO[3]
                         net (fo=1, routed)           0.000     8.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__150_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.923 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__151/CO[3]
                         net (fo=1, routed)           0.000     8.923    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__151_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__152/CO[3]
                         net (fo=1, routed)           0.001     9.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__152_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__153/CO[3]
                         net (fo=1, routed)           0.000     9.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__153_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__154/CO[3]
                         net (fo=1, routed)           0.000     9.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__154_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__155/CO[3]
                         net (fo=1, routed)           0.000     9.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__155_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__156/CO[3]
                         net (fo=1, routed)           0.000     9.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__156_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__157/CO[3]
                         net (fo=1, routed)           0.000     9.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__157_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__158/CO[3]
                         net (fo=1, routed)           0.000     9.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__158_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__159/CO[3]
                         net (fo=1, routed)           0.000     9.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__159_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__160/CO[3]
                         net (fo=1, routed)           0.000     9.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__160_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__161/CO[3]
                         net (fo=1, routed)           0.000    10.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__161_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__162/CO[3]
                         net (fo=1, routed)           0.000    10.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__162_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__163/CO[3]
                         net (fo=1, routed)           0.000    10.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__163_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.405 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__164/CO[3]
                         net (fo=1, routed)           0.000    10.405    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__164_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.519 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__165/CO[3]
                         net (fo=1, routed)           0.000    10.519    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__165_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.633 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__166/CO[3]
                         net (fo=1, routed)           0.000    10.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__166_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.747 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__167/CO[3]
                         net (fo=1, routed)           0.000    10.747    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__167_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.861 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__168/CO[3]
                         net (fo=1, routed)           0.000    10.861    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__168_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.975 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__169/CO[3]
                         net (fo=1, routed)           0.000    10.975    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__169_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.089 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__170/CO[3]
                         net (fo=1, routed)           0.000    11.089    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__170_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.203 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__171/CO[3]
                         net (fo=1, routed)           0.000    11.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__171_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__172/CO[3]
                         net (fo=1, routed)           0.000    11.317    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__172_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__173/CO[3]
                         net (fo=1, routed)           0.000    11.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__173_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__174/CO[3]
                         net (fo=1, routed)           0.000    11.545    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__174_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__175/CO[3]
                         net (fo=1, routed)           0.000    11.659    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__175_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__176/CO[3]
                         net (fo=1, routed)           0.000    11.773    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__176_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__177/CO[3]
                         net (fo=1, routed)           0.009    11.896    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__177_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__178/CO[3]
                         net (fo=1, routed)           0.000    12.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__178_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.124 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__179/CO[3]
                         net (fo=1, routed)           0.000    12.124    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__179_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.238 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__180/CO[3]
                         net (fo=1, routed)           0.000    12.238    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__180_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.352 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__181/CO[3]
                         net (fo=1, routed)           0.000    12.352    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__181_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__182/CO[3]
                         net (fo=1, routed)           0.000    12.466    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__182_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__183/CO[3]
                         net (fo=1, routed)           0.000    12.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__183_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__184/CO[3]
                         net (fo=1, routed)           0.000    12.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__184_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.808 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__185/CO[3]
                         net (fo=1, routed)           0.000    12.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__185_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__186/CO[3]
                         net (fo=1, routed)           0.000    12.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__186_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__187/CO[3]
                         net (fo=1, routed)           0.000    13.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__187_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__188/CO[3]
                         net (fo=1, routed)           0.000    13.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__188_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__189/CO[3]
                         net (fo=1, routed)           0.000    13.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__189_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__190/CO[3]
                         net (fo=1, routed)           0.000    13.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__190_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.492 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__191/CO[3]
                         net (fo=1, routed)           0.000    13.492    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__191_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/i__i_1__192/O[3]
                         net (fo=1, routed)           0.498    14.304    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro_datapath/sum0[255]
    SLICE_X58Y90         LUT6 (Prop_lut6_I4_O)        0.306    14.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/i___265/O
                         net (fo=1, routed)           0.000    14.610    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/FSM_sequential_curr_state_reg[0][255]
    SLICE_X58Y90         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.535    15.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/clk
    SLICE_X58Y90         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[255]/C
                         clock pessimism              0.115    15.828    
                         clock uncertainty           -0.198    15.630    
    SLICE_X58Y90         FDCE (Setup_fdce_C_D)        0.079    15.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/U_sreg/reg_value_reg[255]
  -------------------------------------------------------------------
                         required time                         15.709    
                         arrival time                         -14.610    
  -------------------------------------------------------------------
                         slack                                  1.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/E_reg_reg[247]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/E_reg_reg[248]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.502%)  route 0.273ns (59.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.584     0.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/clk
    SLICE_X88Y98         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/E_reg_reg[247]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDCE (Prop_fdce_C_Q)         0.141     1.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/E_reg_reg[247]/Q
                         net (fo=1, routed)           0.273     1.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/E_reg_reg_n_0_[247]
    SLICE_X67Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/E_reg[248]_i_1/O
                         net (fo=1, routed)           0.000     1.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/p_1_in[248]
    SLICE_X67Y101        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/E_reg_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.935     1.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/clk
    SLICE_X67Y101        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/E_reg_reg[248]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X67Y101        FDCE (Hold_fdce_C_D)         0.091     1.357    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/E_reg_reg[248]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.409%)  route 0.214ns (62.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.555     0.891    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y54         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[6]/Q
                         net (fo=1, routed)           0.214     1.233    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[6]
    SLICE_X50Y52         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.821     1.187    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y52         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4/CLK
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.208    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.148ns (44.465%)  route 0.185ns (55.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.574     0.910    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X26Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[108]/Q
                         net (fo=1, routed)           0.185     1.242    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awaddr[14]
    SLICE_X28Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.859     1.225    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[14]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.022     1.217    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/E_reg_reg[247]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/E_reg_reg[248]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.775%)  route 0.306ns (62.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.584     0.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/clk
    SLICE_X89Y98         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/E_reg_reg[247]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDCE (Prop_fdce_C_Q)         0.141     1.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/E_reg_reg[247]/Q
                         net (fo=1, routed)           0.306     1.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/E_reg_reg_n_0_[247]
    SLICE_X66Y102        LUT3 (Prop_lut3_I2_O)        0.045     1.412 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/E_reg[248]_i_1__0/O
                         net (fo=1, routed)           0.000     1.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/p_1_in[248]
    SLICE_X66Y102        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/E_reg_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.935     1.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/clk
    SLICE_X66Y102        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/E_reg_reg[248]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X66Y102        FDCE (Hold_fdce_C_D)         0.120     1.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/E_reg_reg[248]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.204%)  route 0.216ns (62.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.555     0.891    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y55         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/Q
                         net (fo=1, routed)           0.216     1.235    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X50Y51         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.821     1.187    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y51         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4/CLK
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.207    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/m_in_reg_reg[162]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/B_reg/reg_value_reg[162]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.682%)  route 0.221ns (54.318%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.552     0.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/clk
    SLICE_X47Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/m_in_reg_reg[162]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/m_in_reg_reg[162]/Q
                         net (fo=1, routed)           0.221     1.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/B_reg/m_in_reg_reg[255][162]
    SLICE_X50Y62         LUT5 (Prop_lut5_I3_O)        0.045     1.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/B_reg/reg_value[162]_i_1__4/O
                         net (fo=1, routed)           0.000     1.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/B_reg/p_1_in[162]
    SLICE_X50Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/B_reg/reg_value_reg[162]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.816     1.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/B_reg/clk
    SLICE_X50Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/B_reg/reg_value_reg[162]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y62         FDCE (Hold_fdce_C_D)         0.120     1.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/B_reg/reg_value_reg[162]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/U_sreg/reg_value_reg[124]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/U_sreg/reg_value_reg[123]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.902%)  route 0.228ns (55.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.588     0.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/U_sreg/clk
    SLICE_X69Y47         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/U_sreg/reg_value_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y47         FDCE (Prop_fdce_C_Q)         0.141     1.065 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/U_sreg/reg_value_reg[124]/Q
                         net (fo=4, routed)           0.228     1.293    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro_datapath/U_out[124]
    SLICE_X66Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.338 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/i___133/O
                         net (fo=1, routed)           0.000     1.338    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/U_sreg/FSM_sequential_curr_state_reg[0][123]
    SLICE_X66Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/U_sreg/reg_value_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.849     1.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/U_sreg/clk
    SLICE_X66Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/U_sreg/reg_value_reg[123]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X66Y50         FDCE (Hold_fdce_C_D)         0.121     1.306    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_1/MonPro/MonPro_datapath/U_sreg/reg_value_reg[123]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/P_reg/reg_value_reg[179]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/m_reg_reg[179]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.862%)  route 0.168ns (53.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.542     0.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/P_reg/clk
    SLICE_X50Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/P_reg/reg_value_reg[179]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDCE (Prop_fdce_C_Q)         0.148     1.026 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/P_reg/reg_value_reg[179]/Q
                         net (fo=3, routed)           0.168     1.193    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/w_mon_pro_result[179]
    SLICE_X48Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/m_reg_reg[179]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.812     1.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/clk
    SLICE_X48Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/m_reg_reg[179]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X48Y71         FDCE (Hold_fdce_C_D)         0.018     1.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/m_reg_reg[179]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1086]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.479%)  route 0.222ns (57.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.549     0.885    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X32Y70         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1086]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1086]/Q
                         net (fo=1, routed)           0.222     1.271    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[27]
    RAMB36_X2Y14         RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.855     1.221    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y14         RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.940    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[27])
                                                      0.296     1.236    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/m_reg_reg[219]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/reg_value_reg[219]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.323%)  route 0.287ns (60.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.556     0.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/clk
    SLICE_X48Y97         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/m_reg_reg[219]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/m_reg_reg[219]/Q
                         net (fo=1, routed)           0.287     1.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/Q[219]
    SLICE_X53Y101        LUT5 (Prop_lut5_I2_O)        0.045     1.365 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/reg_value[219]_i_1__5/O
                         net (fo=1, routed)           0.000     1.365    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/p_1_in[219]
    SLICE_X53Y101        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/reg_value_reg[219]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.907     1.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/clk
    SLICE_X53Y101        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/reg_value_reg[219]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X53Y101        FDCE (Hold_fdce_C_D)         0.092     1.330    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/B_reg/reg_value_reg[219]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 6.499 }
Period(ns):         12.999
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.999      10.423     RAMB36_X2Y14    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.999      10.423     RAMB36_X2Y14    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.999      10.423     RAMB36_X2Y8     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.999      10.423     RAMB36_X2Y8     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         12.999      10.844     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X44Y65    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X44Y67    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X44Y67    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X44Y67    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X44Y67    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X32Y58    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X32Y58    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X32Y58    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X32Y58    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X32Y58    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X32Y58    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.499       5.249      SLICE_X32Y58    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.499       5.249      SLICE_X32Y58    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X26Y62    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X26Y62    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X42Y44    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X42Y44    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X42Y44    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X42Y44    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X42Y44    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X42Y44    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.499       5.249      SLICE_X42Y44    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.499       5.249      SLICE_X42Y44    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X42Y43    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X42Y43    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.598ns  (logic 0.642ns (6.058%)  route 9.956ns (93.942%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 15.795 - 12.999 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.648     2.942    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y87         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.216     4.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reset_n
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.800 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/axi_awready_i_1/O
                         net (fo=12018, routed)       8.740    13.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X91Y35         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.617    15.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/clk
    SLICE_X91Y35         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[26]/C
                         clock pessimism              0.115    15.910    
                         clock uncertainty           -0.198    15.712    
    SLICE_X91Y35         FDCE (Recov_fdce_C_CLR)     -0.405    15.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                         -13.540    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.598ns  (logic 0.642ns (6.058%)  route 9.956ns (93.942%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 15.795 - 12.999 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.648     2.942    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y87         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.216     4.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reset_n
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.800 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/axi_awready_i_1/O
                         net (fo=12018, routed)       8.740    13.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X91Y35         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.617    15.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/clk
    SLICE_X91Y35         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[29]/C
                         clock pessimism              0.115    15.910    
                         clock uncertainty           -0.198    15.712    
    SLICE_X91Y35         FDCE (Recov_fdce_C_CLR)     -0.405    15.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                         -13.540    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[32]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.598ns  (logic 0.642ns (6.058%)  route 9.956ns (93.942%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 15.795 - 12.999 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.648     2.942    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y87         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.216     4.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reset_n
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.800 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/axi_awready_i_1/O
                         net (fo=12018, routed)       8.740    13.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X91Y35         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.617    15.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/clk
    SLICE_X91Y35         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[32]/C
                         clock pessimism              0.115    15.910    
                         clock uncertainty           -0.198    15.712    
    SLICE_X91Y35         FDCE (Recov_fdce_C_CLR)     -0.405    15.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                         -13.540    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[33]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.598ns  (logic 0.642ns (6.058%)  route 9.956ns (93.942%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 15.795 - 12.999 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.648     2.942    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y87         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.216     4.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reset_n
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.800 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/axi_awready_i_1/O
                         net (fo=12018, routed)       8.740    13.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X91Y35         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.617    15.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/clk
    SLICE_X91Y35         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[33]/C
                         clock pessimism              0.115    15.910    
                         clock uncertainty           -0.198    15.712    
    SLICE_X91Y35         FDCE (Recov_fdce_C_CLR)     -0.405    15.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                         -13.540    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[50]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.488ns  (logic 0.642ns (6.121%)  route 9.846ns (93.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 15.739 - 12.999 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.648     2.942    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y87         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.216     4.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reset_n
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.800 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/axi_awready_i_1/O
                         net (fo=12018, routed)       8.630    13.430    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reset_n
    SLICE_X88Y39         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.561    15.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/clk
    SLICE_X88Y39         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[50]/C
                         clock pessimism              0.115    15.854    
                         clock uncertainty           -0.198    15.656    
    SLICE_X88Y39         FDCE (Recov_fdce_C_CLR)     -0.405    15.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[50]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                         -13.430    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[52]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.488ns  (logic 0.642ns (6.121%)  route 9.846ns (93.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 15.739 - 12.999 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.648     2.942    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y87         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.216     4.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reset_n
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.800 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/axi_awready_i_1/O
                         net (fo=12018, routed)       8.630    13.430    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reset_n
    SLICE_X88Y39         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.561    15.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/clk
    SLICE_X88Y39         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[52]/C
                         clock pessimism              0.115    15.854    
                         clock uncertainty           -0.198    15.656    
    SLICE_X88Y39         FDCE (Recov_fdce_C_CLR)     -0.405    15.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[52]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                         -13.430    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[55]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.488ns  (logic 0.642ns (6.121%)  route 9.846ns (93.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 15.739 - 12.999 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.648     2.942    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y87         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.216     4.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reset_n
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.800 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/axi_awready_i_1/O
                         net (fo=12018, routed)       8.630    13.430    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reset_n
    SLICE_X88Y39         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.561    15.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/clk
    SLICE_X88Y39         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[55]/C
                         clock pessimism              0.115    15.854    
                         clock uncertainty           -0.198    15.656    
    SLICE_X88Y39         FDCE (Recov_fdce_C_CLR)     -0.405    15.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/MonPro/MonPro_datapath/B_reg/reg_value_reg[55]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                         -13.430    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[50]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.484ns  (logic 0.642ns (6.124%)  route 9.842ns (93.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 15.739 - 12.999 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.648     2.942    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y87         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.216     4.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reset_n
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.800 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/axi_awready_i_1/O
                         net (fo=12018, routed)       8.626    13.426    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X89Y39         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.561    15.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/clk
    SLICE_X89Y39         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[50]/C
                         clock pessimism              0.115    15.854    
                         clock uncertainty           -0.198    15.656    
    SLICE_X89Y39         FDCE (Recov_fdce_C_CLR)     -0.405    15.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[50]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                         -13.426    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[52]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.484ns  (logic 0.642ns (6.124%)  route 9.842ns (93.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 15.739 - 12.999 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.648     2.942    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y87         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.216     4.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reset_n
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.800 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/axi_awready_i_1/O
                         net (fo=12018, routed)       8.626    13.426    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X89Y39         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.561    15.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/clk
    SLICE_X89Y39         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[52]/C
                         clock pessimism              0.115    15.854    
                         clock uncertainty           -0.198    15.656    
    SLICE_X89Y39         FDCE (Recov_fdce_C_CLR)     -0.405    15.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[52]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                         -13.426    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[55]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.484ns  (logic 0.642ns (6.124%)  route 9.842ns (93.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 15.739 - 12.999 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.648     2.942    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y87         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.216     4.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reset_n
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.800 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/axi_awready_i_1/O
                         net (fo=12018, routed)       8.626    13.426    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/reset_n
    SLICE_X89Y39         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       1.561    15.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/clk
    SLICE_X89Y39         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[55]/C
                         clock pessimism              0.115    15.854    
                         clock uncertainty           -0.198    15.656    
    SLICE_X89Y39         FDCE (Recov_fdce_C_CLR)     -0.405    15.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_0/m_reg_reg[55]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                         -13.426    
  -------------------------------------------------------------------
                         slack                                  1.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.209ns (23.821%)  route 0.668ns (76.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.553     0.889    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y87         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.466     1.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reset_n
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.563 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/axi_awready_i_1/O
                         net (fo=12018, routed)       0.203     1.766    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in
    SLICE_X32Y82         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.817     1.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X32Y82         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][15]/C
                         clock pessimism             -0.264     0.919    
    SLICE_X32Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][15]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.209ns (23.821%)  route 0.668ns (76.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.553     0.889    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y87         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.466     1.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reset_n
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.563 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/axi_awready_i_1/O
                         net (fo=12018, routed)       0.203     1.766    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in
    SLICE_X32Y82         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.817     1.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X32Y82         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][17]/C
                         clock pessimism             -0.264     0.919    
    SLICE_X32Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][17]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.209ns (23.821%)  route 0.668ns (76.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.553     0.889    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y87         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.466     1.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reset_n
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.563 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/axi_awready_i_1/O
                         net (fo=12018, routed)       0.203     1.766    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in
    SLICE_X32Y82         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.817     1.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X32Y82         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][18]/C
                         clock pessimism             -0.264     0.919    
    SLICE_X32Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][18]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.209ns (23.821%)  route 0.668ns (76.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.553     0.889    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y87         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.466     1.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reset_n
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.563 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/axi_awready_i_1/O
                         net (fo=12018, routed)       0.203     1.766    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in
    SLICE_X32Y82         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.817     1.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X32Y82         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][21]/C
                         clock pessimism             -0.264     0.919    
    SLICE_X32Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][21]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.209ns (23.821%)  route 0.668ns (76.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.553     0.889    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y87         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.466     1.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reset_n
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.563 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/axi_awready_i_1/O
                         net (fo=12018, routed)       0.203     1.766    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in
    SLICE_X32Y82         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.817     1.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X32Y82         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][26]/C
                         clock pessimism             -0.264     0.919    
    SLICE_X32Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][26]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.209ns (23.821%)  route 0.668ns (76.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.553     0.889    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y87         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.466     1.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reset_n
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.563 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/axi_awready_i_1/O
                         net (fo=12018, routed)       0.203     1.766    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in
    SLICE_X32Y82         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.817     1.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X32Y82         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][31]/C
                         clock pessimism             -0.264     0.919    
    SLICE_X32Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][31]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.209ns (23.821%)  route 0.668ns (76.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.553     0.889    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y87         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.466     1.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reset_n
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.563 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/axi_awready_i_1/O
                         net (fo=12018, routed)       0.203     1.766    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in
    SLICE_X32Y82         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.817     1.183    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X32Y82         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][3]/C
                         clock pessimism             -0.264     0.919    
    SLICE_X32Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][3]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.209ns (22.301%)  route 0.728ns (77.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.553     0.889    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y87         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.466     1.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reset_n
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.563 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/axi_awready_i_1/O
                         net (fo=12018, routed)       0.262     1.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in
    SLICE_X34Y84         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.819     1.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X34Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][19]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X34Y84         FDCE (Remov_fdce_C_CLR)     -0.067     0.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][19]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.209ns (22.301%)  route 0.728ns (77.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.553     0.889    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y87         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.466     1.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reset_n
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.563 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/axi_awready_i_1/O
                         net (fo=12018, routed)       0.262     1.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in
    SLICE_X34Y84         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.819     1.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X34Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][22]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X34Y84         FDCE (Remov_fdce_C_CLR)     -0.067     0.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][22]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.209ns (22.301%)  route 0.728ns (77.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.553     0.889    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y87         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.466     1.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/reset_n
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.563 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/ModExp_2/MonPro/MonPro_datapath/A_sreg/axi_awready_i_1/O
                         net (fo=12018, routed)       0.262     1.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in
    SLICE_X34Y84         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18663, routed)       0.819     1.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X34Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][24]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X34Y84         FDCE (Remov_fdce_C_CLR)     -0.067     0.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][24]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.972    





