
---------- Begin Simulation Statistics ----------
final_tick                                 7925824000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 105482                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708000                       # Number of bytes of host memory used
host_op_rate                                   186829                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   284.41                       # Real time elapsed on the host
host_tick_rate                               27867565                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000000                       # Number of instructions simulated
sim_ops                                      53136004                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007926                       # Number of seconds simulated
sim_ticks                                  7925824000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12601036                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 11975539                       # number of cc regfile writes
system.cpu.committedInsts                    30000000                       # Number of Instructions Simulated
system.cpu.committedOps                      53136004                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.528388                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.528388                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  38276054                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 21557636                       # number of floating regfile writes
system.cpu.idleCycles                          144741                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                10137                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3200844                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.371568                       # Inst execution rate
system.cpu.iew.exec_refs                      8141645                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1376794                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  166379                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               6775857                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 23                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1084                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1383417                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            53646279                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               6764851                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             15212                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              53444906                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1355                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 43397                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   9445                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 45441                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            154                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         6676                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           3461                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  71921713                       # num instructions consuming a value
system.cpu.iew.wb_count                      53433869                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.581687                       # average fanout of values written-back
system.cpu.iew.wb_producers                  41835948                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.370871                       # insts written-back per cycle
system.cpu.iew.wb_sent                       53438010                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 52012740                       # number of integer regfile reads
system.cpu.int_regfile_writes                26611033                       # number of integer regfile writes
system.cpu.ipc                               1.892548                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.892548                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            912685      1.71%      1.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              28020214     52.41%     54.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1662      0.00%     54.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 99875      0.19%     54.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1320685      2.47%     56.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     56.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3149      0.01%     56.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2643304      4.94%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   18      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7199      0.01%     61.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2640876      4.94%     66.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 208      0.00%     66.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2159      0.00%     66.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4390890      8.21%     74.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2196032      4.11%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3074680      5.75%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1925709      3.60%     88.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1369868      2.56%     90.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4843252      9.06%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           7620      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               53460119                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                22888859                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            45777493                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     22885801                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           22955356                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      452911                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008472                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  450682     99.51%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     49      0.01%     99.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     31      0.01%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     7      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   58      0.01%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1164      0.26%     99.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   705      0.16%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                86      0.02%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              128      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               30111486                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           77303960                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     30548068                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          31201218                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   53646254                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  53460119                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  25                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          510148                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1397                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              7                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       783010                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      15706908                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.403606                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.023045                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              824938      5.25%      5.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2081755     13.25%     18.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3166550     20.16%     38.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2628309     16.73%     55.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2588925     16.48%     71.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1381894      8.80%     80.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1687339     10.74%     91.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1006451      6.41%     97.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              340747      2.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15706908                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.372527                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              2957                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1292                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              6775857                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1383417                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                18039396                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         15851649                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1549                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    63                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        25157                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         59023                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        35416                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          523                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        71855                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            523                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3249389                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1904641                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              9461                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               945818                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  944305                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.840033                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  443810                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          446148                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             441066                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5082                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1012                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct      1830010                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong        21758                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect       899606                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect         1670                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          561                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect       942338                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong         3474                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong         1031                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          238                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong         1850                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit         1212                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit          750                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1        11189                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2       465621                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3        24825                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4         5736                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5         5961                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6        19913                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7          529                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8        18555                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9           43                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10        18406                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11        18954                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12       316049                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0        35495                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1       445676                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2        22308                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3        22850                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4         5113                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5         2175                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6        18707                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7           62                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8        18392                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9            6                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10        18953                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11       316044                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts          487215                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8655                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     15639162                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.397625                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.881112                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1615183     10.33%     10.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4587501     29.33%     39.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2235847     14.30%     53.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1360123      8.70%     62.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          452465      2.89%     65.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          894214      5.72%     71.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          454426      2.91%     74.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1326270      8.48%     82.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2713133     17.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     15639162                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               53136004                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     8087073                       # Number of memory references committed
system.cpu.commit.loads                       6720045                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    3180141                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   22852935                       # Number of committed floating point instructions.
system.cpu.commit.integer                    36857888                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                441376                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       901824      1.70%      1.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     27791777     52.30%     54.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         1415      0.00%     54.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97485      0.18%     54.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1317565      2.48%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2262      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2637146      4.96%     61.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     61.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         4818      0.01%     61.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2637464      4.96%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult          208      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          884      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      4389100      8.26%     74.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt      2194610      4.13%     79.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     79.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      3072327      5.78%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      1886821      3.55%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1360171      2.56%     90.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      4833224      9.10%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         6857      0.01%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     53136004                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2713133                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      7637428                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7637428                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7637428                       # number of overall hits
system.cpu.dcache.overall_hits::total         7637428                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        46146                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          46146                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        46146                       # number of overall misses
system.cpu.dcache.overall_misses::total         46146                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2960232986                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2960232986                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2960232986                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2960232986                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7683574                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7683574                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7683574                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7683574                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006006                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006006                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006006                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006006                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64149.286742                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64149.286742                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64149.286742                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64149.286742                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        19845                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               676                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.356509                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        30169                       # number of writebacks
system.cpu.dcache.writebacks::total             30169                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12203                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12203                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12203                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12203                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33943                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33943                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33943                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33943                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2331917486                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2331917486                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2331917486                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2331917486                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004418                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004418                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004418                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004418                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68700.983590                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68700.983590                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68700.983590                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68700.983590                       # average overall mshr miss latency
system.cpu.dcache.replacements                  33431                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      6299883                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6299883                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16602                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16602                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    807118500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    807118500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6316485                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6316485                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002628                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002628                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48615.739068                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48615.739068                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12198                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12198                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4404                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4404                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    208542500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    208542500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47352.974569                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47352.974569                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1337545                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1337545                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29544                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29544                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2153114486                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2153114486                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1367089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1367089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021611                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021611                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72878.231993                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72878.231993                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29539                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29539                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2123374986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2123374986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021607                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021607                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71883.780290                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71883.780290                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7925824000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.022651                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7671371                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             33943                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            226.007454                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.022651                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996138                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996138                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          330                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15401091                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15401091                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7925824000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1825928                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               7111799                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2874271                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               3885465                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                   9445                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               939419                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1198                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               53748236                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  5497                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     6763717                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1376859                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           603                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1373                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7925824000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7925824000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7925824000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3696142                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       30359828                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3249389                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1829181                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      11996685                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   21242                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  424                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3016                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3624601                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  3302                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           15706908                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.431247                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.551544                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  6615801     42.12%     42.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   783524      4.99%     47.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1117983      7.12%     54.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   335894      2.14%     56.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   670531      4.27%     60.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   340355      2.17%     62.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   238469      1.52%     64.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   782406      4.98%     69.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  4821945     30.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             15706908                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.204987                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.915247                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3621419                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3621419                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3621419                       # number of overall hits
system.cpu.icache.overall_hits::total         3621419                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3182                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3182                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3182                       # number of overall misses
system.cpu.icache.overall_misses::total          3182                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    191156000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    191156000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    191156000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    191156000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3624601                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3624601                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3624601                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3624601                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000878                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000878                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000878                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000878                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60074.167190                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60074.167190                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60074.167190                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60074.167190                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          578                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1985                       # number of writebacks
system.cpu.icache.writebacks::total              1985                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          686                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          686                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          686                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          686                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2496                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2496                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2496                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2496                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    151991500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    151991500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    151991500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    151991500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000689                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000689                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000689                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000689                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60894.030449                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60894.030449                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60894.030449                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60894.030449                       # average overall mshr miss latency
system.cpu.icache.replacements                   1985                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3621419                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3621419                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3182                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3182                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    191156000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    191156000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3624601                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3624601                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000878                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000878                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60074.167190                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60074.167190                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          686                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          686                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2496                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2496                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    151991500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    151991500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000689                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000689                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60894.030449                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60894.030449                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7925824000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.785729                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3623915                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2496                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1451.889022                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.785729                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993722                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993722                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7251698                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7251698                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7925824000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3625043                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           660                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7925824000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7925824000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7925824000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      446681                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   55796                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   63                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 154                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  16386                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   86                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    514                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   7925824000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                   9445                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2948632                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  281831                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3012                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   5633248                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               6830740                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               53706350                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3042                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                5562141                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1709                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 377288                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents               1                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            60520657                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   121857971                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 52546793                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  38318819                       # Number of floating rename lookups
system.cpu.rename.committedMaps              59790726                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   729782                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      46                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  24                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  15714557                       # count of insts added to the skid buffer
system.cpu.rob.reads                         66540642                       # The number of ROB reads
system.cpu.rob.writes                       107314505                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   53136004                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  410                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2161                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2571                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 410                       # number of overall hits
system.l2.overall_hits::.cpu.data                2161                       # number of overall hits
system.l2.overall_hits::total                    2571                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2084                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              31782                       # number of demand (read+write) misses
system.l2.demand_misses::total                  33866                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2084                       # number of overall misses
system.l2.overall_misses::.cpu.data             31782                       # number of overall misses
system.l2.overall_misses::total                 33866                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    143842000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2257826000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2401668000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    143842000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2257826000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2401668000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2494                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            33943                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                36437                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2494                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           33943                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               36437                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.835605                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.936334                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.929440                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.835605                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.936334                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.929440                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69022.072937                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71041.029514                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 70916.789701                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69022.072937                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71041.029514                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 70916.789701                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               21101                       # number of writebacks
system.l2.writebacks::total                     21101                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2084                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         31782                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             33866                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2084                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        31782                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            33866                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    122544500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1932766000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2055310500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    122544500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1932766000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2055310500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.835605                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.936334                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.929440                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.835605                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.936334                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.929440                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 58802.543186                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60813.227613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 60689.496840                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 58802.543186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60813.227613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 60689.496840                       # average overall mshr miss latency
system.l2.replacements                          25679                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        30169                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            30169                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        30169                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        30169                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1981                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1981                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1981                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1981                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               354                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   354                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           29185                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               29185                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2075244000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2075244000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         29539                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29539                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.988016                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.988016                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71106.527326                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71106.527326                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        29185                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          29185                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1776706000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1776706000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.988016                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.988016                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60877.368511                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60877.368511                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            410                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                410                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2084                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2084                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    143842000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    143842000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2494                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2494                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.835605                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.835605                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69022.072937                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69022.072937                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2084                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2084                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    122544500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    122544500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.835605                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.835605                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 58802.543186                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 58802.543186                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1807                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1807                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2597                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2597                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    182582000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    182582000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4404                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4404                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.589691                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.589691                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 70304.967270                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70304.967270                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2597                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2597                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    156060000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    156060000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.589691                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.589691                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60092.414324                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60092.414324                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7925824000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7790.081832                       # Cycle average of tags in use
system.l2.tags.total_refs                       71845                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33871                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.121136                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.970205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       436.218366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7352.893261                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.053249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.897570                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.950938                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3339                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4480                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    608639                       # Number of tag accesses
system.l2.tags.data_accesses                   608639                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7925824000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     21101.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     31776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000907555500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1210                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1210                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               90418                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              19903                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       33866                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21101                       # Number of write requests accepted
system.mem_ctrls.readBursts                     33866                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    21101                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.78                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 33866                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                21101                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   32151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1210                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.982645                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.114022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    180.768135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1201     99.26%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.66%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1210                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1210                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.425620                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.401199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.907558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              348     28.76%     28.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.08%     28.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              859     70.99%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1210                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2167424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1350464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    273.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    170.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7925733000                       # Total gap between requests
system.mem_ctrls.avgGap                     144190.75                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       133376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2033664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1349440                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 16828029.489425957203                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 256587075.362763553858                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 170258638.092392683029                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2084                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        31782                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        21101                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     53772500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    884020000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 181696635250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25802.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27815.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8610806.85                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       133376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2034048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2167424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       133376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       133376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1350464                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1350464                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2084                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        31782                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          33866                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        21101                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         21101                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     16828029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    256635525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        273463554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     16828029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     16828029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    170387836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       170387836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    170387836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     16828029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    256635525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       443851390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                33860                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               21085                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2288                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2058                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2138                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2119                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2107                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2052                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1943                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2035                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2207                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2196                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1339                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1283                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1347                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1261                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1254                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1218                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1337                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1243                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1343                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               302917500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             169300000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          937792500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8946.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27696.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               29246                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              18523                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.37                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.85                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         7173                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   490.202705                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   335.818928                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   358.126640                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          980     13.66%     13.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1518     21.16%     34.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          833     11.61%     46.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          564      7.86%     54.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          744     10.37%     64.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          296      4.13%     68.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          345      4.81%     73.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          685      9.55%     83.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1208     16.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         7173                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2167040                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1349440                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              273.415105                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              170.258638                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.47                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7925824000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        26189520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        13916265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      122251080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      55405080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 625088880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2492537040                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    944538240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4279926105                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   539.997621                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2425574750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    264420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5235829250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        25047120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        13305270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      119509320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      54658620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 625088880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2481904260                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    953492160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4273005630                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   539.124466                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2449198500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    264420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5212205500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7925824000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4681                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21101                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4056                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29185                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29185                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4681                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        92889                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        92889                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  92889                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3517888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      3517888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3517888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             33866                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   33866    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               33866                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7925824000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            35856750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           42332500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              6900                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        51270                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1985                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7840                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29539                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29539                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2496                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4404                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6975                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       101317                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                108292                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       286656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4103168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                4389824                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           25681                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1350592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            62118                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008564                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.092147                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  61586     99.14%     99.14% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    532      0.86%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              62118                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7925824000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           68081500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3744499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          50914500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
