// Seed: 3246530755
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input tri id_2,
    output supply0 id_3,
    output wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    output supply0 id_7
);
  wire id_9;
  wire id_10;
  assign id_3 = -1;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri1 id_1
);
  logic id_3;
  ;
  assign id_3 = id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1
  );
endmodule
module module_0 #(
    parameter id_4 = 32'd26
) (
    output wand module_2,
    input uwire id_1,
    input supply1 id_2,
    input uwire id_3,
    input tri _id_4,
    input wand id_5,
    input supply1 id_6,
    input wand id_7,
    input tri1 id_8,
    input tri1 id_9
    , id_14,
    output supply0 id_10,
    output uwire id_11,
    input wand id_12
);
  logic [id_4 : -1] id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24;
  xnor primCall (
      id_10,
      id_3,
      id_1,
      id_2,
      id_16,
      id_24,
      id_21,
      id_5,
      id_14,
      id_15,
      id_23,
      id_25,
      id_18,
      id_9,
      id_8,
      id_17
  );
  time id_25;
  ;
  module_0 modCall_1 (
      id_1,
      id_12,
      id_12,
      id_11,
      id_10,
      id_1,
      id_1,
      id_10
  );
  assign modCall_1.id_1 = 0;
endmodule
