#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x564a8194a7b0 .scope module, "PWM_tb" "PWM_tb" 2 4;
 .timescale -9 -12;
P_0x564a8194a940 .param/l "CLK_FREQ" 1 2 7, +C4<00000010111110101111000010000000>;
P_0x564a8194a980 .param/l "CLK_PERIOD" 1 2 12, +C4<00000000000000000000000000010100>;
P_0x564a8194a9c0 .param/l "COUNTER_W" 1 2 9, +C4<00000000000000000000000000001100>;
P_0x564a8194aa00 .param/l "PWM_FREQ" 1 2 8, +C4<00000000000000000100111000100000>;
P_0x564a8194aa40 .param/l "PWM_PERIOD_CYCLES" 1 2 13, +C4<00000000000000000000100111000100>;
v0x564a81969820_0 .var "clk", 0 0;
v0x564a819698e0_0 .var "direction", 0 0;
v0x564a819699b0_0 .var "duty_cycle", 11 0;
v0x564a81969ab0_0 .var "enable", 0 0;
v0x564a81969b80_0 .net "ina", 0 0, v0x564a81969420_0;  1 drivers
v0x564a81969c20_0 .net "inb", 0 0, v0x564a819694e0_0;  1 drivers
v0x564a81969cf0_0 .net "pwm_out", 0 0, v0x564a819695a0_0;  1 drivers
v0x564a81969dc0_0 .var "reset", 0 0;
S_0x564a8190d490 .scope module, "dut" "PWM" 2 31, 3 2 0, S_0x564a8194a7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 12 "duty_cycle";
    .port_info 4 /INPUT 1 "direction";
    .port_info 5 /OUTPUT 1 "ina";
    .port_info 6 /OUTPUT 1 "inb";
    .port_info 7 /OUTPUT 1 "pwm_out";
P_0x564a81936eb0 .param/l "CLK_FREQ" 0 3 3, +C4<00000010111110101111000010000000>;
P_0x564a81936ef0 .param/l "COUNTER_W" 0 3 5, +C4<00000000000000000000000000001100>;
P_0x564a81936f30 .param/l "PERIOD" 1 3 17, +C4<00000000000000000000100111000100>;
P_0x564a81936f70 .param/l "PWM_FREQ" 0 3 4, +C4<00000000000000000100111000100000>;
v0x564a8190d870_0 .net "clk", 0 0, v0x564a81969820_0;  1 drivers
v0x564a81969080_0 .var "counter", 31 0;
v0x564a81969160_0 .net "direction", 0 0, v0x564a819698e0_0;  1 drivers
v0x564a81969230_0 .net "duty_cycle", 11 0, v0x564a819699b0_0;  1 drivers
v0x564a81969310_0 .net "enable", 0 0, v0x564a81969ab0_0;  1 drivers
v0x564a81969420_0 .var "ina", 0 0;
v0x564a819694e0_0 .var "inb", 0 0;
v0x564a819695a0_0 .var "pwm_out", 0 0;
v0x564a81969660_0 .net "reset", 0 0, v0x564a81969dc0_0;  1 drivers
E_0x564a81947330 .event posedge, v0x564a81969660_0, v0x564a8190d870_0;
    .scope S_0x564a8190d490;
T_0 ;
    %wait E_0x564a81947330;
    %load/vec4 v0x564a81969660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564a81969080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564a819695a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564a81969420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564a819694e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x564a81969310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x564a81969080_0;
    %cmpi/u 2499, 0, 32;
    %jmp/0xz  T_0.4, 5;
    %load/vec4 v0x564a81969080_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x564a81969080_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564a81969080_0, 0;
T_0.5 ;
    %load/vec4 v0x564a81969080_0;
    %load/vec4 v0x564a81969230_0;
    %pad/u 32;
    %muli 2500, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %pad/s 1;
    %assign/vec4 v0x564a819695a0_0, 0;
    %load/vec4 v0x564a81969160_0;
    %assign/vec4 v0x564a81969420_0, 0;
    %load/vec4 v0x564a81969160_0;
    %inv;
    %assign/vec4 v0x564a819694e0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564a81969080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564a819695a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564a81969420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564a819694e0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x564a8194a7b0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564a81969820_0, 0, 1;
T_1.0 ;
    %delay 10000, 0;
    %load/vec4 v0x564a81969820_0;
    %inv;
    %store/vec4 v0x564a81969820_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x564a8194a7b0;
T_2 ;
    %vpi_call 2 50 "$display", "Starting Simple Testbench..." {0 0 0};
    %vpi_call 2 52 "$dumpfile", "pwm_signals.vcd" {0 0 0};
    %vpi_call 2 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x564a8194a7b0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564a81969dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564a81969ab0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x564a819699b0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564a819698e0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564a81969dc0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 65 "$display", "Test: Module is disabled" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564a81969ab0_0, 0, 1;
    %pushi/vec4 4095, 0, 12;
    %store/vec4 v0x564a819699b0_0, 0, 12;
    %delay 100000000, 0;
    %vpi_call 2 71 "$display", "Test: Enable, 25%% duty cycle, CW" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564a81969ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564a819698e0_0, 0, 1;
    %pushi/vec4 1024, 0, 12;
    %store/vec4 v0x564a819699b0_0, 0, 12;
    %delay 150000000, 0;
    %vpi_call 2 78 "$display", "Test: 75%% duty cycle, CCW" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564a819698e0_0, 0, 1;
    %pushi/vec4 3072, 0, 12;
    %store/vec4 v0x564a819699b0_0, 0, 12;
    %delay 150000000, 0;
    %vpi_call 2 84 "$display", "Test: 0%% duty cycle" {0 0 0};
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x564a819699b0_0, 0, 12;
    %delay 100000000, 0;
    %vpi_call 2 89 "$display", "Test: ~100%% duty cycle" {0 0 0};
    %pushi/vec4 4095, 0, 12;
    %store/vec4 v0x564a819699b0_0, 0, 12;
    %delay 100000000, 0;
    %vpi_call 2 94 "$display", "Test: Disable module" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564a81969ab0_0, 0, 1;
    %delay 100000000, 0;
    %vpi_call 2 99 "$display", "Testbench finished." {0 0 0};
    %vpi_call 2 100 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "PWM_tb.v";
    "PWM.v";
