$date
	Sun Oct 23 09:21:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#614123
b10 !
1"
#614126
b10 &
b10 %
1$
#614127
0"
#614130
b1 &
b1 %
1#
#614134
b0 &
0#
b0 %
0$
#1672891
b10001 !
1"
#1672894
b10001 &
b10001 %
1$
#1672895
0"
#1672898
b110100 &
b110100 %
#1672902
b11010 &
b11010 %
#1672906
b1101 &
b1101 %
#1672910
b101000 &
b101000 %
#1672914
b10100 &
b10100 %
#1672918
b1010 &
b1010 %
#1672922
b101 &
b101 %
#1672926
b10000 &
b10000 %
#1672930
b1000 &
b1000 %
#1672934
b100 &
b100 %
#1672938
b10 &
b10 %
#1672942
b1 &
1#
b1 %
#1672946
b0 &
b0 %
0#
0$
#2691640
b1000 !
1"
#2691642
b1000 &
b1000 %
1$
#2691643
0"
#2691646
b100 &
b100 %
#2691650
b10 &
b10 %
#2691654
b1 &
1#
b1 %
#2691658
b0 &
b0 %
0#
0$
#4500012
