vendor_name = ModelSim
source_file = 1, /home/student2/s225li/coe328/lab1/VHDL/lab1_VHDL1.vhd
source_file = 1, /home/student2/s225li/coe328/lab1/VHDL/lab1 Waveform.vwf
source_file = 1, /home/student2/s225li/coe328/lab1/VHDL/lab1_VHDL2.vhd
source_file = 1, /home/student2/s225li/coe328/lab1/VHDL/lab1.bdf
source_file = 1, lab 1 Waveform 2.vwf
source_file = 1, /home/student2/s225li/coe328/lab1/VHDL/lab1 Waveform2.vwf
source_file = 1, /home/student2/s225li/coe328/lab1/VHDL/db/lab1.cbx.xml
source_file = 1, /CMC/tools/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /CMC/tools/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /CMC/tools/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /CMC/tools/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = lab1
instance = comp, \x2~I , x2, lab1, 1
instance = comp, \w2~I , w2, lab1, 1
instance = comp, \w1~I , w1, lab1, 1
instance = comp, \inst|f~0 , inst|f~0, lab1, 1
instance = comp, \w3~I , w3, lab1, 1
instance = comp, \w4~I , w4, lab1, 1
instance = comp, \inst|f~1 , inst|f~1, lab1, 1
instance = comp, \inst|f~2 , inst|f~2, lab1, 1
instance = comp, \f~I , f, lab1, 1
