Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 808eec4c9efe4e0eb5072af98a12e572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Task_In_Verilog_Tb_behav xil_defaultlib.Task_In_Verilog_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.single_port_ram
Compiling module xil_defaultlib.Task_In_Verilog_Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Task_In_Verilog_Tb_behav
