# Compile of TB_RISCV_forloop.v was successful.
# 1 compiles, 9 failed with no errors.
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of MicroCode.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_forloop.v was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.TB_RISCV work.SP_SRAM work.RISCV_TOP work.RISCV_CLKRST work.REG_FILE work.MicroCode work.ImmGen work.ControlUnit work.AluUnit
# vsim -gui work.TB_RISCV work.SP_SRAM work.RISCV_TOP work.RISCV_CLKRST work.REG_FILE work.MicroCode work.ImmGen work.ControlUnit work.AluUnit 
# Start time: 14:28:23 on Jan 29,2022
# Loading work.TB_RISCV
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.ImmGen
# Loading work.AluUnit
# Loading work.ControlUnit
# Loading work.MicroCode
# Loading work.SP_SRAM
# Loading work.REG_FILE
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/alu_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/control_unit/*
run -all
# Finish:        309 cycle
# Success.
# ** Note: $finish    : C:/Users/W24937/Desktop/modelsim_project/Lab4/testbench/TB_RISCV_forloop.v(166)
#    Time: 3195 ns  Iteration: 1  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24937/Desktop/modelsim_project/Lab4/testbench/TB_RISCV_forloop.v line 166
