{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700840533421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700840533422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 23:42:13 2023 " "Processing started: Fri Nov 24 23:42:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700840533422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700840533422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CORDIC_top -c CORDIC_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off CORDIC_top -c CORDIC_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700840533422 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1700840534075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc/uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc/uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_top " "Found entity 1: UART_top" {  } { { "vsrc/UART_top.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/UART_top.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840534162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840534162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc/uart_6byte_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc/uart_6byte_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_6byte_tx " "Found entity 1: uart_6byte_tx" {  } { { "vsrc/uart_6byte_tx.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/uart_6byte_tx.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840534165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840534165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc/uart_1byte_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc/uart_1byte_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_1byte_tx " "Found entity 1: uart_1byte_tx" {  } { { "vsrc/uart_1byte_tx.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/uart_1byte_tx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840534167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840534167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc/show_out_block.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc/show_out_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 Show_Out_block " "Found entity 1: Show_Out_block" {  } { { "vsrc/Show_Out_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_Out_block.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840534168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840534168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc/show_in_block.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc/show_in_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 Show_In_block " "Found entity 1: Show_In_block" {  } { { "vsrc/Show_In_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840534170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840534170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc/seg_block.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc/seg_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seg_block " "Found entity 1: Seg_block" {  } { { "vsrc/Seg_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Seg_block.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840534171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840534171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc/output_block.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc/output_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 Output_block " "Found entity 1: Output_block" {  } { { "vsrc/Output_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Output_block.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840534173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840534173 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD_block.v(152) " "Verilog HDL information at LCD_block.v(152): always construct contains both blocking and non-blocking assignments" {  } { { "vsrc/LCD_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/LCD_block.v" 152 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1700840534175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc/lcd_block.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc/lcd_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_block " "Found entity 1: LCD_block" {  } { { "vsrc/LCD_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/LCD_block.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840534175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840534175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc/keyfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc/keyfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyFilter " "Found entity 1: KeyFilter" {  } { { "vsrc/KeyFilter.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/KeyFilter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840534177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840534177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc/input_block.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc/input_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 Input_block " "Found entity 1: Input_block" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840534179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840534179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc/decoder_block.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc/decoder_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_block " "Found entity 1: Decoder_block" {  } { { "vsrc/Decoder_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Decoder_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840534181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840534181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc/cordic_top.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc/cordic_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 CORDIC_top " "Found entity 1: CORDIC_top" {  } { { "vsrc/CORDIC_top.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/CORDIC_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840534182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840534182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc/arith_block_ext.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc/arith_block_ext.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arith_block_Ext " "Found entity 1: Arith_block_Ext" {  } { { "vsrc/Arith_block_Ext.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block_Ext.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840534185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840534185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsrc/arith_block.v 1 1 " "Found 1 design units, including 1 entities, in source file vsrc/arith_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arith_block " "Found entity 1: Arith_block" {  } { { "vsrc/Arith_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840534187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840534187 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CORDIC_top " "Elaborating entity \"CORDIC_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700840534375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_block Input_block:u_Input_block_1 " "Elaborating entity \"Input_block\" for hierarchy \"Input_block:u_Input_block_1\"" {  } { { "vsrc/CORDIC_top.v" "u_Input_block_1" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/CORDIC_top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840534379 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cos_sign Input_block.v(56) " "Verilog HDL Always Construct warning at Input_block.v(56): inferring latch(es) for variable \"cos_sign\", which holds its previous value in one or more paths through the always construct" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1700840534384 "|CORDIC_top|Input_block:u_Input_block_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sin_sign Input_block.v(56) " "Verilog HDL Always Construct warning at Input_block.v(56): inferring latch(es) for variable \"sin_sign\", which holds its previous value in one or more paths through the always construct" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1700840534384 "|CORDIC_top|Input_block:u_Input_block_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_s_swap Input_block.v(56) " "Verilog HDL Always Construct warning at Input_block.v(56): inferring latch(es) for variable \"c_s_swap\", which holds its previous value in one or more paths through the always construct" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1700840534384 "|CORDIC_top|Input_block:u_Input_block_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_angle_to_arith Input_block.v(56) " "Verilog HDL Always Construct warning at Input_block.v(56): inferring latch(es) for variable \"temp_angle_to_arith\", which holds its previous value in one or more paths through the always construct" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1700840534384 "|CORDIC_top|Input_block:u_Input_block_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_angle_to_arith\[0\] Input_block.v(56) " "Inferred latch for \"temp_angle_to_arith\[0\]\" at Input_block.v(56)" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700840534385 "|CORDIC_top|Input_block:u_Input_block_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_angle_to_arith\[1\] Input_block.v(56) " "Inferred latch for \"temp_angle_to_arith\[1\]\" at Input_block.v(56)" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700840534385 "|CORDIC_top|Input_block:u_Input_block_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_angle_to_arith\[2\] Input_block.v(56) " "Inferred latch for \"temp_angle_to_arith\[2\]\" at Input_block.v(56)" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700840534385 "|CORDIC_top|Input_block:u_Input_block_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_angle_to_arith\[3\] Input_block.v(56) " "Inferred latch for \"temp_angle_to_arith\[3\]\" at Input_block.v(56)" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700840534385 "|CORDIC_top|Input_block:u_Input_block_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_angle_to_arith\[4\] Input_block.v(56) " "Inferred latch for \"temp_angle_to_arith\[4\]\" at Input_block.v(56)" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700840534386 "|CORDIC_top|Input_block:u_Input_block_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_angle_to_arith\[5\] Input_block.v(56) " "Inferred latch for \"temp_angle_to_arith\[5\]\" at Input_block.v(56)" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700840534386 "|CORDIC_top|Input_block:u_Input_block_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_angle_to_arith\[6\] Input_block.v(56) " "Inferred latch for \"temp_angle_to_arith\[6\]\" at Input_block.v(56)" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700840534386 "|CORDIC_top|Input_block:u_Input_block_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_s_swap Input_block.v(56) " "Inferred latch for \"c_s_swap\" at Input_block.v(56)" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700840534386 "|CORDIC_top|Input_block:u_Input_block_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sin_sign Input_block.v(56) " "Inferred latch for \"sin_sign\" at Input_block.v(56)" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700840534386 "|CORDIC_top|Input_block:u_Input_block_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cos_sign Input_block.v(56) " "Inferred latch for \"cos_sign\" at Input_block.v(56)" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1700840534386 "|CORDIC_top|Input_block:u_Input_block_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Show_In_block Show_In_block:u_Show_In_block_1 " "Elaborating entity \"Show_In_block\" for hierarchy \"Show_In_block:u_Show_In_block_1\"" {  } { { "vsrc/CORDIC_top.v" "u_Show_In_block_1" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/CORDIC_top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840534418 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Show_In_block.v(15) " "Verilog HDL assignment warning at Show_In_block.v(15): truncated value with size 32 to match size of target (4)" {  } { { "vsrc/Show_In_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700840534419 "|CORDIC_top|Show_In_block:u_Show_In_block_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Show_In_block.v(16) " "Verilog HDL assignment warning at Show_In_block.v(16): truncated value with size 32 to match size of target (4)" {  } { { "vsrc/Show_In_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700840534419 "|CORDIC_top|Show_In_block:u_Show_In_block_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Show_In_block.v(17) " "Verilog HDL assignment warning at Show_In_block.v(17): truncated value with size 32 to match size of target (4)" {  } { { "vsrc/Show_In_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700840534419 "|CORDIC_top|Show_In_block:u_Show_In_block_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seg_block Show_In_block:u_Show_In_block_1\|Seg_block:u_Seg_block0 " "Elaborating entity \"Seg_block\" for hierarchy \"Show_In_block:u_Show_In_block_1\|Seg_block:u_Seg_block0\"" {  } { { "vsrc/Show_In_block.v" "u_Seg_block0" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840534420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arith_block Arith_block:u_Arith_block " "Elaborating entity \"Arith_block\" for hierarchy \"Arith_block:u_Arith_block\"" {  } { { "vsrc/CORDIC_top.v" "u_Arith_block" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/CORDIC_top.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840534424 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "angle.data_a 0 Arith_block.v(22) " "Net \"angle.data_a\" at Arith_block.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "vsrc/Arith_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1700840534428 "|CORDIC_top|Arith_block:u_Arith_block"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "angle.waddr_a 0 Arith_block.v(22) " "Net \"angle.waddr_a\" at Arith_block.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "vsrc/Arith_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1700840534428 "|CORDIC_top|Arith_block:u_Arith_block"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "angle.we_a 0 Arith_block.v(22) " "Net \"angle.we_a\" at Arith_block.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "vsrc/Arith_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1700840534428 "|CORDIC_top|Arith_block:u_Arith_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arith_block_Ext Arith_block_Ext:u_Arith_block_Ext " "Elaborating entity \"Arith_block_Ext\" for hierarchy \"Arith_block_Ext:u_Arith_block_Ext\"" {  } { { "vsrc/CORDIC_top.v" "u_Arith_block_Ext" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/CORDIC_top.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840534430 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "angle.data_a 0 Arith_block_Ext.v(20) " "Net \"angle.data_a\" at Arith_block_Ext.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "vsrc/Arith_block_Ext.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block_Ext.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1700840534434 "|CORDIC_top|Arith_block_Ext:u_Arith_block_Ext"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "angle.waddr_a 0 Arith_block_Ext.v(20) " "Net \"angle.waddr_a\" at Arith_block_Ext.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "vsrc/Arith_block_Ext.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block_Ext.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1700840534434 "|CORDIC_top|Arith_block_Ext:u_Arith_block_Ext"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "angle.we_a 0 Arith_block_Ext.v(20) " "Net \"angle.we_a\" at Arith_block_Ext.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "vsrc/Arith_block_Ext.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block_Ext.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1700840534434 "|CORDIC_top|Arith_block_Ext:u_Arith_block_Ext"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_block Output_block:u_Output_block " "Elaborating entity \"Output_block\" for hierarchy \"Output_block:u_Output_block\"" {  } { { "vsrc/CORDIC_top.v" "u_Output_block" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/CORDIC_top.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840534436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_top Output_block:u_Output_block\|UART_top:u_UART_top " "Elaborating entity \"UART_top\" for hierarchy \"Output_block:u_Output_block\|UART_top:u_UART_top\"" {  } { { "vsrc/Output_block.v" "u_UART_top" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Output_block.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840534438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_6byte_tx Output_block:u_Output_block\|UART_top:u_UART_top\|uart_6byte_tx:u_uart_6byte_tx " "Elaborating entity \"uart_6byte_tx\" for hierarchy \"Output_block:u_Output_block\|UART_top:u_UART_top\|uart_6byte_tx:u_uart_6byte_tx\"" {  } { { "vsrc/UART_top.v" "u_uart_6byte_tx" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/UART_top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840534440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_1byte_tx Output_block:u_Output_block\|UART_top:u_UART_top\|uart_6byte_tx:u_uart_6byte_tx\|uart_1byte_tx:u_uart_1byte_tx " "Elaborating entity \"uart_1byte_tx\" for hierarchy \"Output_block:u_Output_block\|UART_top:u_UART_top\|uart_6byte_tx:u_uart_6byte_tx\|uart_1byte_tx:u_uart_1byte_tx\"" {  } { { "vsrc/uart_6byte_tx.v" "u_uart_1byte_tx" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/uart_6byte_tx.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840534442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyFilter KeyFilter:u_KeyFilter1 " "Elaborating entity \"KeyFilter\" for hierarchy \"KeyFilter:u_KeyFilter1\"" {  } { { "vsrc/CORDIC_top.v" "u_KeyFilter1" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/CORDIC_top.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840534444 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 41 E:/E_Xpj/E_Project/Quartus/CORDIC/db/CORDIC_top.ram0_Arith_block_5a25ee5e.hdl.mif " "Memory depth (64) in the design file differs from memory depth (41) in the Memory Initialization File \"E:/E_Xpj/E_Project/Quartus/CORDIC/db/CORDIC_top.ram0_Arith_block_5a25ee5e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1700840535167 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 34 E:/E_Xpj/E_Project/Quartus/CORDIC/db/CORDIC_top.ram0_Arith_block_Ext_a4ec1b58.hdl.mif " "Memory depth (64) in the design file differs from memory depth (34) in the Memory Initialization File \"E:/E_Xpj/E_Project/Quartus/CORDIC/db/CORDIC_top.ram0_Arith_block_Ext_a4ec1b58.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1700840535170 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Show_In_block:u_Show_In_block_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Show_In_block:u_Show_In_block_1\|Mod0\"" {  } { { "vsrc/Show_In_block.v" "Mod0" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840536338 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Show_In_block:u_Show_In_block_1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Show_In_block:u_Show_In_block_1\|Div0\"" {  } { { "vsrc/Show_In_block.v" "Div0" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840536338 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Show_In_block:u_Show_In_block_1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Show_In_block:u_Show_In_block_1\|Mod1\"" {  } { { "vsrc/Show_In_block.v" "Mod1" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840536338 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Show_In_block:u_Show_In_block_1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Show_In_block:u_Show_In_block_1\|Div1\"" {  } { { "vsrc/Show_In_block.v" "Div1" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840536338 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Show_In_block:u_Show_In_block_1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Show_In_block:u_Show_In_block_1\|Mod2\"" {  } { { "vsrc/Show_In_block.v" "Mod2" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840536338 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Arith_block:u_Arith_block\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Arith_block:u_Arith_block\|Mult1\"" {  } { { "vsrc/Arith_block.v" "Mult1" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block.v" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840536338 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Arith_block_Ext:u_Arith_block_Ext\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Arith_block_Ext:u_Arith_block_Ext\|Mult1\"" {  } { { "vsrc/Arith_block_Ext.v" "Mult1" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block_Ext.v" 138 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840536338 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Arith_block:u_Arith_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Arith_block:u_Arith_block\|Mult0\"" {  } { { "vsrc/Arith_block.v" "Mult0" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840536338 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Arith_block_Ext:u_Arith_block_Ext\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Arith_block_Ext:u_Arith_block_Ext\|Mult0\"" {  } { { "vsrc/Arith_block_Ext.v" "Mult0" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block_Ext.v" 137 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840536338 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1700840536338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Show_In_block:u_Show_In_block_1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Show_In_block:u_Show_In_block_1\|lpm_divide:Mod0\"" {  } { { "vsrc/Show_In_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840536432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Show_In_block:u_Show_In_block_1\|lpm_divide:Mod0 " "Instantiated megafunction \"Show_In_block:u_Show_In_block_1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536432 ""}  } { { "vsrc/Show_In_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700840536432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_55m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_55m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_55m " "Found entity 1: lpm_divide_55m" {  } { { "db/lpm_divide_55m.tdf" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/db/lpm_divide_55m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840536504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840536504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840536516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840536516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c4f " "Found entity 1: alt_u_div_c4f" {  } { { "db/alt_u_div_c4f.tdf" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/db/alt_u_div_c4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840536529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840536529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840536585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840536585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840536634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840536634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Show_In_block:u_Show_In_block_1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Show_In_block:u_Show_In_block_1\|lpm_divide:Div0\"" {  } { { "vsrc/Show_In_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840536641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Show_In_block:u_Show_In_block_1\|lpm_divide:Div0 " "Instantiated megafunction \"Show_In_block:u_Show_In_block_1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536641 ""}  } { { "vsrc/Show_In_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700840536641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2dm " "Found entity 1: lpm_divide_2dm" {  } { { "db/lpm_divide_2dm.tdf" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/db/lpm_divide_2dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840536687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840536687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Show_In_block:u_Show_In_block_1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Show_In_block:u_Show_In_block_1\|lpm_divide:Div1\"" {  } { { "vsrc/Show_In_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840536707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Show_In_block:u_Show_In_block_1\|lpm_divide:Div1 " "Instantiated megafunction \"Show_In_block:u_Show_In_block_1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536707 ""}  } { { "vsrc/Show_In_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Show_In_block.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700840536707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5dm " "Found entity 1: lpm_divide_5dm" {  } { { "db/lpm_divide_5dm.tdf" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/db/lpm_divide_5dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840536754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840536754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840536766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840536766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/db/alt_u_div_i4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840536781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840536781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arith_block:u_Arith_block\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Arith_block:u_Arith_block\|lpm_mult:Mult1\"" {  } { { "vsrc/Arith_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block.v" 160 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840536857 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arith_block:u_Arith_block\|lpm_mult:Mult1 " "Instantiated megafunction \"Arith_block:u_Arith_block\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 42 " "Parameter \"LPM_WIDTHA\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 34 " "Parameter \"LPM_WIDTHB\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 76 " "Parameter \"LPM_WIDTHP\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 76 " "Parameter \"LPM_WIDTHR\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536857 ""}  } { { "vsrc/Arith_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block.v" 160 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700840536857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fct " "Found entity 1: mult_fct" {  } { { "db/mult_fct.tdf" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/db/mult_fct.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840536914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840536914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arith_block_Ext:u_Arith_block_Ext\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Arith_block_Ext:u_Arith_block_Ext\|lpm_mult:Mult1\"" {  } { { "vsrc/Arith_block_Ext.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block_Ext.v" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840536925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Arith_block_Ext:u_Arith_block_Ext\|lpm_mult:Mult1 " "Instantiated megafunction \"Arith_block_Ext:u_Arith_block_Ext\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 42 " "Parameter \"LPM_WIDTHA\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 35 " "Parameter \"LPM_WIDTHB\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 77 " "Parameter \"LPM_WIDTHP\" = \"77\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 77 " "Parameter \"LPM_WIDTHR\" = \"77\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700840536925 ""}  } { { "vsrc/Arith_block_Ext.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block_Ext.v" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1700840536925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_hct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_hct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_hct " "Found entity 1: mult_hct" {  } { { "db/mult_hct.tdf" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/db/mult_hct.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700840536974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700840536974 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1700840537466 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1300 " "Ignored 1300 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1300 " "Ignored 1300 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1700840537502 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1700840537502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Input_block:u_Input_block_1\|temp_angle_to_arith\[6\] " "Latch Input_block:u_Input_block_1\|temp_angle_to_arith\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input_block:u_Input_block_1\|temp_angle_to_show\[6\] " "Ports D and ENA on the latch are fed by the same signal Input_block:u_Input_block_1\|temp_angle_to_show\[6\]" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1700840537580 ""}  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1700840537580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Input_block:u_Input_block_1\|temp_angle_to_arith\[5\] " "Latch Input_block:u_Input_block_1\|temp_angle_to_arith\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input_block:u_Input_block_1\|temp_angle_to_show\[5\] " "Ports D and ENA on the latch are fed by the same signal Input_block:u_Input_block_1\|temp_angle_to_show\[5\]" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1700840537580 ""}  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1700840537580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Input_block:u_Input_block_1\|temp_angle_to_arith\[4\] " "Latch Input_block:u_Input_block_1\|temp_angle_to_arith\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input_block:u_Input_block_1\|temp_angle_to_show\[8\] " "Ports D and ENA on the latch are fed by the same signal Input_block:u_Input_block_1\|temp_angle_to_show\[8\]" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1700840537580 ""}  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1700840537580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Input_block:u_Input_block_1\|temp_angle_to_arith\[3\] " "Latch Input_block:u_Input_block_1\|temp_angle_to_arith\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input_block:u_Input_block_1\|temp_angle_to_show\[3\] " "Ports D and ENA on the latch are fed by the same signal Input_block:u_Input_block_1\|temp_angle_to_show\[3\]" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1700840537580 ""}  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1700840537580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Input_block:u_Input_block_1\|temp_angle_to_arith\[2\] " "Latch Input_block:u_Input_block_1\|temp_angle_to_arith\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input_block:u_Input_block_1\|temp_angle_to_show\[8\] " "Ports D and ENA on the latch are fed by the same signal Input_block:u_Input_block_1\|temp_angle_to_show\[8\]" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1700840537580 ""}  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1700840537580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Input_block:u_Input_block_1\|temp_angle_to_arith\[1\] " "Latch Input_block:u_Input_block_1\|temp_angle_to_arith\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Input_block:u_Input_block_1\|temp_angle_to_show\[8\] " "Ports D and ENA on the latch are fed by the same signal Input_block:u_Input_block_1\|temp_angle_to_show\[8\]" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1700840537580 ""}  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1700840537580 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vsrc/uart_1byte_tx.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/uart_1byte_tx.v" 28 -1 0 } } { "vsrc/KeyFilter.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/KeyFilter.v" 12 -1 0 } } { "vsrc/Arith_block_Ext.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block_Ext.v" 101 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1700840537595 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1700840537595 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1700840542460 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/E_Xpj/E_Project/Quartus/CORDIC/output_files/CORDIC_top.map.smsg " "Generated suppressed messages file E:/E_Xpj/E_Project/Quartus/CORDIC/output_files/CORDIC_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1700840542593 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1700840542885 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700840542885 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3346 " "Implemented 3346 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1700840543222 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1700840543222 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3270 " "Implemented 3270 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1700840543222 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "48 " "Implemented 48 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1700840543222 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1700840543222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700840543252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 23:42:23 2023 " "Processing ended: Fri Nov 24 23:42:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700840543252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700840543252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700840543252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700840543252 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700840544352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700840544353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 23:42:23 2023 " "Processing started: Fri Nov 24 23:42:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700840544353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1700840544353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CORDIC_top -c CORDIC_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CORDIC_top -c CORDIC_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1700840544353 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1700840544488 ""}
{ "Info" "0" "" "Project  = CORDIC_top" {  } {  } 0 0 "Project  = CORDIC_top" 0 0 "Fitter" 0 0 1700840544490 ""}
{ "Info" "0" "" "Revision = CORDIC_top" {  } {  } 0 0 "Revision = CORDIC_top" 0 0 "Fitter" 0 0 1700840544490 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1700840544712 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CORDIC_top EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"CORDIC_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700840544745 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700840544765 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700840544765 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700840545157 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1700840545687 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1700840545687 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1700840545687 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/quartus13.01/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13.01/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 7617 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1700840545696 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/quartus13.01/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13.01/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 7618 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1700840545696 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/quartus13.01/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13.01/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 7619 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1700840545696 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1700840545696 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1700840546187 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CORDIC_top.sdc " "Synopsys Design Constraints File file not found: 'CORDIC_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1700840546193 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700840546194 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1700840546229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1700840546384 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Input_block:u_Input_block_1\|temp_angle_to_show\[8\] " "Destination node Input_block:u_Input_block_1\|temp_angle_to_show\[8\]" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 28 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Input_block:u_Input_block_1|temp_angle_to_show[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 1284 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840546384 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Input_block:u_Input_block_1\|temp_angle_to_show\[7\] " "Destination node Input_block:u_Input_block_1\|temp_angle_to_show\[7\]" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 28 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Input_block:u_Input_block_1|temp_angle_to_show[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 1285 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840546384 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Input_block:u_Input_block_1\|temp_angle_to_show\[6\] " "Destination node Input_block:u_Input_block_1\|temp_angle_to_show\[6\]" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 28 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Input_block:u_Input_block_1|temp_angle_to_show[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 1286 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840546384 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Input_block:u_Input_block_1\|temp_angle_to_show\[5\] " "Destination node Input_block:u_Input_block_1\|temp_angle_to_show\[5\]" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 28 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Input_block:u_Input_block_1|temp_angle_to_show[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 1287 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840546384 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Input_block:u_Input_block_1\|temp_angle_to_show\[4\] " "Destination node Input_block:u_Input_block_1\|temp_angle_to_show\[4\]" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 28 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Input_block:u_Input_block_1|temp_angle_to_show[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 1288 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840546384 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1700840546384 ""}  } { { "c:/quartus13.01/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13.01/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/quartus13.01/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13.01/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "vsrc/CORDIC_top.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/CORDIC_top.v" 4 0 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700840546384 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Input_block:u_Input_block_1\|temp_angle_to_arith\[6\]~1  " "Automatically promoted node Input_block:u_Input_block_1\|temp_angle_to_arith\[6\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1700840546385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Input_block:u_Input_block_1\|comb~1 " "Destination node Input_block:u_Input_block_1\|comb~1" {  } { { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Input_block:u_Input_block_1|comb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 4166 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840546385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Input_block:u_Input_block_1\|comb~2 " "Destination node Input_block:u_Input_block_1\|comb~2" {  } { { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Input_block:u_Input_block_1|comb~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 4167 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840546385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Input_block:u_Input_block_1\|comb~3 " "Destination node Input_block:u_Input_block_1\|comb~3" {  } { { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Input_block:u_Input_block_1|comb~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 4177 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840546385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Input_block:u_Input_block_1\|comb~4 " "Destination node Input_block:u_Input_block_1\|comb~4" {  } { { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Input_block:u_Input_block_1|comb~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 4178 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840546385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Input_block:u_Input_block_1\|sin_sign " "Destination node Input_block:u_Input_block_1\|sin_sign" {  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Input_block:u_Input_block_1|sin_sign } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 1333 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840546385 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1700840546385 ""}  } { { "vsrc/Input_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Input_block.v" 56 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Input_block:u_Input_block_1|temp_angle_to_arith[6]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 4158 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700840546385 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#)) " "Automatically promoted node rst_n (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1700840546385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Output_block:u_Output_block\|tx_start_reg " "Destination node Output_block:u_Output_block\|tx_start_reg" {  } { { "vsrc/Output_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Output_block.v" 25 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Output_block:u_Output_block|tx_start_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840546385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Arith_block:u_Arith_block\|Sin_pre\[73\]~41 " "Destination node Arith_block:u_Arith_block\|Sin_pre\[73\]~41" {  } { { "vsrc/Arith_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block.v" 123 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arith_block:u_Arith_block|Sin_pre[73]~41 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 4413 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840546385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Arith_block_Ext:u_Arith_block_Ext\|Sinh_pre\[73\]~41 " "Destination node Arith_block_Ext:u_Arith_block_Ext\|Sinh_pre\[73\]~41" {  } { { "vsrc/Arith_block_Ext.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block_Ext.v" 101 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arith_block_Ext:u_Arith_block_Ext|Sinh_pre[73]~41 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 4571 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840546385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Arith_block:u_Arith_block\|z_pre\[41\]~1 " "Destination node Arith_block:u_Arith_block\|z_pre\[41\]~1" {  } { { "vsrc/Arith_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block.v" 123 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arith_block:u_Arith_block|z_pre[41]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 5395 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840546385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Arith_block:u_Arith_block\|z_curr\[41\]~42 " "Destination node Arith_block:u_Arith_block\|z_curr\[41\]~42" {  } { { "vsrc/Arith_block.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block.v" 123 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arith_block:u_Arith_block|z_curr[41]~42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 5523 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840546385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Arith_block_Ext:u_Arith_block_Ext\|y_curr\[0\]~42 " "Destination node Arith_block_Ext:u_Arith_block_Ext\|y_curr\[0\]~42" {  } { { "vsrc/Arith_block_Ext.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block_Ext.v" 101 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arith_block_Ext:u_Arith_block_Ext|y_curr[0]~42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 6122 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840546385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Arith_block_Ext:u_Arith_block_Ext\|z_pre\[41\]~1 " "Destination node Arith_block_Ext:u_Arith_block_Ext\|z_pre\[41\]~1" {  } { { "vsrc/Arith_block_Ext.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/Arith_block_Ext.v" 101 -1 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arith_block_Ext:u_Arith_block_Ext|z_pre[41]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 7208 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1700840546385 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1700840546385 ""}  } { { "c:/quartus13.01/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13.01/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/quartus13.01/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13.01/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "vsrc/CORDIC_top.v" "" { Text "E:/E_Xpj/E_Project/Quartus/CORDIC/vsrc/CORDIC_top.v" 7 0 0 } } { "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13.01/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700840546385 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1700840546688 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700840546691 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700840546691 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700840546696 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700840546700 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1700840546704 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1700840546862 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "336 Embedded multiplier block " "Packed 336 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1700840546866 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "336 " "Created 336 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1700840546866 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1700840546866 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700840546917 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1700840547767 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700840548606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1700840548634 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1700840553865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700840553865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1700840554301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "E:/E_Xpj/E_Project/Quartus/CORDIC/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1700840556349 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1700840556349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700840558643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1700840558647 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1700840558647 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.63 " "Total time spent on timing analysis during the Fitter is 3.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1700840558731 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700840558739 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "22 " "Found 22 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg0_num\[0\] 0 " "Pin \"out_Seg0_num\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840558800 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg0_num\[1\] 0 " "Pin \"out_Seg0_num\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840558800 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg0_num\[2\] 0 " "Pin \"out_Seg0_num\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840558800 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg0_num\[3\] 0 " "Pin \"out_Seg0_num\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840558800 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg0_num\[4\] 0 " "Pin \"out_Seg0_num\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840558800 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg0_num\[5\] 0 " "Pin \"out_Seg0_num\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840558800 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg0_num\[6\] 0 " "Pin \"out_Seg0_num\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840558800 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg1_num\[0\] 0 " "Pin \"out_Seg1_num\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840558800 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg1_num\[1\] 0 " "Pin \"out_Seg1_num\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840558800 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg1_num\[2\] 0 " "Pin \"out_Seg1_num\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840558800 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg1_num\[3\] 0 " "Pin \"out_Seg1_num\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840558800 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg1_num\[4\] 0 " "Pin \"out_Seg1_num\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840558800 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg1_num\[5\] 0 " "Pin \"out_Seg1_num\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840558800 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg1_num\[6\] 0 " "Pin \"out_Seg1_num\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840558800 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg2_num\[0\] 0 " "Pin \"out_Seg2_num\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840558800 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg2_num\[1\] 0 " "Pin \"out_Seg2_num\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840558800 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg2_num\[2\] 0 " "Pin \"out_Seg2_num\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840558800 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg2_num\[3\] 0 " "Pin \"out_Seg2_num\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840558800 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg2_num\[4\] 0 " "Pin \"out_Seg2_num\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840558800 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg2_num\[5\] 0 " "Pin \"out_Seg2_num\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840558800 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_Seg2_num\[6\] 0 " "Pin \"out_Seg2_num\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840558800 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uart_tx_out 0 " "Pin \"uart_tx_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1700840558800 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1700840558800 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700840558981 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700840559216 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700840559456 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700840559847 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/E_Xpj/E_Project/Quartus/CORDIC/output_files/CORDIC_top.fit.smsg " "Generated suppressed messages file E:/E_Xpj/E_Project/Quartus/CORDIC/output_files/CORDIC_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1700840560249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5861 " "Peak virtual memory: 5861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700840560848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 23:42:40 2023 " "Processing ended: Fri Nov 24 23:42:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700840560848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700840560848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700840560848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700840560848 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1700840561766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700840561766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 23:42:41 2023 " "Processing started: Fri Nov 24 23:42:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700840561766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1700840561766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CORDIC_top -c CORDIC_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CORDIC_top -c CORDIC_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1700840561767 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1700840562868 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1700840562920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700840563299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 23:42:43 2023 " "Processing ended: Fri Nov 24 23:42:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700840563299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700840563299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700840563299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1700840563299 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1700840563997 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1700840564517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700840564517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 23:42:44 2023 " "Processing started: Fri Nov 24 23:42:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700840564517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700840564517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CORDIC_top -c CORDIC_top " "Command: quartus_sta CORDIC_top -c CORDIC_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700840564518 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1700840564626 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1700840564821 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1700840564846 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1700840564846 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1700840565043 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CORDIC_top.sdc " "Synopsys Design Constraints File file not found: 'CORDIC_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1700840565121 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1700840565122 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1700840565130 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Input_block:u_Input_block_1\|temp_angle_to_show\[3\] Input_block:u_Input_block_1\|temp_angle_to_show\[3\] " "create_clock -period 1.000 -name Input_block:u_Input_block_1\|temp_angle_to_show\[3\] Input_block:u_Input_block_1\|temp_angle_to_show\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1700840565130 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1700840565130 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1700840565148 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1700840565158 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1700840565201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.768 " "Worst-case setup slack is -13.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700840565202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700840565202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.768     -8156.343 clk  " "  -13.768     -8156.343 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700840565202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.713       -14.934 Input_block:u_Input_block_1\|temp_angle_to_show\[3\]  " "   -2.713       -14.934 Input_block:u_Input_block_1\|temp_angle_to_show\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700840565202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1700840565202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.194 " "Worst-case hold slack is -3.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700840565219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700840565219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.194       -14.754 Input_block:u_Input_block_1\|temp_angle_to_show\[3\]  " "   -3.194       -14.754 Input_block:u_Input_block_1\|temp_angle_to_show\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700840565219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.708        -7.638 clk  " "   -1.708        -7.638 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700840565219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1700840565219 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1700840565226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1700840565228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700840565234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700840565234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423     -2156.478 clk  " "   -1.423     -2156.478 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700840565234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Input_block:u_Input_block_1\|temp_angle_to_show\[3\]  " "    0.500         0.000 Input_block:u_Input_block_1\|temp_angle_to_show\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700840565234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1700840565234 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1700840565383 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1700840565384 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1700840565492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.251 " "Worst-case setup slack is -5.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700840565494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700840565494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.251     -2810.145 clk  " "   -5.251     -2810.145 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700840565494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.733        -3.789 Input_block:u_Input_block_1\|temp_angle_to_show\[3\]  " "   -0.733        -3.789 Input_block:u_Input_block_1\|temp_angle_to_show\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700840565494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1700840565494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.705 " "Worst-case hold slack is -1.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700840565509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700840565509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.705        -8.165 Input_block:u_Input_block_1\|temp_angle_to_show\[3\]  " "   -1.705        -8.165 Input_block:u_Input_block_1\|temp_angle_to_show\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700840565509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.202       -10.916 clk  " "   -1.202       -10.916 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700840565509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1700840565509 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1700840565515 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1700840565519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.519 " "Worst-case minimum pulse width slack is -1.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700840565524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700840565524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.519     -2220.990 clk  " "   -1.519     -2220.990 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700840565524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Input_block:u_Input_block_1\|temp_angle_to_show\[3\]  " "    0.500         0.000 Input_block:u_Input_block_1\|temp_angle_to_show\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1700840565524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1700840565524 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1700840565650 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1700840565676 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1700840565679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700840565781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 23:42:45 2023 " "Processing ended: Fri Nov 24 23:42:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700840565781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700840565781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700840565781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700840565781 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700840566746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700840566746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 23:42:46 2023 " "Processing started: Fri Nov 24 23:42:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700840566746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700840566746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CORDIC_top -c CORDIC_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CORDIC_top -c CORDIC_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700840566746 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "CORDIC_top.vo\", \"CORDIC_top_fast.vo CORDIC_top_v.sdo CORDIC_top_v_fast.sdo E:/E_Xpj/E_Project/Quartus/CORDIC/simulation/modelsim/ simulation " "Generated files \"CORDIC_top.vo\", \"CORDIC_top_fast.vo\", \"CORDIC_top_v.sdo\" and \"CORDIC_top_v_fast.sdo\" in directory \"E:/E_Xpj/E_Project/Quartus/CORDIC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1700840568342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4568 " "Peak virtual memory: 4568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700840568421 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 23:42:48 2023 " "Processing ended: Fri Nov 24 23:42:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700840568421 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700840568421 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700840568421 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700840568421 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Quartus II Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700840569018 ""}
