<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2022.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="61" Path="/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="999d64b0cf6d441391dc568f6dcf6319"/>
    <Option Name="Part" Val="xc7z020clg400-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="SimulatorInstallDirModelSim" Val=""/>
    <Option Name="SimulatorInstallDirQuesta" Val=""/>
    <Option Name="SimulatorInstallDirXcelium" Val=""/>
    <Option Name="SimulatorInstallDirVCS" Val=""/>
    <Option Name="SimulatorInstallDirRiviera" Val=""/>
    <Option Name="SimulatorInstallDirActiveHdl" Val=""/>
    <Option Name="SimulatorGccInstallDirModelSim" Val=""/>
    <Option Name="SimulatorGccInstallDirQuesta" Val=""/>
    <Option Name="SimulatorGccInstallDirXcelium" Val=""/>
    <Option Name="SimulatorGccInstallDirVCS" Val=""/>
    <Option Name="SimulatorGccInstallDirRiviera" Val=""/>
    <Option Name="SimulatorGccInstallDirActiveHdl" Val=""/>
    <Option Name="SimulatorVersionXsim" Val="2022.2"/>
    <Option Name="SimulatorVersionModelSim" Val="2022.2"/>
    <Option Name="SimulatorVersionQuesta" Val="2022.2"/>
    <Option Name="SimulatorVersionXcelium" Val="21.09.009"/>
    <Option Name="SimulatorVersionVCS" Val="S-2021.09"/>
    <Option Name="SimulatorVersionRiviera" Val="2022.04"/>
    <Option Name="SimulatorVersionActiveHdl" Val="13.0"/>
    <Option Name="SimulatorGccVersionXsim" Val="6.2.0"/>
    <Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/>
    <Option Name="SimulatorGccVersionQuesta" Val="7.4.0"/>
    <Option Name="SimulatorGccVersionXcelium" Val="9.3.0"/>
    <Option Name="SimulatorGccVersionVCS" Val="9.2.0"/>
    <Option Name="SimulatorGccVersionRiviera" Val="9.3.0"/>
    <Option Name="SimulatorGccVersionActiveHdl" Val="9.3.0"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../finn-rtllib/memstream"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_0_nwarn1of"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_0_m4tsajpn"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_1_ce0phr1n"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_xb56_y14"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_2_md_geplu"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_3_d7gay76z"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_fegyvytd"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_4_z2phmwkt"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_0_4ucdkcbi/project_MVAU_hls_0/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_5_v0u59d5q"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_2eop8rfu"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_6_08mvw34m"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_0_9fxgdm82/project_StreamingMaxPool_hls_0/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_7_cc_qe40p"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_1_zfv65kux"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_8_i8h3cc93"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_exbgsvmw"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_9_g39pvxnr"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_93_d4s_i"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_10_v_an4hwg"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_uq_dcmmv"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_11_n9hqx_9q"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_1_4z9tob4g/project_MVAU_hls_1/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_12_3bg1zlmb"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_5_gxxih1y7"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_13_ysxez98f"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_1_5u5657md/project_StreamingMaxPool_hls_1/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_14_v1tc3b4o"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_2_l3u0ieyj"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_15_n066kz74"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_6_rmh661_y"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_16_tq29gxt1"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_zj9rsa76"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_17_0r5o755y"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_7_v8az255t"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_18_0p7kylb4"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_2_f4g_g298/project_MVAU_hls_2/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_19_3mz5jxq9"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_8_arjoxkaz"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_20_sjken06n"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_2_ma79cjy7/project_StreamingMaxPool_hls_2/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_21_fk_wu8kg"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_3_awquvonm"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_22_s1qyqruq"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_9_1ak4tvi0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_23_sar4u60w"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_kgxam4t7"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_24_t5ax6bpu"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_10_q6chrc9m"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_25_9iwrc41r"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_3_3x5e4_l0/project_MVAU_hls_3/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_26_i1thacc5"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_11_5g7eb0n5"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_27_a4j1sl04"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_3_t0395dtr/project_StreamingMaxPool_hls_3/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_28_68ew_70i"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_4_qwowe7as"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_29_movoptca"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_12_emcgwqz8"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_30_mbzs867v"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_bj9ztzhu"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_31_do5uzo8p"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_13_rcbhwr8r"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_32_9simff0k"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_4_bf8hvydk/project_MVAU_hls_4/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_33_wzqr9_0f"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_14_ujar58mh"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_34_v4q_8w0b"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_4_wjfji4l7/project_StreamingMaxPool_hls_4/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_35_rm7qjnsx"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_5_fe9ourd6"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_36_xnwbg58o"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_15_fh06umud"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_37_b9s3au7x"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_5_ojizvlo5"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_38_exe95kjt"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_16_jlddzc49"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_39_iobks8ch"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_5_z_abwm0r/project_MVAU_hls_5/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_40_o2rinf8o"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_17_uwet2jtm"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_41_bg5j4_on"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_6_0n5o4tx5"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_42_aei_pg0x"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_18_kdka0bt_"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_43_3nonuy78"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_6_ipt78yet"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_44_yw00fymr"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_19_cel8waiz"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_45_lh8rqd51"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_6_4xmley2e/project_MVAU_hls_6/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_46_j235m_9j"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_7_qsx_7bko/project_MVAU_hls_7/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_47__66qt0z7"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_20_liukhrfo"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_48_fbubumj8"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_7_kvaz2c7r"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_49_e1jambqq"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_21_sl6n7_rx"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_50_jo77qj81"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_7_hq9z6h4u"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_51_e16u9j59"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_22_wwx75tkg"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_52_8hap2ti2"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_8_qjw4u5wm/project_MVAU_hls_8/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_53_sp4htmnc"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_23_gct40ntx"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_54_ibdevfkj"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_55_e4uqv_9g"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_24_lxg2ci02"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_56_vg0dbjju"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_57_0043jb4s"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_9_h1cvomvf/project_MVAU_hls_9/sol1/impl/ip"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_58_jbd4u0e_"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPDefaultOutputPath" Val="$PGENDIR/sources_1"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="EnableResourceEstimation" Val="FALSE"/>
    <Option Name="SimCompileState" Val="TRUE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
    <Option Name="SimTypes" Val="bfm"/>
    <Option Name="SimTypes" Val="tlm"/>
    <Option Name="SimTypes" Val="tlm_dpi"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
    <Option Name="DcpsUptoDate" Val="TRUE"/>
    <Option Name="ClassicSocBoot" Val="FALSE"/>
    <Option Name="LocalIPRepoLeafDirName" Val="ip_repo"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_0_nwarn1of/Q_srl.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_0_nwarn1of/StreamingFIFO_rtl_0.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/axi2we.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/fmpadding.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/fmpadding_axi.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_0_m4tsajpn/FMPadding_rtl_0.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_1_ce0phr1n/StreamingFIFO_rtl_1.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_9_1ak4tvi0/dwc.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_9_1ak4tvi0/dwc_axi.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_xb56_y14/StreamingDataWidthConverter_rtl_0.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_2_md_geplu/StreamingFIFO_rtl_2.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_/swg_pkg.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_93_d4s_i/swg_pkg.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_zj9rsa76/swg_pkg.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_kgxam4t7/swg_pkg.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_bj9ztzhu/swg_pkg.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_5_ojizvlo5/swg_pkg.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_6_ipt78yet/swg_pkg.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_7_hq9z6h4u/swg_pkg.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/swg_pkg.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_/ConvolutionInputGenerator_rtl_0_impl.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/swg_common.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_/ConvolutionInputGenerator_rtl_0_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_3_d7gay76z/StreamingFIFO_rtl_3.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_fegyvytd/StreamingDataWidthConverter_rtl_1.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_4_z2phmwkt/StreamingFIFO_rtl_4.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_5_v0u59d5q/StreamingFIFO_rtl_5.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_2eop8rfu/StreamingDataWidthConverter_rtl_2.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_6_08mvw34m/StreamingFIFO_rtl_6.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_7_cc_qe40p/StreamingFIFO_rtl_7.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_1_zfv65kux/FMPadding_rtl_1.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_8_i8h3cc93/StreamingFIFO_rtl_8.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_exbgsvmw/StreamingDataWidthConverter_rtl_3.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_9_g39pvxnr/StreamingFIFO_rtl_9.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_93_d4s_i/ConvolutionInputGenerator_rtl_1_impl.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_93_d4s_i/ConvolutionInputGenerator_rtl_1_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_10_v_an4hwg/StreamingFIFO_rtl_10.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_uq_dcmmv/StreamingDataWidthConverter_rtl_4.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_11_n9hqx_9q/StreamingFIFO_rtl_11.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_12_3bg1zlmb/StreamingFIFO_rtl_12.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_5_gxxih1y7/StreamingDataWidthConverter_rtl_5.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_13_ysxez98f/StreamingFIFO_rtl_13.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_14_v1tc3b4o/StreamingFIFO_rtl_14.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_2_l3u0ieyj/FMPadding_rtl_2.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_15_n066kz74/StreamingFIFO_rtl_15.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_6_rmh661_y/StreamingDataWidthConverter_rtl_6.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_16_tq29gxt1/StreamingFIFO_rtl_16.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_zj9rsa76/ConvolutionInputGenerator_rtl_2_impl.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_zj9rsa76/ConvolutionInputGenerator_rtl_2_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_17_0r5o755y/StreamingFIFO_rtl_17.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_7_v8az255t/StreamingDataWidthConverter_rtl_7.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_18_0p7kylb4/StreamingFIFO_rtl_18.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_19_3mz5jxq9/StreamingFIFO_rtl_19.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_8_arjoxkaz/StreamingDataWidthConverter_rtl_8.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_20_sjken06n/StreamingFIFO_rtl_20.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_21_fk_wu8kg/StreamingFIFO_rtl_21.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_3_awquvonm/FMPadding_rtl_3.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_22_s1qyqruq/StreamingFIFO_rtl_22.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_9_1ak4tvi0/StreamingDataWidthConverter_rtl_9.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_23_sar4u60w/StreamingFIFO_rtl_23.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_kgxam4t7/ConvolutionInputGenerator_rtl_3_impl.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_kgxam4t7/ConvolutionInputGenerator_rtl_3_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_24_t5ax6bpu/StreamingFIFO_rtl_24.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_10_q6chrc9m/StreamingDataWidthConverter_rtl_10.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_25_9iwrc41r/StreamingFIFO_rtl_25.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_26_i1thacc5/StreamingFIFO_rtl_26.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_11_5g7eb0n5/StreamingDataWidthConverter_rtl_11.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_27_a4j1sl04/StreamingFIFO_rtl_27.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_28_68ew_70i/StreamingFIFO_rtl_28.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_4_qwowe7as/FMPadding_rtl_4.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_29_movoptca/StreamingFIFO_rtl_29.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_12_emcgwqz8/StreamingDataWidthConverter_rtl_12.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_30_mbzs867v/StreamingFIFO_rtl_30.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_bj9ztzhu/ConvolutionInputGenerator_rtl_4_impl.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_bj9ztzhu/ConvolutionInputGenerator_rtl_4_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_31_do5uzo8p/StreamingFIFO_rtl_31.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_13_rcbhwr8r/StreamingDataWidthConverter_rtl_13.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_32_9simff0k/StreamingFIFO_rtl_32.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_33_wzqr9_0f/StreamingFIFO_rtl_33.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_14_ujar58mh/StreamingDataWidthConverter_rtl_14.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_34_v4q_8w0b/StreamingFIFO_rtl_34.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_35_rm7qjnsx/StreamingFIFO_rtl_35.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_5_fe9ourd6/FMPadding_rtl_5.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_36_xnwbg58o/StreamingFIFO_rtl_36.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_15_fh06umud/StreamingDataWidthConverter_rtl_15.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_37_b9s3au7x/StreamingFIFO_rtl_37.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_5_ojizvlo5/ConvolutionInputGenerator_rtl_5_impl.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_5_ojizvlo5/ConvolutionInputGenerator_rtl_5_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_38_exe95kjt/StreamingFIFO_rtl_38.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_16_jlddzc49/StreamingDataWidthConverter_rtl_16.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_39_iobks8ch/StreamingFIFO_rtl_39.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_40_o2rinf8o/StreamingFIFO_rtl_40.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_17_uwet2jtm/StreamingDataWidthConverter_rtl_17.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_41_bg5j4_on/StreamingFIFO_rtl_41.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_6_0n5o4tx5/FMPadding_rtl_6.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_42_aei_pg0x/StreamingFIFO_rtl_42.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_18_kdka0bt_/StreamingDataWidthConverter_rtl_18.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_43_3nonuy78/StreamingFIFO_rtl_43.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_6_ipt78yet/ConvolutionInputGenerator_rtl_6_impl.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_6_ipt78yet/ConvolutionInputGenerator_rtl_6_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_44_yw00fymr/StreamingFIFO_rtl_44.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_19_cel8waiz/StreamingDataWidthConverter_rtl_19.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_45_lh8rqd51/StreamingFIFO_rtl_45.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_46_j235m_9j/StreamingFIFO_rtl_46.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_47__66qt0z7/StreamingFIFO_rtl_47.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_20_liukhrfo/StreamingDataWidthConverter_rtl_20.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_48_fbubumj8/StreamingFIFO_rtl_48.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_7_kvaz2c7r/FMPadding_rtl_7.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_49_e1jambqq/StreamingFIFO_rtl_49.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_21_sl6n7_rx/StreamingDataWidthConverter_rtl_21.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_50_jo77qj81/StreamingFIFO_rtl_50.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_7_hq9z6h4u/ConvolutionInputGenerator_rtl_7_impl.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_7_hq9z6h4u/ConvolutionInputGenerator_rtl_7_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_51_e16u9j59/StreamingFIFO_rtl_51.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_22_wwx75tkg/StreamingDataWidthConverter_rtl_22.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_52_8hap2ti2/StreamingFIFO_rtl_52.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_53_sp4htmnc/StreamingFIFO_rtl_53.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_23_gct40ntx/StreamingDataWidthConverter_rtl_23.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_54_ibdevfkj/StreamingFIFO_rtl_54.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_8_8h9771dh/FMPadding_rtl_8.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_55_e4uqv_9g/StreamingFIFO_rtl_55.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_24_lxg2ci02/StreamingDataWidthConverter_rtl_24.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_56_vg0dbjju/StreamingFIFO_rtl_56.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/ConvolutionInputGenerator_rtl_8_impl.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_8_gr3e9239/ConvolutionInputGenerator_rtl_8_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_57_0043jb4s/StreamingFIFO_rtl_57.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_58_jbd4u0e_/StreamingFIFO_rtl_58.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/finn_design/finn_design.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_hls_0_0/finn_design_MVAU_hls_0_0.xci">
          <Proxy FileSetName="finn_design_MVAU_hls_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_hls_0_wstrm_0/finn_design_MVAU_hls_0_wstrm_0.xci">
          <Proxy FileSetName="finn_design_MVAU_hls_0_wstrm_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_5_0/finn_design_StreamingFIFO_rtl_5_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_5_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_2_0/finn_design_StreamingDataWidthConverter_rtl_2_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_6_0/finn_design_StreamingFIFO_rtl_6_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_6_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingMaxPool_hls_0_0/finn_design_StreamingMaxPool_hls_0_0.xci">
          <Proxy FileSetName="finn_design_StreamingMaxPool_hls_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_7_0/finn_design_StreamingFIFO_rtl_7_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_7_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_FMPadding_rtl_1_0/finn_design_FMPadding_rtl_1_0.xci">
          <Proxy FileSetName="finn_design_FMPadding_rtl_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_8_0/finn_design_StreamingFIFO_rtl_8_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_8_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_3_0/finn_design_StreamingDataWidthConverter_rtl_3_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_9_0/finn_design_StreamingFIFO_rtl_9_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_9_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_ConvolutionInputGenerator_rtl_1_0/finn_design_ConvolutionInputGenerator_rtl_1_0.xci">
          <Proxy FileSetName="finn_design_ConvolutionInputGenerator_rtl_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_10_0/finn_design_StreamingFIFO_rtl_10_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_10_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_4_0/finn_design_StreamingDataWidthConverter_rtl_4_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_11_0/finn_design_StreamingFIFO_rtl_11_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_11_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_hls_1_0/finn_design_MVAU_hls_1_0.xci">
          <Proxy FileSetName="finn_design_MVAU_hls_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_hls_1_wstrm_0/finn_design_MVAU_hls_1_wstrm_0.xci">
          <Proxy FileSetName="finn_design_MVAU_hls_1_wstrm_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_12_0/finn_design_StreamingFIFO_rtl_12_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_12_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_5_0/finn_design_StreamingDataWidthConverter_rtl_5_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_5_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_13_0/finn_design_StreamingFIFO_rtl_13_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_13_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingMaxPool_hls_1_0/finn_design_StreamingMaxPool_hls_1_0.xci">
          <Proxy FileSetName="finn_design_StreamingMaxPool_hls_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_14_0/finn_design_StreamingFIFO_rtl_14_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_14_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_FMPadding_rtl_2_0/finn_design_FMPadding_rtl_2_0.xci">
          <Proxy FileSetName="finn_design_FMPadding_rtl_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_15_0/finn_design_StreamingFIFO_rtl_15_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_15_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_6_0/finn_design_StreamingDataWidthConverter_rtl_6_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_6_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_16_0/finn_design_StreamingFIFO_rtl_16_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_16_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_ConvolutionInputGenerator_rtl_2_0/finn_design_ConvolutionInputGenerator_rtl_2_0.xci">
          <Proxy FileSetName="finn_design_ConvolutionInputGenerator_rtl_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_17_0/finn_design_StreamingFIFO_rtl_17_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_17_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_7_0/finn_design_StreamingDataWidthConverter_rtl_7_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_7_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_18_0/finn_design_StreamingFIFO_rtl_18_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_18_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_hls_2_0/finn_design_MVAU_hls_2_0.xci">
          <Proxy FileSetName="finn_design_MVAU_hls_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_hls_2_wstrm_0/finn_design_MVAU_hls_2_wstrm_0.xci">
          <Proxy FileSetName="finn_design_MVAU_hls_2_wstrm_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_19_0/finn_design_StreamingFIFO_rtl_19_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_19_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_8_0/finn_design_StreamingDataWidthConverter_rtl_8_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_8_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_36_0/finn_design_StreamingFIFO_rtl_36_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_36_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_15_0/finn_design_StreamingDataWidthConverter_rtl_15_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_15_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_37_0/finn_design_StreamingFIFO_rtl_37_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_37_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_ConvolutionInputGenerator_rtl_5_0/finn_design_ConvolutionInputGenerator_rtl_5_0.xci">
          <Proxy FileSetName="finn_design_ConvolutionInputGenerator_rtl_5_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_38_0/finn_design_StreamingFIFO_rtl_38_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_38_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_16_0/finn_design_StreamingDataWidthConverter_rtl_16_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_16_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_39_0/finn_design_StreamingFIFO_rtl_39_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_39_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_hls_5_0/finn_design_MVAU_hls_5_0.xci">
          <Proxy FileSetName="finn_design_MVAU_hls_5_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_hls_5_wstrm_0/finn_design_MVAU_hls_5_wstrm_0.xci">
          <Proxy FileSetName="finn_design_MVAU_hls_5_wstrm_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_40_0/finn_design_StreamingFIFO_rtl_40_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_40_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_17_0/finn_design_StreamingDataWidthConverter_rtl_17_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_17_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_41_0/finn_design_StreamingFIFO_rtl_41_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_41_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_FMPadding_rtl_6_0/finn_design_FMPadding_rtl_6_0.xci">
          <Proxy FileSetName="finn_design_FMPadding_rtl_6_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_42_0/finn_design_StreamingFIFO_rtl_42_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_42_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_18_0/finn_design_StreamingDataWidthConverter_rtl_18_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_18_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_43_0/finn_design_StreamingFIFO_rtl_43_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_43_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_ConvolutionInputGenerator_rtl_6_0/finn_design_ConvolutionInputGenerator_rtl_6_0.xci">
          <Proxy FileSetName="finn_design_ConvolutionInputGenerator_rtl_6_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_44_0/finn_design_StreamingFIFO_rtl_44_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_44_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_19_0/finn_design_StreamingDataWidthConverter_rtl_19_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_19_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_45_0/finn_design_StreamingFIFO_rtl_45_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_45_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_hls_6_0/finn_design_MVAU_hls_6_0.xci">
          <Proxy FileSetName="finn_design_MVAU_hls_6_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_hls_6_wstrm_0/finn_design_MVAU_hls_6_wstrm_0.xci">
          <Proxy FileSetName="finn_design_MVAU_hls_6_wstrm_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_46_0/finn_design_StreamingFIFO_rtl_46_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_46_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_hls_7_0/finn_design_MVAU_hls_7_0.xci">
          <Proxy FileSetName="finn_design_MVAU_hls_7_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_hls_7_wstrm_0/finn_design_MVAU_hls_7_wstrm_0.xci">
          <Proxy FileSetName="finn_design_MVAU_hls_7_wstrm_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_47_0/finn_design_StreamingFIFO_rtl_47_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_47_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_20_0/finn_design_StreamingDataWidthConverter_rtl_20_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_20_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_48_0/finn_design_StreamingFIFO_rtl_48_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_48_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_FMPadding_rtl_7_0/finn_design_FMPadding_rtl_7_0.xci">
          <Proxy FileSetName="finn_design_FMPadding_rtl_7_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_49_0/finn_design_StreamingFIFO_rtl_49_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_49_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_21_0/finn_design_StreamingDataWidthConverter_rtl_21_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_21_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_50_0/finn_design_StreamingFIFO_rtl_50_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_50_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_ConvolutionInputGenerator_rtl_7_0/finn_design_ConvolutionInputGenerator_rtl_7_0.xci">
          <Proxy FileSetName="finn_design_ConvolutionInputGenerator_rtl_7_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_51_0/finn_design_StreamingFIFO_rtl_51_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_51_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_20_0/finn_design_StreamingFIFO_rtl_20_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_20_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingMaxPool_hls_2_0/finn_design_StreamingMaxPool_hls_2_0.xci">
          <Proxy FileSetName="finn_design_StreamingMaxPool_hls_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_21_0/finn_design_StreamingFIFO_rtl_21_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_21_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_FMPadding_rtl_3_0/finn_design_FMPadding_rtl_3_0.xci">
          <Proxy FileSetName="finn_design_FMPadding_rtl_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_22_0/finn_design_StreamingFIFO_rtl_22_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_22_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_9_0/finn_design_StreamingDataWidthConverter_rtl_9_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_9_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_23_0/finn_design_StreamingFIFO_rtl_23_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_23_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_ConvolutionInputGenerator_rtl_3_0/finn_design_ConvolutionInputGenerator_rtl_3_0.xci">
          <Proxy FileSetName="finn_design_ConvolutionInputGenerator_rtl_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_24_0/finn_design_StreamingFIFO_rtl_24_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_24_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_10_0/finn_design_StreamingDataWidthConverter_rtl_10_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_10_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_25_0/finn_design_StreamingFIFO_rtl_25_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_25_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_hls_3_0/finn_design_MVAU_hls_3_0.xci">
          <Proxy FileSetName="finn_design_MVAU_hls_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_hls_3_wstrm_0/finn_design_MVAU_hls_3_wstrm_0.xci">
          <Proxy FileSetName="finn_design_MVAU_hls_3_wstrm_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_26_0/finn_design_StreamingFIFO_rtl_26_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_26_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_11_0/finn_design_StreamingDataWidthConverter_rtl_11_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_11_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_27_0/finn_design_StreamingFIFO_rtl_27_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_27_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingMaxPool_hls_3_0/finn_design_StreamingMaxPool_hls_3_0.xci">
          <Proxy FileSetName="finn_design_StreamingMaxPool_hls_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_28_0/finn_design_StreamingFIFO_rtl_28_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_28_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_FMPadding_rtl_4_0/finn_design_FMPadding_rtl_4_0.xci">
          <Proxy FileSetName="finn_design_FMPadding_rtl_4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_29_0/finn_design_StreamingFIFO_rtl_29_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_29_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_12_0/finn_design_StreamingDataWidthConverter_rtl_12_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_12_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_30_0/finn_design_StreamingFIFO_rtl_30_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_30_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_ConvolutionInputGenerator_rtl_4_0/finn_design_ConvolutionInputGenerator_rtl_4_0.xci">
          <Proxy FileSetName="finn_design_ConvolutionInputGenerator_rtl_4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_31_0/finn_design_StreamingFIFO_rtl_31_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_31_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_13_0/finn_design_StreamingDataWidthConverter_rtl_13_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_13_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_32_0/finn_design_StreamingFIFO_rtl_32_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_32_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_hls_4_0/finn_design_MVAU_hls_4_0.xci">
          <Proxy FileSetName="finn_design_MVAU_hls_4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_hls_4_wstrm_0/finn_design_MVAU_hls_4_wstrm_0.xci">
          <Proxy FileSetName="finn_design_MVAU_hls_4_wstrm_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_33_0/finn_design_StreamingFIFO_rtl_33_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_33_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_14_0/finn_design_StreamingDataWidthConverter_rtl_14_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_14_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_34_0/finn_design_StreamingFIFO_rtl_34_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_34_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingMaxPool_hls_4_0/finn_design_StreamingMaxPool_hls_4_0.xci">
          <Proxy FileSetName="finn_design_StreamingMaxPool_hls_4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_35_0/finn_design_StreamingFIFO_rtl_35_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_35_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_FMPadding_rtl_5_0/finn_design_FMPadding_rtl_5_0.xci">
          <Proxy FileSetName="finn_design_FMPadding_rtl_5_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_0_0/finn_design_StreamingFIFO_rtl_0_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_ConvolutionInputGenerator_rtl_0_0/finn_design_ConvolutionInputGenerator_rtl_0_0.xci">
          <Proxy FileSetName="finn_design_ConvolutionInputGenerator_rtl_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_4_0/finn_design_StreamingFIFO_rtl_4_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_FMPadding_rtl_0_0/finn_design_FMPadding_rtl_0_0.xci">
          <Proxy FileSetName="finn_design_FMPadding_rtl_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_1_0/finn_design_StreamingFIFO_rtl_1_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_2_0/finn_design_StreamingFIFO_rtl_2_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_0_0/finn_design_StreamingDataWidthConverter_rtl_0_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_1_0/finn_design_StreamingDataWidthConverter_rtl_1_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_3_0/finn_design_StreamingFIFO_rtl_3_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_22_0/finn_design_StreamingDataWidthConverter_rtl_22_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_22_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_52_0/finn_design_StreamingFIFO_rtl_52_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_52_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_hls_8_0/finn_design_MVAU_hls_8_0.xci">
          <Proxy FileSetName="finn_design_MVAU_hls_8_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_hls_8_wstrm_0/finn_design_MVAU_hls_8_wstrm_0.xci">
          <Proxy FileSetName="finn_design_MVAU_hls_8_wstrm_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_53_0/finn_design_StreamingFIFO_rtl_53_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_53_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_23_0/finn_design_StreamingDataWidthConverter_rtl_23_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_23_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_54_0/finn_design_StreamingFIFO_rtl_54_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_54_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_FMPadding_rtl_8_0/finn_design_FMPadding_rtl_8_0.xci">
          <Proxy FileSetName="finn_design_FMPadding_rtl_8_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_55_0/finn_design_StreamingFIFO_rtl_55_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_55_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingDataWidthConverter_rtl_24_0/finn_design_StreamingDataWidthConverter_rtl_24_0.xci">
          <Proxy FileSetName="finn_design_StreamingDataWidthConverter_rtl_24_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_56_0/finn_design_StreamingFIFO_rtl_56_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_56_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_ConvolutionInputGenerator_rtl_8_0/finn_design_ConvolutionInputGenerator_rtl_8_0.xci">
          <Proxy FileSetName="finn_design_ConvolutionInputGenerator_rtl_8_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_57_0/finn_design_StreamingFIFO_rtl_57_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_57_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_hls_9_0/finn_design_MVAU_hls_9_0.xci">
          <Proxy FileSetName="finn_design_MVAU_hls_9_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_MVAU_hls_9_wstrm_0/finn_design_MVAU_hls_9_wstrm_0.xci">
          <Proxy FileSetName="finn_design_MVAU_hls_9_wstrm_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="finn_design.bd" FileRelPathName="ip/finn_design_StreamingFIFO_rtl_58_0/finn_design_StreamingFIFO_rtl_58_0.xci">
          <Proxy FileSetName="finn_design_StreamingFIFO_rtl_58_0"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PGENDIR/sources_1/bd/finn_design/hdl/finn_design_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_0_m4tsajpn/fmpadding_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_0_m4tsajpn/fmpadding.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_0_m4tsajpn/axi2we.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_1_ce0phr1n/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_xb56_y14/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_xb56_y14/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_2_md_geplu/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_/swg_common.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_3_d7gay76z/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_fegyvytd/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_fegyvytd/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_4_z2phmwkt/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_5_v0u59d5q/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_2eop8rfu/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_2eop8rfu/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_6_08mvw34m/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_7_cc_qe40p/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_1_zfv65kux/fmpadding_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_1_zfv65kux/fmpadding.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_1_zfv65kux/axi2we.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_8_i8h3cc93/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_exbgsvmw/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_exbgsvmw/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_9_g39pvxnr/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_93_d4s_i/swg_common.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_10_v_an4hwg/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_uq_dcmmv/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_uq_dcmmv/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_11_n9hqx_9q/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_12_3bg1zlmb/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_5_gxxih1y7/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_5_gxxih1y7/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_13_ysxez98f/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_14_v1tc3b4o/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_2_l3u0ieyj/fmpadding_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_2_l3u0ieyj/fmpadding.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_2_l3u0ieyj/axi2we.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_15_n066kz74/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_6_rmh661_y/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_6_rmh661_y/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_16_tq29gxt1/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_zj9rsa76/swg_common.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_17_0r5o755y/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_7_v8az255t/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_7_v8az255t/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_18_0p7kylb4/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_19_3mz5jxq9/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_8_arjoxkaz/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_8_arjoxkaz/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_20_sjken06n/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_21_fk_wu8kg/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_3_awquvonm/fmpadding_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_3_awquvonm/fmpadding.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_3_awquvonm/axi2we.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_22_s1qyqruq/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_23_sar4u60w/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_kgxam4t7/swg_common.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_24_t5ax6bpu/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_10_q6chrc9m/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_10_q6chrc9m/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_25_9iwrc41r/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_26_i1thacc5/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_11_5g7eb0n5/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_11_5g7eb0n5/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_27_a4j1sl04/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_28_68ew_70i/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_4_qwowe7as/fmpadding_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_4_qwowe7as/fmpadding.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_4_qwowe7as/axi2we.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_29_movoptca/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_12_emcgwqz8/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_12_emcgwqz8/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_30_mbzs867v/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_bj9ztzhu/swg_common.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_31_do5uzo8p/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_13_rcbhwr8r/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_13_rcbhwr8r/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_32_9simff0k/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_33_wzqr9_0f/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_14_ujar58mh/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_14_ujar58mh/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_34_v4q_8w0b/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_35_rm7qjnsx/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_5_fe9ourd6/fmpadding_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_5_fe9ourd6/fmpadding.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_5_fe9ourd6/axi2we.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_36_xnwbg58o/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_15_fh06umud/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_15_fh06umud/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_37_b9s3au7x/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_5_ojizvlo5/swg_common.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_38_exe95kjt/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_16_jlddzc49/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_16_jlddzc49/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_39_iobks8ch/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_40_o2rinf8o/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_17_uwet2jtm/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_17_uwet2jtm/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_41_bg5j4_on/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_6_0n5o4tx5/fmpadding_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_6_0n5o4tx5/fmpadding.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_6_0n5o4tx5/axi2we.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_42_aei_pg0x/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_18_kdka0bt_/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_18_kdka0bt_/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_43_3nonuy78/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_6_ipt78yet/swg_common.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_44_yw00fymr/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_19_cel8waiz/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_19_cel8waiz/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_45_lh8rqd51/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_46_j235m_9j/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_47__66qt0z7/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_20_liukhrfo/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_20_liukhrfo/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_48_fbubumj8/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_7_kvaz2c7r/fmpadding_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_7_kvaz2c7r/fmpadding.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_7_kvaz2c7r/axi2we.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_49_e1jambqq/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_21_sl6n7_rx/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_21_sl6n7_rx/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_50_jo77qj81/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_7_hq9z6h4u/swg_common.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_51_e16u9j59/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_22_wwx75tkg/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_22_wwx75tkg/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_52_8hap2ti2/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_53_sp4htmnc/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_23_gct40ntx/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_23_gct40ntx/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_54_ibdevfkj/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_55_e4uqv_9g/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_24_lxg2ci02/dwc_axi.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_24_lxg2ci02/dwc.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_56_vg0dbjju/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_57_0043jb4s/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_58_jbd4u0e_/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../src_ips/component.xml">
        <FileInfo SFType="IPXACT"/>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="finn_design_wrapper"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
      <Filter Type="Constrs"/>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1" RelGenDir="$PGENDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="ConvolutionInputGenerator_rtl_0"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopRTLFile" Val="$PPRDIR/../../../../../../../tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_/ConvolutionInputGenerator_rtl_0_wrapper.v"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SelectedSimModel" Val="rtl"/>
        <Option Name="PamDesignTestbench" Val=""/>
        <Option Name="PamDutBypassFile" Val="xil_dut_bypass"/>
        <Option Name="PamSignalDriverFile" Val="xil_bypass_driver"/>
        <Option Name="PamPseudoTop" Val="pseudo_tb"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
      <Filter Type="Utils"/>
      <Config>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_hls_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_hls_0_0" RelGenDir="$PGENDIR/finn_design_MVAU_hls_0_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_hls_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_hls_0_wstrm_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_hls_0_wstrm_0" RelGenDir="$PGENDIR/finn_design_MVAU_hls_0_wstrm_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_hls_0_wstrm_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_5_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_5_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_5_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_5_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_2_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_2_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_6_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_6_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_6_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_6_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingMaxPool_hls_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingMaxPool_hls_0_0" RelGenDir="$PGENDIR/finn_design_StreamingMaxPool_hls_0_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingMaxPool_hls_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_7_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_7_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_7_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_7_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_FMPadding_rtl_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_FMPadding_rtl_1_0" RelGenDir="$PGENDIR/finn_design_FMPadding_rtl_1_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_FMPadding_rtl_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_8_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_8_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_8_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_8_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_3_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_3_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_9_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_9_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_9_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_9_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_ConvolutionInputGenerator_rtl_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_ConvolutionInputGenerator_rtl_1_0" RelGenDir="$PGENDIR/finn_design_ConvolutionInputGenerator_rtl_1_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_ConvolutionInputGenerator_rtl_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_10_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_10_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_10_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_10_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_4_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_4_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_11_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_11_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_11_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_11_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_hls_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_hls_1_0" RelGenDir="$PGENDIR/finn_design_MVAU_hls_1_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_hls_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_hls_1_wstrm_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_hls_1_wstrm_0" RelGenDir="$PGENDIR/finn_design_MVAU_hls_1_wstrm_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_hls_1_wstrm_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_12_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_12_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_12_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_12_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_5_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_5_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_5_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_5_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_13_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_13_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_13_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_13_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingMaxPool_hls_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingMaxPool_hls_1_0" RelGenDir="$PGENDIR/finn_design_StreamingMaxPool_hls_1_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingMaxPool_hls_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_14_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_14_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_14_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_14_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_FMPadding_rtl_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_FMPadding_rtl_2_0" RelGenDir="$PGENDIR/finn_design_FMPadding_rtl_2_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_FMPadding_rtl_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_15_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_15_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_15_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_15_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_6_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_6_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_6_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_6_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_16_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_16_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_16_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_16_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_ConvolutionInputGenerator_rtl_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_ConvolutionInputGenerator_rtl_2_0" RelGenDir="$PGENDIR/finn_design_ConvolutionInputGenerator_rtl_2_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_ConvolutionInputGenerator_rtl_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_17_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_17_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_17_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_17_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_7_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_7_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_7_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_7_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_18_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_18_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_18_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_18_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_hls_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_hls_2_0" RelGenDir="$PGENDIR/finn_design_MVAU_hls_2_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_hls_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_hls_2_wstrm_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_hls_2_wstrm_0" RelGenDir="$PGENDIR/finn_design_MVAU_hls_2_wstrm_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_hls_2_wstrm_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_19_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_19_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_19_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_19_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_8_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_8_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_8_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_8_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_36_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_36_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_36_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_36_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_15_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_15_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_15_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_15_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_37_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_37_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_37_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_37_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_ConvolutionInputGenerator_rtl_5_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_ConvolutionInputGenerator_rtl_5_0" RelGenDir="$PGENDIR/finn_design_ConvolutionInputGenerator_rtl_5_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_ConvolutionInputGenerator_rtl_5_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_38_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_38_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_38_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_38_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_16_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_16_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_16_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_16_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_39_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_39_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_39_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_39_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_hls_5_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_hls_5_0" RelGenDir="$PGENDIR/finn_design_MVAU_hls_5_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_hls_5_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_hls_5_wstrm_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_hls_5_wstrm_0" RelGenDir="$PGENDIR/finn_design_MVAU_hls_5_wstrm_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_hls_5_wstrm_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_40_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_40_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_40_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_40_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_17_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_17_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_17_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_17_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_41_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_41_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_41_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_41_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_FMPadding_rtl_6_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_FMPadding_rtl_6_0" RelGenDir="$PGENDIR/finn_design_FMPadding_rtl_6_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_FMPadding_rtl_6_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_42_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_42_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_42_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_42_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_18_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_18_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_18_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_18_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_43_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_43_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_43_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_43_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_ConvolutionInputGenerator_rtl_6_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_ConvolutionInputGenerator_rtl_6_0" RelGenDir="$PGENDIR/finn_design_ConvolutionInputGenerator_rtl_6_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_ConvolutionInputGenerator_rtl_6_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_44_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_44_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_44_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_44_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_19_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_19_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_19_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_19_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_45_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_45_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_45_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_45_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_hls_6_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_hls_6_0" RelGenDir="$PGENDIR/finn_design_MVAU_hls_6_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_hls_6_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_hls_6_wstrm_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_hls_6_wstrm_0" RelGenDir="$PGENDIR/finn_design_MVAU_hls_6_wstrm_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_hls_6_wstrm_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_46_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_46_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_46_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_46_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_hls_7_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_hls_7_0" RelGenDir="$PGENDIR/finn_design_MVAU_hls_7_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_hls_7_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_hls_7_wstrm_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_hls_7_wstrm_0" RelGenDir="$PGENDIR/finn_design_MVAU_hls_7_wstrm_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_hls_7_wstrm_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_47_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_47_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_47_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_47_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_20_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_20_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_20_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_20_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_48_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_48_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_48_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_48_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_FMPadding_rtl_7_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_FMPadding_rtl_7_0" RelGenDir="$PGENDIR/finn_design_FMPadding_rtl_7_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_FMPadding_rtl_7_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_49_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_49_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_49_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_49_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_21_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_21_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_21_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_21_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_50_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_50_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_50_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_50_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_ConvolutionInputGenerator_rtl_7_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_ConvolutionInputGenerator_rtl_7_0" RelGenDir="$PGENDIR/finn_design_ConvolutionInputGenerator_rtl_7_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_ConvolutionInputGenerator_rtl_7_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_51_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_51_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_51_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_51_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_20_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_20_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_20_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_20_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingMaxPool_hls_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingMaxPool_hls_2_0" RelGenDir="$PGENDIR/finn_design_StreamingMaxPool_hls_2_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingMaxPool_hls_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_21_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_21_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_21_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_21_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_FMPadding_rtl_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_FMPadding_rtl_3_0" RelGenDir="$PGENDIR/finn_design_FMPadding_rtl_3_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_FMPadding_rtl_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_22_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_22_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_22_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_22_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_9_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_9_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_9_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_9_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_23_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_23_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_23_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_23_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_ConvolutionInputGenerator_rtl_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_ConvolutionInputGenerator_rtl_3_0" RelGenDir="$PGENDIR/finn_design_ConvolutionInputGenerator_rtl_3_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_ConvolutionInputGenerator_rtl_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_24_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_24_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_24_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_24_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_10_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_10_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_10_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_10_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_25_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_25_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_25_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_25_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_hls_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_hls_3_0" RelGenDir="$PGENDIR/finn_design_MVAU_hls_3_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_hls_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_hls_3_wstrm_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_hls_3_wstrm_0" RelGenDir="$PGENDIR/finn_design_MVAU_hls_3_wstrm_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_hls_3_wstrm_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_26_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_26_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_26_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_26_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_11_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_11_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_11_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_11_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_27_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_27_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_27_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_27_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingMaxPool_hls_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingMaxPool_hls_3_0" RelGenDir="$PGENDIR/finn_design_StreamingMaxPool_hls_3_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingMaxPool_hls_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_28_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_28_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_28_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_28_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_FMPadding_rtl_4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_FMPadding_rtl_4_0" RelGenDir="$PGENDIR/finn_design_FMPadding_rtl_4_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_FMPadding_rtl_4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_29_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_29_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_29_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_29_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_12_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_12_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_12_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_12_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_30_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_30_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_30_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_30_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_ConvolutionInputGenerator_rtl_4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_ConvolutionInputGenerator_rtl_4_0" RelGenDir="$PGENDIR/finn_design_ConvolutionInputGenerator_rtl_4_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_ConvolutionInputGenerator_rtl_4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_31_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_31_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_31_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_31_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_13_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_13_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_13_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_13_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_32_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_32_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_32_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_32_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_hls_4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_hls_4_0" RelGenDir="$PGENDIR/finn_design_MVAU_hls_4_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_hls_4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_hls_4_wstrm_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_hls_4_wstrm_0" RelGenDir="$PGENDIR/finn_design_MVAU_hls_4_wstrm_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_hls_4_wstrm_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_33_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_33_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_33_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_33_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_14_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_14_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_14_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_14_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_34_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_34_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_34_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_34_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingMaxPool_hls_4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingMaxPool_hls_4_0" RelGenDir="$PGENDIR/finn_design_StreamingMaxPool_hls_4_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingMaxPool_hls_4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_35_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_35_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_35_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_35_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_FMPadding_rtl_5_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_FMPadding_rtl_5_0" RelGenDir="$PGENDIR/finn_design_FMPadding_rtl_5_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_FMPadding_rtl_5_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_0_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_0_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_ConvolutionInputGenerator_rtl_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_ConvolutionInputGenerator_rtl_0_0" RelGenDir="$PGENDIR/finn_design_ConvolutionInputGenerator_rtl_0_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_ConvolutionInputGenerator_rtl_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_4_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_4_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_FMPadding_rtl_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_FMPadding_rtl_0_0" RelGenDir="$PGENDIR/finn_design_FMPadding_rtl_0_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_FMPadding_rtl_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_1_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_1_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_2_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_2_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_0_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_0_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_1_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_1_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_3_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_3_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_22_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_22_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_22_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_22_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_52_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_52_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_52_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_52_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_hls_8_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_hls_8_0" RelGenDir="$PGENDIR/finn_design_MVAU_hls_8_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_hls_8_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_hls_8_wstrm_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_hls_8_wstrm_0" RelGenDir="$PGENDIR/finn_design_MVAU_hls_8_wstrm_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_hls_8_wstrm_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_53_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_53_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_53_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_53_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_23_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_23_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_23_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_23_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_54_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_54_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_54_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_54_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_FMPadding_rtl_8_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_FMPadding_rtl_8_0" RelGenDir="$PGENDIR/finn_design_FMPadding_rtl_8_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_FMPadding_rtl_8_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_55_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_55_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_55_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_55_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingDataWidthConverter_rtl_24_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingDataWidthConverter_rtl_24_0" RelGenDir="$PGENDIR/finn_design_StreamingDataWidthConverter_rtl_24_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingDataWidthConverter_rtl_24_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_56_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_56_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_56_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_56_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_ConvolutionInputGenerator_rtl_8_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_ConvolutionInputGenerator_rtl_8_0" RelGenDir="$PGENDIR/finn_design_ConvolutionInputGenerator_rtl_8_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_ConvolutionInputGenerator_rtl_8_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_57_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_57_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_57_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_57_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_hls_9_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_hls_9_0" RelGenDir="$PGENDIR/finn_design_MVAU_hls_9_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_hls_9_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_MVAU_hls_9_wstrm_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_MVAU_hls_9_wstrm_0" RelGenDir="$PGENDIR/finn_design_MVAU_hls_9_wstrm_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_MVAU_hls_9_wstrm_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="finn_design_StreamingFIFO_rtl_58_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/finn_design_StreamingFIFO_rtl_58_0" RelGenDir="$PGENDIR/finn_design_StreamingFIFO_rtl_58_0">
      <Config>
        <Option Name="TopModule" Val="finn_design_StreamingFIFO_rtl_58_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Xcelium">
      <Option Name="Description" Val="Xcelium Parallel Simulator"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="19">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg400-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_0_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_hls_0_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_hls_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_0_wstrm_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_hls_0_wstrm_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_0_wstrm_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_hls_0_wstrm_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_0_wstrm_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_0_wstrm_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_5_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_5_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_5_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_5_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_5_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_5_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_2_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_2_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_6_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_6_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_6_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_6_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_6_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_6_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingMaxPool_hls_0_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingMaxPool_hls_0_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingMaxPool_hls_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingMaxPool_hls_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_7_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_7_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_7_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_7_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_7_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_7_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_1_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_FMPadding_rtl_1_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_FMPadding_rtl_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_FMPadding_rtl_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_8_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_8_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_8_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_8_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_8_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_8_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_3_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_3_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_3_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_3_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_3_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_9_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_9_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_9_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_9_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_9_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_9_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_1_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_ConvolutionInputGenerator_rtl_1_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_ConvolutionInputGenerator_rtl_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_10_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_10_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_10_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_10_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_10_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_10_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_4_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_4_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_4_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_4_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_4_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_11_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_11_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_11_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_11_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_11_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_11_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_1_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_hls_1_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_hls_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_1_wstrm_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_hls_1_wstrm_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_1_wstrm_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_hls_1_wstrm_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_1_wstrm_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_1_wstrm_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_12_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_12_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_12_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_12_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_12_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_12_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_5_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_5_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_5_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_5_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_5_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_5_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_13_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_13_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_13_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_13_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_13_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_13_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingMaxPool_hls_1_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingMaxPool_hls_1_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingMaxPool_hls_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingMaxPool_hls_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_14_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_14_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_14_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_14_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_14_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_14_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_2_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_FMPadding_rtl_2_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_FMPadding_rtl_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_FMPadding_rtl_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_15_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_15_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_15_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_15_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_15_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_15_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_6_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_6_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_6_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_6_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_6_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_6_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_16_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_16_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_16_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_16_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_16_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_16_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_2_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_ConvolutionInputGenerator_rtl_2_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_ConvolutionInputGenerator_rtl_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_17_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_17_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_17_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_17_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_17_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_17_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_7_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_7_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_7_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_7_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_7_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_7_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_18_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_18_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_18_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_18_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_18_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_18_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_2_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_hls_2_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_hls_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_2_wstrm_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_hls_2_wstrm_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_2_wstrm_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_hls_2_wstrm_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_2_wstrm_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_2_wstrm_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_19_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_19_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_19_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_19_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_19_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_19_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_8_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_8_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_8_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_8_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_8_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_8_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_36_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_36_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_36_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_36_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_36_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_36_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_15_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_15_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_15_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_15_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_15_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_15_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_37_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_37_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_37_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_37_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_37_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_37_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_5_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_ConvolutionInputGenerator_rtl_5_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_5_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_ConvolutionInputGenerator_rtl_5_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_5_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_5_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_38_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_38_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_38_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_38_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_38_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_38_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_16_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_16_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_16_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_16_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_16_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_16_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_39_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_39_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_39_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_39_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_39_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_39_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_5_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_hls_5_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_5_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_hls_5_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_5_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_5_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_5_wstrm_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_hls_5_wstrm_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_5_wstrm_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_hls_5_wstrm_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_5_wstrm_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_5_wstrm_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_40_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_40_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_40_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_40_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_40_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_40_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_17_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_17_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_17_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_17_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_17_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_17_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_41_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_41_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_41_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_41_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_41_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_41_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_6_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_FMPadding_rtl_6_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_FMPadding_rtl_6_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_FMPadding_rtl_6_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_6_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_6_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_42_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_42_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_42_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_42_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_42_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_42_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_18_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_18_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_18_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_18_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_18_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_18_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_43_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_43_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_43_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_43_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_43_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_43_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_6_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_ConvolutionInputGenerator_rtl_6_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_6_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_ConvolutionInputGenerator_rtl_6_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_6_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_6_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_44_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_44_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_44_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_44_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_44_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_44_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_19_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_19_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_19_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_19_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_19_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_19_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_45_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_45_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_45_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_45_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_45_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_45_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_6_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_hls_6_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_6_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_hls_6_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_6_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_6_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_6_wstrm_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_hls_6_wstrm_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_6_wstrm_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_hls_6_wstrm_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_6_wstrm_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_6_wstrm_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_46_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_46_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_46_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_46_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_46_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_46_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_7_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_hls_7_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_7_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_hls_7_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_7_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_7_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_7_wstrm_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_hls_7_wstrm_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_7_wstrm_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_hls_7_wstrm_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_7_wstrm_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_7_wstrm_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_47_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_47_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_47_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_47_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_47_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_47_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_20_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_20_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_20_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_20_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_20_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_20_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_48_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_48_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_48_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_48_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_48_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_48_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_7_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_FMPadding_rtl_7_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_FMPadding_rtl_7_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_FMPadding_rtl_7_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_7_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_7_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_49_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_49_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_49_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_49_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_49_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_49_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_21_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_21_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_21_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_21_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_21_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_21_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_50_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_50_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_50_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_50_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_50_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_50_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_7_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_ConvolutionInputGenerator_rtl_7_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_7_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_ConvolutionInputGenerator_rtl_7_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_7_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_7_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_51_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_51_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_51_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_51_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_51_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_51_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_20_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_20_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_20_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_20_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_20_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_20_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingMaxPool_hls_2_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingMaxPool_hls_2_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingMaxPool_hls_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingMaxPool_hls_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_21_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_21_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_21_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_21_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_21_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_21_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_3_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_FMPadding_rtl_3_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_FMPadding_rtl_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_FMPadding_rtl_3_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_3_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_3_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_22_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_22_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_22_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_22_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_22_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_22_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_9_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_9_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_9_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_9_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_9_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_9_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_23_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_23_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_23_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_23_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_23_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_23_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_3_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_ConvolutionInputGenerator_rtl_3_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_ConvolutionInputGenerator_rtl_3_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_3_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_3_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_24_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_24_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_24_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_24_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_24_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_24_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_10_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_10_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_10_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_10_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_10_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_10_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_25_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_25_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_25_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_25_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_25_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_25_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_3_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_hls_3_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_hls_3_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_3_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_3_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_3_wstrm_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_hls_3_wstrm_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_3_wstrm_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_hls_3_wstrm_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_3_wstrm_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_3_wstrm_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_26_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_26_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_26_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_26_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_26_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_26_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_11_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_11_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_11_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_11_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_11_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_11_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_27_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_27_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_27_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_27_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_27_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_27_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingMaxPool_hls_3_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingMaxPool_hls_3_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingMaxPool_hls_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingMaxPool_hls_3_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_3_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_3_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_28_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_28_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_28_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_28_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_28_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_28_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_4_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_FMPadding_rtl_4_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_FMPadding_rtl_4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_FMPadding_rtl_4_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_4_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_4_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_29_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_29_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_29_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_29_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_29_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_29_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_12_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_12_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_12_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_12_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_12_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_12_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_30_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_30_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_30_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_30_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_30_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_30_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_4_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_ConvolutionInputGenerator_rtl_4_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_ConvolutionInputGenerator_rtl_4_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_4_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_4_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_31_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_31_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_31_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_31_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_31_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_31_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_13_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_13_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_13_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_13_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_13_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_13_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_32_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_32_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_32_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_32_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_32_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_32_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_4_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_hls_4_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_hls_4_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_4_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_4_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_4_wstrm_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_hls_4_wstrm_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_4_wstrm_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_hls_4_wstrm_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_4_wstrm_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_4_wstrm_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_33_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_33_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_33_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_33_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_33_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_33_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_14_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_14_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_14_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_14_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_14_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_14_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_34_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_34_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_34_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_34_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_34_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_34_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingMaxPool_hls_4_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingMaxPool_hls_4_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingMaxPool_hls_4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingMaxPool_hls_4_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_4_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_4_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_35_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_35_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_35_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_35_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_35_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_35_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_5_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_FMPadding_rtl_5_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_FMPadding_rtl_5_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_FMPadding_rtl_5_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_5_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_5_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_0_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_0_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_0_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_ConvolutionInputGenerator_rtl_0_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_ConvolutionInputGenerator_rtl_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_4_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_4_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_4_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_4_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_4_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_0_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_FMPadding_rtl_0_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_FMPadding_rtl_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_FMPadding_rtl_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_1_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_1_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_2_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_2_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_0_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_0_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_1_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_1_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_3_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_3_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_3_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_3_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_3_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_22_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_22_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_22_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_22_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_22_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_22_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_52_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_52_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_52_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_52_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_52_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_52_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_8_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_hls_8_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_8_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_hls_8_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_8_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_8_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_8_wstrm_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_hls_8_wstrm_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_8_wstrm_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_hls_8_wstrm_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_8_wstrm_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_8_wstrm_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_53_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_53_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_53_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_53_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_53_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_53_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_23_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_23_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_23_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_23_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_23_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_23_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_54_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_54_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_54_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_54_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_54_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_54_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_8_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_FMPadding_rtl_8_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_FMPadding_rtl_8_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_FMPadding_rtl_8_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_8_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_8_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_55_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_55_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_55_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_55_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_55_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_55_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_24_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingDataWidthConverter_rtl_24_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_24_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingDataWidthConverter_rtl_24_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_24_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_24_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_56_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_56_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_56_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_56_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_56_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_56_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_8_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_ConvolutionInputGenerator_rtl_8_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_8_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_ConvolutionInputGenerator_rtl_8_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_8_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_8_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_57_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_57_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_57_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_57_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_57_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_57_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_9_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_hls_9_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_9_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_hls_9_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_9_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_9_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_9_wstrm_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_MVAU_hls_9_wstrm_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_9_wstrm_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_MVAU_hls_9_wstrm_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_9_wstrm_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_9_wstrm_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_58_0_synth_1" Type="Ft3:Synth" SrcSet="finn_design_StreamingFIFO_rtl_58_0" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_58_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/finn_design_StreamingFIFO_rtl_58_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_58_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_58_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_hls_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_0_wstrm_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_0_wstrm_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_hls_0_wstrm_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_0_wstrm_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_0_wstrm_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_5_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_5_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_5_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_5_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_5_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_6_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_6_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_6_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_6_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_6_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingMaxPool_hls_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingMaxPool_hls_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingMaxPool_hls_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_7_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_7_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_7_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_7_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_7_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_FMPadding_rtl_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_FMPadding_rtl_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_8_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_8_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_8_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_8_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_8_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_3_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_3_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_3_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_9_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_9_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_9_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_9_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_9_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_ConvolutionInputGenerator_rtl_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_10_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_10_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_10_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_10_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_10_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_4_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_4_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_4_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_4_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_11_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_11_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_11_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_11_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_11_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_hls_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_1_wstrm_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_1_wstrm_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_hls_1_wstrm_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_1_wstrm_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_1_wstrm_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_12_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_12_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_12_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_12_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_12_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_5_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_5_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_5_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_5_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_5_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_13_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_13_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_13_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_13_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_13_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingMaxPool_hls_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingMaxPool_hls_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingMaxPool_hls_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_14_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_14_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_14_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_14_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_14_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_FMPadding_rtl_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_FMPadding_rtl_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_15_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_15_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_15_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_15_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_15_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_6_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_6_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_6_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_6_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_6_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_16_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_16_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_16_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_16_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_16_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_ConvolutionInputGenerator_rtl_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_17_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_17_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_17_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_17_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_17_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_7_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_7_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_7_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_7_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_7_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_18_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_18_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_18_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_18_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_18_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_hls_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_2_wstrm_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_2_wstrm_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_hls_2_wstrm_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_2_wstrm_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_2_wstrm_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_19_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_19_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_19_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_19_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_19_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_8_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_8_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_8_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_8_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_8_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_36_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_36_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_36_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_36_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_36_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_15_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_15_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_15_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_15_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_15_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_37_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_37_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_37_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_37_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_37_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_5_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_5_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_ConvolutionInputGenerator_rtl_5_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_5_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_5_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_38_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_38_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_38_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_38_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_38_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_16_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_16_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_16_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_16_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_16_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_39_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_39_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_39_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_39_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_39_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_5_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_5_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_hls_5_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_5_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_5_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_5_wstrm_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_5_wstrm_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_hls_5_wstrm_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_5_wstrm_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_5_wstrm_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_40_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_40_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_40_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_40_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_40_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_17_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_17_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_17_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_17_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_17_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_41_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_41_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_41_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_41_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_41_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_6_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_FMPadding_rtl_6_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_FMPadding_rtl_6_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_6_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_6_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_42_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_42_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_42_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_42_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_42_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_18_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_18_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_18_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_18_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_18_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_43_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_43_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_43_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_43_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_43_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_6_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_6_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_ConvolutionInputGenerator_rtl_6_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_6_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_6_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_44_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_44_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_44_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_44_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_44_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_19_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_19_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_19_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_19_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_19_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_45_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_45_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_45_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_45_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_45_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_6_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_6_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_hls_6_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_6_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_6_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_6_wstrm_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_6_wstrm_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_hls_6_wstrm_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_6_wstrm_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_6_wstrm_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_46_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_46_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_46_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_46_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_46_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_7_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_7_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_hls_7_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_7_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_7_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_7_wstrm_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_7_wstrm_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_hls_7_wstrm_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_7_wstrm_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_7_wstrm_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_47_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_47_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_47_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_47_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_47_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_20_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_20_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_20_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_20_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_20_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_48_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_48_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_48_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_48_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_48_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_7_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_FMPadding_rtl_7_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_FMPadding_rtl_7_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_7_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_7_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_49_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_49_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_49_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_49_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_49_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_21_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_21_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_21_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_21_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_21_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_50_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_50_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_50_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_50_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_50_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_7_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_7_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_ConvolutionInputGenerator_rtl_7_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_7_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_7_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_51_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_51_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_51_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_51_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_51_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_20_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_20_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_20_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_20_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_20_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingMaxPool_hls_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingMaxPool_hls_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingMaxPool_hls_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_21_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_21_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_21_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_21_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_21_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_3_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_FMPadding_rtl_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_FMPadding_rtl_3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_3_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_3_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_22_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_22_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_22_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_22_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_22_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_9_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_9_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_9_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_9_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_9_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_23_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_23_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_23_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_23_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_23_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_3_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_ConvolutionInputGenerator_rtl_3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_3_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_3_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_24_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_24_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_24_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_24_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_24_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_10_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_10_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_10_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_10_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_10_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_25_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_25_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_25_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_25_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_25_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_3_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_hls_3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_3_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_3_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_3_wstrm_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_3_wstrm_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_hls_3_wstrm_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_3_wstrm_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_3_wstrm_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_26_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_26_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_26_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_26_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_26_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_11_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_11_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_11_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_11_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_11_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_27_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_27_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_27_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_27_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_27_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingMaxPool_hls_3_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingMaxPool_hls_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingMaxPool_hls_3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_3_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_3_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_28_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_28_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_28_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_28_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_28_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_4_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_FMPadding_rtl_4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_FMPadding_rtl_4_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_4_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_4_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_29_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_29_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_29_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_29_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_29_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_12_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_12_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_12_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_12_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_12_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_30_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_30_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_30_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_30_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_30_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_4_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_ConvolutionInputGenerator_rtl_4_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_4_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_4_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_31_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_31_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_31_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_31_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_31_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_13_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_13_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_13_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_13_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_13_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_32_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_32_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_32_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_32_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_32_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_4_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_hls_4_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_4_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_4_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_4_wstrm_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_4_wstrm_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_hls_4_wstrm_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_4_wstrm_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_4_wstrm_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_33_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_33_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_33_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_33_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_33_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_14_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_14_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_14_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_14_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_14_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_34_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_34_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_34_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_34_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_34_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingMaxPool_hls_4_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingMaxPool_hls_4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingMaxPool_hls_4_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_4_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingMaxPool_hls_4_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_35_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_35_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_35_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_35_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_35_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_5_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_FMPadding_rtl_5_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_FMPadding_rtl_5_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_5_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_5_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_ConvolutionInputGenerator_rtl_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_4_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_4_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_4_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_4_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_FMPadding_rtl_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_FMPadding_rtl_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_3_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_3_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_3_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_22_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_22_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_22_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_22_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_22_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_52_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_52_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_52_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_52_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_52_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_8_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_8_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_hls_8_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_8_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_8_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_8_wstrm_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_8_wstrm_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_hls_8_wstrm_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_8_wstrm_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_8_wstrm_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_53_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_53_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_53_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_53_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_53_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_23_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_23_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_23_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_23_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_23_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_54_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_54_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_54_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_54_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_54_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_FMPadding_rtl_8_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_FMPadding_rtl_8_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_FMPadding_rtl_8_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_8_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_FMPadding_rtl_8_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_55_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_55_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_55_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_55_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_55_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingDataWidthConverter_rtl_24_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingDataWidthConverter_rtl_24_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingDataWidthConverter_rtl_24_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_24_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingDataWidthConverter_rtl_24_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_56_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_56_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_56_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_56_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_56_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_ConvolutionInputGenerator_rtl_8_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_ConvolutionInputGenerator_rtl_8_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_ConvolutionInputGenerator_rtl_8_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_8_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_ConvolutionInputGenerator_rtl_8_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_57_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_57_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_57_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_57_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_57_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_9_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_9_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_hls_9_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_9_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_9_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_MVAU_hls_9_wstrm_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_MVAU_hls_9_wstrm_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_MVAU_hls_9_wstrm_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_9_wstrm_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_MVAU_hls_9_wstrm_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="finn_design_StreamingFIFO_rtl_58_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="finn_design_StreamingFIFO_rtl_58_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="finn_design_StreamingFIFO_rtl_58_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_58_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/finn_design_StreamingFIFO_rtl_58_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
  </Runs>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1753]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="1"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <Board/>
  <DashboardSummary Version="1" Minor="0">
    <Dashboards>
      <Dashboard Name="default_dashboard">
        <Gadgets>
          <Gadget Name="drc_1" Type="drc" Version="1" Row="2" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_drc_0 "/>
          </Gadget>
          <Gadget Name="methodology_1" Type="methodology" Version="1" Row="2" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_methodology_0 "/>
          </Gadget>
          <Gadget Name="power_1" Type="power" Version="1" Row="1" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_power_0 "/>
          </Gadget>
          <Gadget Name="timing_1" Type="timing" Version="1" Row="0" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_timing_summary_0 "/>
          </Gadget>
          <Gadget Name="utilization_1" Type="utilization" Version="1" Row="0" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="synth_1#synth_1_synth_report_utilization_0 "/>
            <GadgetParam Name="RUN.STEP" Type="string" Value="synth_design"/>
            <GadgetParam Name="RUN.TYPE" Type="string" Value="synthesis"/>
          </Gadget>
          <Gadget Name="utilization_2" Type="utilization" Version="1" Row="1" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_place_report_utilization_0 "/>
          </Gadget>
        </Gadgets>
      </Dashboard>
      <CurrentDashboard>default_dashboard</CurrentDashboard>
    </Dashboards>
  </DashboardSummary>
</Project>
