
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={13,rS,rT,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= A_EX.Out=>ALU.A                                         Premise(F3)
	S6= B_EX.Out=>ALU.B                                         Premise(F4)
	S7= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F5)
	S8= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F6)
	S9= ALU.Out=>ALUOut_MEM.In                                  Premise(F7)
	S10= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F8)
	S11= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F9)
	S12= A_MEM.Out=>A_WB.In                                     Premise(F10)
	S13= B_MEM.Out=>B_WB.In                                     Premise(F11)
	S14= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F12)
	S15= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F13)
	S16= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F14)
	S17= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F15)
	S18= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F16)
	S19= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F17)
	S20= FU.Bub_IF=>CU_IF.Bub                                   Premise(F18)
	S21= FU.Halt_IF=>CU_IF.Halt                                 Premise(F19)
	S22= ICache.Hit=>CU_IF.ICacheHit                            Premise(F20)
	S23= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F21)
	S24= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F22)
	S25= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F23)
	S26= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F24)
	S27= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F25)
	S28= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F26)
	S29= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F27)
	S30= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F28)
	S31= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F29)
	S32= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F30)
	S33= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F31)
	S34= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F32)
	S35= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F33)
	S36= ICache.Hit=>FU.ICacheHit                               Premise(F34)
	S37= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F35)
	S38= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F36)
	S39= IR_EX.Out=>FU.IR_EX                                    Premise(F37)
	S40= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F38)
	S41= IR_MEM.Out=>FU.IR_MEM                                  Premise(F39)
	S42= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F40)
	S43= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F41)
	S44= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F42)
	S45= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F43)
	S46= ALU.Out=>FU.InEX                                       Premise(F44)
	S47= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F45)
	S48= ALUOut_MEM.Out=>FU.InMEM                               Premise(F46)
	S49= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F47)
	S50= IMMU.Addr=>IAddrReg.In                                 Premise(F48)
	S51= PC.Out=>ICache.IEA                                     Premise(F49)
	S52= ICache.IEA=addr                                        Path(S4,S51)
	S53= ICache.Hit=ICacheHit(addr)                             ICache-Search(S52)
	S54= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S53,S22)
	S55= FU.ICacheHit=ICacheHit(addr)                           Path(S53,S36)
	S56= PC.Out=>ICache.IEA                                     Premise(F50)
	S57= IMem.MEM8WordOut=>ICache.WData                         Premise(F51)
	S58= ICache.Out=>ICacheReg.In                               Premise(F52)
	S59= PC.Out=>IMMU.IEA                                       Premise(F53)
	S60= IMMU.IEA=addr                                          Path(S4,S59)
	S61= CP0.ASID=>IMMU.PID                                     Premise(F54)
	S62= IMMU.PID=pid                                           Path(S3,S61)
	S63= IMMU.Addr={pid,addr}                                   IMMU-Search(S62,S60)
	S64= IAddrReg.In={pid,addr}                                 Path(S63,S50)
	S65= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S62,S60)
	S66= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S65,S23)
	S67= IAddrReg.Out=>IMem.RAddr                               Premise(F55)
	S68= ICacheReg.Out=>IRMux.CacheData                         Premise(F56)
	S69= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F57)
	S70= IMem.Out=>IRMux.MemData                                Premise(F58)
	S71= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F59)
	S72= IR_MEM.Out=>IR_DMMU1.In                                Premise(F60)
	S73= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F61)
	S74= ICache.Out=>IR_ID.In                                   Premise(F62)
	S75= IRMux.Out=>IR_ID.In                                    Premise(F63)
	S76= ICache.Out=>IR_IMMU.In                                 Premise(F64)
	S77= IR_EX.Out=>IR_MEM.In                                   Premise(F65)
	S78= IR_DMMU2.Out=>IR_WB.In                                 Premise(F66)
	S79= IR_MEM.Out=>IR_WB.In                                   Premise(F67)
	S80= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F68)
	S81= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F69)
	S82= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F70)
	S83= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F71)
	S84= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F72)
	S85= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F73)
	S86= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F74)
	S87= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F75)
	S88= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F76)
	S89= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F77)
	S90= IR_EX.Out31_26=>CU_EX.Op                               Premise(F78)
	S91= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F79)
	S92= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F80)
	S93= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F81)
	S94= IR_ID.Out31_26=>CU_ID.Op                               Premise(F82)
	S95= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F83)
	S96= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F84)
	S97= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F85)
	S98= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F86)
	S99= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F87)
	S100= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F88)
	S101= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F89)
	S102= IR_WB.Out31_26=>CU_WB.Op                              Premise(F90)
	S103= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F91)
	S104= CtrlA_EX=0                                            Premise(F92)
	S105= CtrlB_EX=0                                            Premise(F93)
	S106= CtrlALUOut_MEM=0                                      Premise(F94)
	S107= CtrlALUOut_DMMU1=0                                    Premise(F95)
	S108= CtrlALUOut_DMMU2=0                                    Premise(F96)
	S109= CtrlALUOut_WB=0                                       Premise(F97)
	S110= CtrlA_MEM=0                                           Premise(F98)
	S111= CtrlA_WB=0                                            Premise(F99)
	S112= CtrlB_MEM=0                                           Premise(F100)
	S113= CtrlB_WB=0                                            Premise(F101)
	S114= CtrlICache=0                                          Premise(F102)
	S115= CtrlIMMU=0                                            Premise(F103)
	S116= CtrlIR_DMMU1=0                                        Premise(F104)
	S117= CtrlIR_DMMU2=0                                        Premise(F105)
	S118= CtrlIR_EX=0                                           Premise(F106)
	S119= CtrlIR_ID=0                                           Premise(F107)
	S120= CtrlIR_IMMU=1                                         Premise(F108)
	S121= CtrlIR_MEM=0                                          Premise(F109)
	S122= CtrlIR_WB=0                                           Premise(F110)
	S123= CtrlGPR=0                                             Premise(F111)
	S124= CtrlIAddrReg=1                                        Premise(F112)
	S125= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S64,S124)
	S126= CtrlPC=0                                              Premise(F113)
	S127= CtrlPCInc=0                                           Premise(F114)
	S128= PC[Out]=addr                                          PC-Hold(S1,S126,S127)
	S129= CtrlIMem=0                                            Premise(F115)
	S130= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S2,S129)
	S131= CtrlICacheReg=1                                       Premise(F116)
	S132= CtrlASIDIn=0                                          Premise(F117)
	S133= CtrlCP0=0                                             Premise(F118)
	S134= CP0[ASID]=pid                                         CP0-Hold(S0,S133)
	S135= CtrlEPCIn=0                                           Premise(F119)
	S136= CtrlExCodeIn=0                                        Premise(F120)
	S137= CtrlIRMux=0                                           Premise(F121)
	S138= GPR[rS]=a                                             Premise(F122)

IMMU	S139= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S125)
	S140= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S125)
	S141= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S125)
	S142= PC.Out=addr                                           PC-Out(S128)
	S143= CP0.ASID=pid                                          CP0-Read-ASID(S134)
	S144= A_EX.Out=>ALU.A                                       Premise(F123)
	S145= B_EX.Out=>ALU.B                                       Premise(F124)
	S146= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F125)
	S147= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F126)
	S148= ALU.Out=>ALUOut_MEM.In                                Premise(F127)
	S149= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F128)
	S150= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F129)
	S151= A_MEM.Out=>A_WB.In                                    Premise(F130)
	S152= B_MEM.Out=>B_WB.In                                    Premise(F131)
	S153= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F132)
	S154= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F133)
	S155= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F134)
	S156= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F135)
	S157= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F136)
	S158= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F137)
	S159= FU.Bub_IF=>CU_IF.Bub                                  Premise(F138)
	S160= FU.Halt_IF=>CU_IF.Halt                                Premise(F139)
	S161= ICache.Hit=>CU_IF.ICacheHit                           Premise(F140)
	S162= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F141)
	S163= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F142)
	S164= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F143)
	S165= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F144)
	S166= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F145)
	S167= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F146)
	S168= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F147)
	S169= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F148)
	S170= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F149)
	S171= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F150)
	S172= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F151)
	S173= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F152)
	S174= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F153)
	S175= ICache.Hit=>FU.ICacheHit                              Premise(F154)
	S176= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F155)
	S177= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F156)
	S178= IR_EX.Out=>FU.IR_EX                                   Premise(F157)
	S179= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F158)
	S180= IR_MEM.Out=>FU.IR_MEM                                 Premise(F159)
	S181= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F160)
	S182= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F161)
	S183= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F162)
	S184= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F163)
	S185= ALU.Out=>FU.InEX                                      Premise(F164)
	S186= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F165)
	S187= ALUOut_MEM.Out=>FU.InMEM                              Premise(F166)
	S188= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F167)
	S189= IMMU.Addr=>IAddrReg.In                                Premise(F168)
	S190= PC.Out=>ICache.IEA                                    Premise(F169)
	S191= ICache.IEA=addr                                       Path(S142,S190)
	S192= ICache.Hit=ICacheHit(addr)                            ICache-Search(S191)
	S193= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S192,S161)
	S194= FU.ICacheHit=ICacheHit(addr)                          Path(S192,S175)
	S195= PC.Out=>ICache.IEA                                    Premise(F170)
	S196= IMem.MEM8WordOut=>ICache.WData                        Premise(F171)
	S197= ICache.Out=>ICacheReg.In                              Premise(F172)
	S198= PC.Out=>IMMU.IEA                                      Premise(F173)
	S199= IMMU.IEA=addr                                         Path(S142,S198)
	S200= CP0.ASID=>IMMU.PID                                    Premise(F174)
	S201= IMMU.PID=pid                                          Path(S143,S200)
	S202= IMMU.Addr={pid,addr}                                  IMMU-Search(S201,S199)
	S203= IAddrReg.In={pid,addr}                                Path(S202,S189)
	S204= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S201,S199)
	S205= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S204,S162)
	S206= IAddrReg.Out=>IMem.RAddr                              Premise(F175)
	S207= IMem.RAddr={pid,addr}                                 Path(S139,S206)
	S208= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S207,S130)
	S209= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S207,S130)
	S210= ICache.WData=IMemGet8Word({pid,addr})                 Path(S209,S196)
	S211= ICacheReg.Out=>IRMux.CacheData                        Premise(F176)
	S212= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F177)
	S213= IMem.Out=>IRMux.MemData                               Premise(F178)
	S214= IRMux.MemData={13,rS,rT,UIMM}                         Path(S208,S213)
	S215= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S214)
	S216= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F179)
	S217= IR_MEM.Out=>IR_DMMU1.In                               Premise(F180)
	S218= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F181)
	S219= ICache.Out=>IR_ID.In                                  Premise(F182)
	S220= IRMux.Out=>IR_ID.In                                   Premise(F183)
	S221= IR_ID.In={13,rS,rT,UIMM}                              Path(S215,S220)
	S222= ICache.Out=>IR_IMMU.In                                Premise(F184)
	S223= IR_EX.Out=>IR_MEM.In                                  Premise(F185)
	S224= IR_DMMU2.Out=>IR_WB.In                                Premise(F186)
	S225= IR_MEM.Out=>IR_WB.In                                  Premise(F187)
	S226= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F188)
	S227= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F189)
	S228= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F190)
	S229= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F191)
	S230= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F192)
	S231= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F193)
	S232= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F194)
	S233= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F195)
	S234= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F196)
	S235= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F197)
	S236= IR_EX.Out31_26=>CU_EX.Op                              Premise(F198)
	S237= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F199)
	S238= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F200)
	S239= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F201)
	S240= IR_ID.Out31_26=>CU_ID.Op                              Premise(F202)
	S241= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F203)
	S242= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F204)
	S243= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F205)
	S244= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F206)
	S245= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F207)
	S246= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F208)
	S247= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F209)
	S248= IR_WB.Out31_26=>CU_WB.Op                              Premise(F210)
	S249= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F211)
	S250= CtrlA_EX=0                                            Premise(F212)
	S251= CtrlB_EX=0                                            Premise(F213)
	S252= CtrlALUOut_MEM=0                                      Premise(F214)
	S253= CtrlALUOut_DMMU1=0                                    Premise(F215)
	S254= CtrlALUOut_DMMU2=0                                    Premise(F216)
	S255= CtrlALUOut_WB=0                                       Premise(F217)
	S256= CtrlA_MEM=0                                           Premise(F218)
	S257= CtrlA_WB=0                                            Premise(F219)
	S258= CtrlB_MEM=0                                           Premise(F220)
	S259= CtrlB_WB=0                                            Premise(F221)
	S260= CtrlICache=1                                          Premise(F222)
	S261= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S191,S210,S260)
	S262= CtrlIMMU=0                                            Premise(F223)
	S263= CtrlIR_DMMU1=0                                        Premise(F224)
	S264= CtrlIR_DMMU2=0                                        Premise(F225)
	S265= CtrlIR_EX=0                                           Premise(F226)
	S266= CtrlIR_ID=1                                           Premise(F227)
	S267= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Write(S221,S266)
	S268= CtrlIR_IMMU=0                                         Premise(F228)
	S269= CtrlIR_MEM=0                                          Premise(F229)
	S270= CtrlIR_WB=0                                           Premise(F230)
	S271= CtrlGPR=0                                             Premise(F231)
	S272= GPR[rS]=a                                             GPR-Hold(S138,S271)
	S273= CtrlIAddrReg=0                                        Premise(F232)
	S274= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S125,S273)
	S275= CtrlPC=0                                              Premise(F233)
	S276= CtrlPCInc=1                                           Premise(F234)
	S277= PC[Out]=addr+4                                        PC-Inc(S128,S275,S276)
	S278= PC[CIA]=addr                                          PC-Inc(S128,S275,S276)
	S279= CtrlIMem=0                                            Premise(F235)
	S280= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S130,S279)
	S281= CtrlICacheReg=0                                       Premise(F236)
	S282= CtrlASIDIn=0                                          Premise(F237)
	S283= CtrlCP0=0                                             Premise(F238)
	S284= CP0[ASID]=pid                                         CP0-Hold(S134,S283)
	S285= CtrlEPCIn=0                                           Premise(F239)
	S286= CtrlExCodeIn=0                                        Premise(F240)
	S287= CtrlIRMux=0                                           Premise(F241)

ID	S288= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S267)
	S289= IR_ID.Out31_26=13                                     IR-Out(S267)
	S290= IR_ID.Out25_21=rS                                     IR-Out(S267)
	S291= IR_ID.Out20_16=rT                                     IR-Out(S267)
	S292= IR_ID.Out15_0=UIMM                                    IR-Out(S267)
	S293= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S274)
	S294= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S274)
	S295= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S274)
	S296= PC.Out=addr+4                                         PC-Out(S277)
	S297= PC.CIA=addr                                           PC-Out(S278)
	S298= PC.CIA31_28=addr[31:28]                               PC-Out(S278)
	S299= CP0.ASID=pid                                          CP0-Read-ASID(S284)
	S300= A_EX.Out=>ALU.A                                       Premise(F242)
	S301= B_EX.Out=>ALU.B                                       Premise(F243)
	S302= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F244)
	S303= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F245)
	S304= ALU.Out=>ALUOut_MEM.In                                Premise(F246)
	S305= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F247)
	S306= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F248)
	S307= A_MEM.Out=>A_WB.In                                    Premise(F249)
	S308= B_MEM.Out=>B_WB.In                                    Premise(F250)
	S309= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F251)
	S310= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F252)
	S311= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F253)
	S312= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F254)
	S313= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F255)
	S314= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F256)
	S315= FU.Bub_IF=>CU_IF.Bub                                  Premise(F257)
	S316= FU.Halt_IF=>CU_IF.Halt                                Premise(F258)
	S317= ICache.Hit=>CU_IF.ICacheHit                           Premise(F259)
	S318= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F260)
	S319= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F261)
	S320= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F262)
	S321= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F263)
	S322= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F264)
	S323= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F265)
	S324= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F266)
	S325= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F267)
	S326= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F268)
	S327= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F269)
	S328= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F270)
	S329= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F271)
	S330= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F272)
	S331= ICache.Hit=>FU.ICacheHit                              Premise(F273)
	S332= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F274)
	S333= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F275)
	S334= IR_EX.Out=>FU.IR_EX                                   Premise(F276)
	S335= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F277)
	S336= IR_MEM.Out=>FU.IR_MEM                                 Premise(F278)
	S337= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F279)
	S338= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F280)
	S339= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F281)
	S340= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F282)
	S341= ALU.Out=>FU.InEX                                      Premise(F283)
	S342= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F284)
	S343= ALUOut_MEM.Out=>FU.InMEM                              Premise(F285)
	S344= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F286)
	S345= IMMU.Addr=>IAddrReg.In                                Premise(F287)
	S346= PC.Out=>ICache.IEA                                    Premise(F288)
	S347= ICache.IEA=addr+4                                     Path(S296,S346)
	S348= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S347)
	S349= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S348,S317)
	S350= FU.ICacheHit=ICacheHit(addr+4)                        Path(S348,S331)
	S351= PC.Out=>ICache.IEA                                    Premise(F289)
	S352= IMem.MEM8WordOut=>ICache.WData                        Premise(F290)
	S353= ICache.Out=>ICacheReg.In                              Premise(F291)
	S354= PC.Out=>IMMU.IEA                                      Premise(F292)
	S355= IMMU.IEA=addr+4                                       Path(S296,S354)
	S356= CP0.ASID=>IMMU.PID                                    Premise(F293)
	S357= IMMU.PID=pid                                          Path(S299,S356)
	S358= IMMU.Addr={pid,addr+4}                                IMMU-Search(S357,S355)
	S359= IAddrReg.In={pid,addr+4}                              Path(S358,S345)
	S360= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S357,S355)
	S361= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S360,S318)
	S362= IAddrReg.Out=>IMem.RAddr                              Premise(F294)
	S363= IMem.RAddr={pid,addr}                                 Path(S293,S362)
	S364= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S363,S280)
	S365= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S363,S280)
	S366= ICache.WData=IMemGet8Word({pid,addr})                 Path(S365,S352)
	S367= ICacheReg.Out=>IRMux.CacheData                        Premise(F295)
	S368= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F296)
	S369= IMem.Out=>IRMux.MemData                               Premise(F297)
	S370= IRMux.MemData={13,rS,rT,UIMM}                         Path(S364,S369)
	S371= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S370)
	S372= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F298)
	S373= IR_MEM.Out=>IR_DMMU1.In                               Premise(F299)
	S374= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F300)
	S375= ICache.Out=>IR_ID.In                                  Premise(F301)
	S376= IRMux.Out=>IR_ID.In                                   Premise(F302)
	S377= IR_ID.In={13,rS,rT,UIMM}                              Path(S371,S376)
	S378= ICache.Out=>IR_IMMU.In                                Premise(F303)
	S379= IR_EX.Out=>IR_MEM.In                                  Premise(F304)
	S380= IR_DMMU2.Out=>IR_WB.In                                Premise(F305)
	S381= IR_MEM.Out=>IR_WB.In                                  Premise(F306)
	S382= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F307)
	S383= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F308)
	S384= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F309)
	S385= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F310)
	S386= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F311)
	S387= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F312)
	S388= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F313)
	S389= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F314)
	S390= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F315)
	S391= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F316)
	S392= IR_EX.Out31_26=>CU_EX.Op                              Premise(F317)
	S393= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F318)
	S394= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F319)
	S395= CU_ID.IRFunc1=rT                                      Path(S291,S394)
	S396= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F320)
	S397= CU_ID.IRFunc2=rS                                      Path(S290,S396)
	S398= IR_ID.Out31_26=>CU_ID.Op                              Premise(F321)
	S399= CU_ID.Op=13                                           Path(S289,S398)
	S400= CU_ID.Func=alu_add                                    CU_ID(S399)
	S401= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F322)
	S402= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F323)
	S403= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F324)
	S404= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F325)
	S405= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F326)
	S406= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F327)
	S407= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F328)
	S408= IR_WB.Out31_26=>CU_WB.Op                              Premise(F329)
	S409= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F330)
	S410= CtrlA_EX=1                                            Premise(F331)
	S411= CtrlB_EX=1                                            Premise(F332)
	S412= CtrlALUOut_MEM=0                                      Premise(F333)
	S413= CtrlALUOut_DMMU1=0                                    Premise(F334)
	S414= CtrlALUOut_DMMU2=0                                    Premise(F335)
	S415= CtrlALUOut_WB=0                                       Premise(F336)
	S416= CtrlA_MEM=0                                           Premise(F337)
	S417= CtrlA_WB=0                                            Premise(F338)
	S418= CtrlB_MEM=0                                           Premise(F339)
	S419= CtrlB_WB=0                                            Premise(F340)
	S420= CtrlICache=0                                          Premise(F341)
	S421= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S261,S420)
	S422= CtrlIMMU=0                                            Premise(F342)
	S423= CtrlIR_DMMU1=0                                        Premise(F343)
	S424= CtrlIR_DMMU2=0                                        Premise(F344)
	S425= CtrlIR_EX=1                                           Premise(F345)
	S426= CtrlIR_ID=0                                           Premise(F346)
	S427= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S267,S426)
	S428= CtrlIR_IMMU=0                                         Premise(F347)
	S429= CtrlIR_MEM=0                                          Premise(F348)
	S430= CtrlIR_WB=0                                           Premise(F349)
	S431= CtrlGPR=0                                             Premise(F350)
	S432= GPR[rS]=a                                             GPR-Hold(S272,S431)
	S433= CtrlIAddrReg=0                                        Premise(F351)
	S434= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S274,S433)
	S435= CtrlPC=0                                              Premise(F352)
	S436= CtrlPCInc=0                                           Premise(F353)
	S437= PC[CIA]=addr                                          PC-Hold(S278,S436)
	S438= PC[Out]=addr+4                                        PC-Hold(S277,S435,S436)
	S439= CtrlIMem=0                                            Premise(F354)
	S440= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S280,S439)
	S441= CtrlICacheReg=0                                       Premise(F355)
	S442= CtrlASIDIn=0                                          Premise(F356)
	S443= CtrlCP0=0                                             Premise(F357)
	S444= CP0[ASID]=pid                                         CP0-Hold(S284,S443)
	S445= CtrlEPCIn=0                                           Premise(F358)
	S446= CtrlExCodeIn=0                                        Premise(F359)
	S447= CtrlIRMux=0                                           Premise(F360)

EX	S448= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S427)
	S449= IR_ID.Out31_26=13                                     IR-Out(S427)
	S450= IR_ID.Out25_21=rS                                     IR-Out(S427)
	S451= IR_ID.Out20_16=rT                                     IR-Out(S427)
	S452= IR_ID.Out15_0=UIMM                                    IR-Out(S427)
	S453= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S434)
	S454= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S434)
	S455= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S434)
	S456= PC.CIA=addr                                           PC-Out(S437)
	S457= PC.CIA31_28=addr[31:28]                               PC-Out(S437)
	S458= PC.Out=addr+4                                         PC-Out(S438)
	S459= CP0.ASID=pid                                          CP0-Read-ASID(S444)
	S460= A_EX.Out=>ALU.A                                       Premise(F361)
	S461= B_EX.Out=>ALU.B                                       Premise(F362)
	S462= ALU.Func=6'b000001                                    Premise(F363)
	S463= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F364)
	S464= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F365)
	S465= ALU.Out=>ALUOut_MEM.In                                Premise(F366)
	S466= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F367)
	S467= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F368)
	S468= A_MEM.Out=>A_WB.In                                    Premise(F369)
	S469= B_MEM.Out=>B_WB.In                                    Premise(F370)
	S470= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F371)
	S471= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F372)
	S472= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F373)
	S473= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F374)
	S474= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F375)
	S475= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F376)
	S476= FU.Bub_IF=>CU_IF.Bub                                  Premise(F377)
	S477= FU.Halt_IF=>CU_IF.Halt                                Premise(F378)
	S478= ICache.Hit=>CU_IF.ICacheHit                           Premise(F379)
	S479= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F380)
	S480= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F381)
	S481= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F382)
	S482= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F383)
	S483= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F384)
	S484= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F385)
	S485= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F386)
	S486= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F387)
	S487= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F388)
	S488= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F389)
	S489= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F390)
	S490= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F391)
	S491= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F392)
	S492= ICache.Hit=>FU.ICacheHit                              Premise(F393)
	S493= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F394)
	S494= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F395)
	S495= IR_EX.Out=>FU.IR_EX                                   Premise(F396)
	S496= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F397)
	S497= IR_MEM.Out=>FU.IR_MEM                                 Premise(F398)
	S498= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F399)
	S499= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F400)
	S500= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F401)
	S501= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F402)
	S502= ALU.Out=>FU.InEX                                      Premise(F403)
	S503= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F404)
	S504= ALUOut_MEM.Out=>FU.InMEM                              Premise(F405)
	S505= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F406)
	S506= IMMU.Addr=>IAddrReg.In                                Premise(F407)
	S507= PC.Out=>ICache.IEA                                    Premise(F408)
	S508= ICache.IEA=addr+4                                     Path(S458,S507)
	S509= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S508)
	S510= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S509,S478)
	S511= FU.ICacheHit=ICacheHit(addr+4)                        Path(S509,S492)
	S512= PC.Out=>ICache.IEA                                    Premise(F409)
	S513= IMem.MEM8WordOut=>ICache.WData                        Premise(F410)
	S514= ICache.Out=>ICacheReg.In                              Premise(F411)
	S515= PC.Out=>IMMU.IEA                                      Premise(F412)
	S516= IMMU.IEA=addr+4                                       Path(S458,S515)
	S517= CP0.ASID=>IMMU.PID                                    Premise(F413)
	S518= IMMU.PID=pid                                          Path(S459,S517)
	S519= IMMU.Addr={pid,addr+4}                                IMMU-Search(S518,S516)
	S520= IAddrReg.In={pid,addr+4}                              Path(S519,S506)
	S521= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S518,S516)
	S522= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S521,S479)
	S523= IAddrReg.Out=>IMem.RAddr                              Premise(F414)
	S524= IMem.RAddr={pid,addr}                                 Path(S453,S523)
	S525= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S524,S440)
	S526= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S524,S440)
	S527= ICache.WData=IMemGet8Word({pid,addr})                 Path(S526,S513)
	S528= ICacheReg.Out=>IRMux.CacheData                        Premise(F415)
	S529= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F416)
	S530= IMem.Out=>IRMux.MemData                               Premise(F417)
	S531= IRMux.MemData={13,rS,rT,UIMM}                         Path(S525,S530)
	S532= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S531)
	S533= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F418)
	S534= IR_MEM.Out=>IR_DMMU1.In                               Premise(F419)
	S535= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F420)
	S536= ICache.Out=>IR_ID.In                                  Premise(F421)
	S537= IRMux.Out=>IR_ID.In                                   Premise(F422)
	S538= IR_ID.In={13,rS,rT,UIMM}                              Path(S532,S537)
	S539= ICache.Out=>IR_IMMU.In                                Premise(F423)
	S540= IR_EX.Out=>IR_MEM.In                                  Premise(F424)
	S541= IR_DMMU2.Out=>IR_WB.In                                Premise(F425)
	S542= IR_MEM.Out=>IR_WB.In                                  Premise(F426)
	S543= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F427)
	S544= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F428)
	S545= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F429)
	S546= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F430)
	S547= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F431)
	S548= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F432)
	S549= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F433)
	S550= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F434)
	S551= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F435)
	S552= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F436)
	S553= IR_EX.Out31_26=>CU_EX.Op                              Premise(F437)
	S554= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F438)
	S555= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F439)
	S556= CU_ID.IRFunc1=rT                                      Path(S451,S555)
	S557= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F440)
	S558= CU_ID.IRFunc2=rS                                      Path(S450,S557)
	S559= IR_ID.Out31_26=>CU_ID.Op                              Premise(F441)
	S560= CU_ID.Op=13                                           Path(S449,S559)
	S561= CU_ID.Func=alu_add                                    CU_ID(S560)
	S562= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F442)
	S563= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F443)
	S564= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F444)
	S565= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F445)
	S566= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F446)
	S567= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F447)
	S568= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F448)
	S569= IR_WB.Out31_26=>CU_WB.Op                              Premise(F449)
	S570= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F450)
	S571= CtrlA_EX=0                                            Premise(F451)
	S572= CtrlB_EX=0                                            Premise(F452)
	S573= CtrlALUOut_MEM=1                                      Premise(F453)
	S574= CtrlALUOut_DMMU1=0                                    Premise(F454)
	S575= CtrlALUOut_DMMU2=0                                    Premise(F455)
	S576= CtrlALUOut_WB=0                                       Premise(F456)
	S577= CtrlA_MEM=0                                           Premise(F457)
	S578= CtrlA_WB=0                                            Premise(F458)
	S579= CtrlB_MEM=0                                           Premise(F459)
	S580= CtrlB_WB=0                                            Premise(F460)
	S581= CtrlICache=0                                          Premise(F461)
	S582= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S421,S581)
	S583= CtrlIMMU=0                                            Premise(F462)
	S584= CtrlIR_DMMU1=0                                        Premise(F463)
	S585= CtrlIR_DMMU2=0                                        Premise(F464)
	S586= CtrlIR_EX=0                                           Premise(F465)
	S587= CtrlIR_ID=0                                           Premise(F466)
	S588= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S427,S587)
	S589= CtrlIR_IMMU=0                                         Premise(F467)
	S590= CtrlIR_MEM=1                                          Premise(F468)
	S591= CtrlIR_WB=0                                           Premise(F469)
	S592= CtrlGPR=0                                             Premise(F470)
	S593= GPR[rS]=a                                             GPR-Hold(S432,S592)
	S594= CtrlIAddrReg=0                                        Premise(F471)
	S595= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S434,S594)
	S596= CtrlPC=0                                              Premise(F472)
	S597= CtrlPCInc=0                                           Premise(F473)
	S598= PC[CIA]=addr                                          PC-Hold(S437,S597)
	S599= PC[Out]=addr+4                                        PC-Hold(S438,S596,S597)
	S600= CtrlIMem=0                                            Premise(F474)
	S601= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S440,S600)
	S602= CtrlICacheReg=0                                       Premise(F475)
	S603= CtrlASIDIn=0                                          Premise(F476)
	S604= CtrlCP0=0                                             Premise(F477)
	S605= CP0[ASID]=pid                                         CP0-Hold(S444,S604)
	S606= CtrlEPCIn=0                                           Premise(F478)
	S607= CtrlExCodeIn=0                                        Premise(F479)
	S608= CtrlIRMux=0                                           Premise(F480)

MEM	S609= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S588)
	S610= IR_ID.Out31_26=13                                     IR-Out(S588)
	S611= IR_ID.Out25_21=rS                                     IR-Out(S588)
	S612= IR_ID.Out20_16=rT                                     IR-Out(S588)
	S613= IR_ID.Out15_0=UIMM                                    IR-Out(S588)
	S614= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S595)
	S615= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S595)
	S616= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S595)
	S617= PC.CIA=addr                                           PC-Out(S598)
	S618= PC.CIA31_28=addr[31:28]                               PC-Out(S598)
	S619= PC.Out=addr+4                                         PC-Out(S599)
	S620= CP0.ASID=pid                                          CP0-Read-ASID(S605)
	S621= A_EX.Out=>ALU.A                                       Premise(F481)
	S622= B_EX.Out=>ALU.B                                       Premise(F482)
	S623= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F483)
	S624= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F484)
	S625= ALU.Out=>ALUOut_MEM.In                                Premise(F485)
	S626= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F486)
	S627= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F487)
	S628= A_MEM.Out=>A_WB.In                                    Premise(F488)
	S629= B_MEM.Out=>B_WB.In                                    Premise(F489)
	S630= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F490)
	S631= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F491)
	S632= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F492)
	S633= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F493)
	S634= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F494)
	S635= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F495)
	S636= FU.Bub_IF=>CU_IF.Bub                                  Premise(F496)
	S637= FU.Halt_IF=>CU_IF.Halt                                Premise(F497)
	S638= ICache.Hit=>CU_IF.ICacheHit                           Premise(F498)
	S639= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F499)
	S640= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F500)
	S641= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F501)
	S642= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F502)
	S643= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F503)
	S644= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F504)
	S645= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F505)
	S646= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F506)
	S647= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F507)
	S648= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F508)
	S649= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F509)
	S650= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F510)
	S651= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F511)
	S652= ICache.Hit=>FU.ICacheHit                              Premise(F512)
	S653= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F513)
	S654= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F514)
	S655= IR_EX.Out=>FU.IR_EX                                   Premise(F515)
	S656= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F516)
	S657= IR_MEM.Out=>FU.IR_MEM                                 Premise(F517)
	S658= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F518)
	S659= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F519)
	S660= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F520)
	S661= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F521)
	S662= ALU.Out=>FU.InEX                                      Premise(F522)
	S663= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F523)
	S664= ALUOut_MEM.Out=>FU.InMEM                              Premise(F524)
	S665= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F525)
	S666= IMMU.Addr=>IAddrReg.In                                Premise(F526)
	S667= PC.Out=>ICache.IEA                                    Premise(F527)
	S668= ICache.IEA=addr+4                                     Path(S619,S667)
	S669= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S668)
	S670= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S669,S638)
	S671= FU.ICacheHit=ICacheHit(addr+4)                        Path(S669,S652)
	S672= PC.Out=>ICache.IEA                                    Premise(F528)
	S673= IMem.MEM8WordOut=>ICache.WData                        Premise(F529)
	S674= ICache.Out=>ICacheReg.In                              Premise(F530)
	S675= PC.Out=>IMMU.IEA                                      Premise(F531)
	S676= IMMU.IEA=addr+4                                       Path(S619,S675)
	S677= CP0.ASID=>IMMU.PID                                    Premise(F532)
	S678= IMMU.PID=pid                                          Path(S620,S677)
	S679= IMMU.Addr={pid,addr+4}                                IMMU-Search(S678,S676)
	S680= IAddrReg.In={pid,addr+4}                              Path(S679,S666)
	S681= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S678,S676)
	S682= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S681,S639)
	S683= IAddrReg.Out=>IMem.RAddr                              Premise(F533)
	S684= IMem.RAddr={pid,addr}                                 Path(S614,S683)
	S685= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S684,S601)
	S686= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S684,S601)
	S687= ICache.WData=IMemGet8Word({pid,addr})                 Path(S686,S673)
	S688= ICacheReg.Out=>IRMux.CacheData                        Premise(F534)
	S689= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F535)
	S690= IMem.Out=>IRMux.MemData                               Premise(F536)
	S691= IRMux.MemData={13,rS,rT,UIMM}                         Path(S685,S690)
	S692= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S691)
	S693= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F537)
	S694= IR_MEM.Out=>IR_DMMU1.In                               Premise(F538)
	S695= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F539)
	S696= ICache.Out=>IR_ID.In                                  Premise(F540)
	S697= IRMux.Out=>IR_ID.In                                   Premise(F541)
	S698= IR_ID.In={13,rS,rT,UIMM}                              Path(S692,S697)
	S699= ICache.Out=>IR_IMMU.In                                Premise(F542)
	S700= IR_EX.Out=>IR_MEM.In                                  Premise(F543)
	S701= IR_DMMU2.Out=>IR_WB.In                                Premise(F544)
	S702= IR_MEM.Out=>IR_WB.In                                  Premise(F545)
	S703= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F546)
	S704= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F547)
	S705= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F548)
	S706= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F549)
	S707= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F550)
	S708= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F551)
	S709= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F552)
	S710= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F553)
	S711= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F554)
	S712= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F555)
	S713= IR_EX.Out31_26=>CU_EX.Op                              Premise(F556)
	S714= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F557)
	S715= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F558)
	S716= CU_ID.IRFunc1=rT                                      Path(S612,S715)
	S717= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F559)
	S718= CU_ID.IRFunc2=rS                                      Path(S611,S717)
	S719= IR_ID.Out31_26=>CU_ID.Op                              Premise(F560)
	S720= CU_ID.Op=13                                           Path(S610,S719)
	S721= CU_ID.Func=alu_add                                    CU_ID(S720)
	S722= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F561)
	S723= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F562)
	S724= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F563)
	S725= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F564)
	S726= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F565)
	S727= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F566)
	S728= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F567)
	S729= IR_WB.Out31_26=>CU_WB.Op                              Premise(F568)
	S730= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F569)
	S731= CtrlA_EX=0                                            Premise(F570)
	S732= CtrlB_EX=0                                            Premise(F571)
	S733= CtrlALUOut_MEM=0                                      Premise(F572)
	S734= CtrlALUOut_DMMU1=1                                    Premise(F573)
	S735= CtrlALUOut_DMMU2=0                                    Premise(F574)
	S736= CtrlALUOut_WB=1                                       Premise(F575)
	S737= CtrlA_MEM=0                                           Premise(F576)
	S738= CtrlA_WB=1                                            Premise(F577)
	S739= CtrlB_MEM=0                                           Premise(F578)
	S740= CtrlB_WB=1                                            Premise(F579)
	S741= CtrlICache=0                                          Premise(F580)
	S742= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S582,S741)
	S743= CtrlIMMU=0                                            Premise(F581)
	S744= CtrlIR_DMMU1=1                                        Premise(F582)
	S745= CtrlIR_DMMU2=0                                        Premise(F583)
	S746= CtrlIR_EX=0                                           Premise(F584)
	S747= CtrlIR_ID=0                                           Premise(F585)
	S748= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S588,S747)
	S749= CtrlIR_IMMU=0                                         Premise(F586)
	S750= CtrlIR_MEM=0                                          Premise(F587)
	S751= CtrlIR_WB=1                                           Premise(F588)
	S752= CtrlGPR=0                                             Premise(F589)
	S753= GPR[rS]=a                                             GPR-Hold(S593,S752)
	S754= CtrlIAddrReg=0                                        Premise(F590)
	S755= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S595,S754)
	S756= CtrlPC=0                                              Premise(F591)
	S757= CtrlPCInc=0                                           Premise(F592)
	S758= PC[CIA]=addr                                          PC-Hold(S598,S757)
	S759= PC[Out]=addr+4                                        PC-Hold(S599,S756,S757)
	S760= CtrlIMem=0                                            Premise(F593)
	S761= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S601,S760)
	S762= CtrlICacheReg=0                                       Premise(F594)
	S763= CtrlASIDIn=0                                          Premise(F595)
	S764= CtrlCP0=0                                             Premise(F596)
	S765= CP0[ASID]=pid                                         CP0-Hold(S605,S764)
	S766= CtrlEPCIn=0                                           Premise(F597)
	S767= CtrlExCodeIn=0                                        Premise(F598)
	S768= CtrlIRMux=0                                           Premise(F599)

WB	S769= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S748)
	S770= IR_ID.Out31_26=13                                     IR-Out(S748)
	S771= IR_ID.Out25_21=rS                                     IR-Out(S748)
	S772= IR_ID.Out20_16=rT                                     IR-Out(S748)
	S773= IR_ID.Out15_0=UIMM                                    IR-Out(S748)
	S774= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S755)
	S775= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S755)
	S776= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S755)
	S777= PC.CIA=addr                                           PC-Out(S758)
	S778= PC.CIA31_28=addr[31:28]                               PC-Out(S758)
	S779= PC.Out=addr+4                                         PC-Out(S759)
	S780= CP0.ASID=pid                                          CP0-Read-ASID(S765)
	S781= A_EX.Out=>ALU.A                                       Premise(F838)
	S782= B_EX.Out=>ALU.B                                       Premise(F839)
	S783= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F840)
	S784= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F841)
	S785= ALU.Out=>ALUOut_MEM.In                                Premise(F842)
	S786= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F843)
	S787= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F844)
	S788= A_MEM.Out=>A_WB.In                                    Premise(F845)
	S789= B_MEM.Out=>B_WB.In                                    Premise(F846)
	S790= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F847)
	S791= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F848)
	S792= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F849)
	S793= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F850)
	S794= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F851)
	S795= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F852)
	S796= FU.Bub_IF=>CU_IF.Bub                                  Premise(F853)
	S797= FU.Halt_IF=>CU_IF.Halt                                Premise(F854)
	S798= ICache.Hit=>CU_IF.ICacheHit                           Premise(F855)
	S799= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F856)
	S800= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F857)
	S801= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F858)
	S802= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F859)
	S803= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F860)
	S804= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F861)
	S805= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F862)
	S806= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F863)
	S807= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F864)
	S808= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F865)
	S809= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F866)
	S810= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F867)
	S811= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F868)
	S812= ICache.Hit=>FU.ICacheHit                              Premise(F869)
	S813= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F870)
	S814= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F871)
	S815= IR_EX.Out=>FU.IR_EX                                   Premise(F872)
	S816= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F873)
	S817= IR_MEM.Out=>FU.IR_MEM                                 Premise(F874)
	S818= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F875)
	S819= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F876)
	S820= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F877)
	S821= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F878)
	S822= ALU.Out=>FU.InEX                                      Premise(F879)
	S823= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F880)
	S824= ALUOut_MEM.Out=>FU.InMEM                              Premise(F881)
	S825= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F882)
	S826= IMMU.Addr=>IAddrReg.In                                Premise(F883)
	S827= PC.Out=>ICache.IEA                                    Premise(F884)
	S828= ICache.IEA=addr+4                                     Path(S779,S827)
	S829= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S828)
	S830= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S829,S798)
	S831= FU.ICacheHit=ICacheHit(addr+4)                        Path(S829,S812)
	S832= PC.Out=>ICache.IEA                                    Premise(F885)
	S833= IMem.MEM8WordOut=>ICache.WData                        Premise(F886)
	S834= ICache.Out=>ICacheReg.In                              Premise(F887)
	S835= PC.Out=>IMMU.IEA                                      Premise(F888)
	S836= IMMU.IEA=addr+4                                       Path(S779,S835)
	S837= CP0.ASID=>IMMU.PID                                    Premise(F889)
	S838= IMMU.PID=pid                                          Path(S780,S837)
	S839= IMMU.Addr={pid,addr+4}                                IMMU-Search(S838,S836)
	S840= IAddrReg.In={pid,addr+4}                              Path(S839,S826)
	S841= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S838,S836)
	S842= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S841,S799)
	S843= IAddrReg.Out=>IMem.RAddr                              Premise(F890)
	S844= IMem.RAddr={pid,addr}                                 Path(S774,S843)
	S845= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S844,S761)
	S846= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S844,S761)
	S847= ICache.WData=IMemGet8Word({pid,addr})                 Path(S846,S833)
	S848= ICacheReg.Out=>IRMux.CacheData                        Premise(F891)
	S849= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F892)
	S850= IMem.Out=>IRMux.MemData                               Premise(F893)
	S851= IRMux.MemData={13,rS,rT,UIMM}                         Path(S845,S850)
	S852= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S851)
	S853= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F894)
	S854= IR_MEM.Out=>IR_DMMU1.In                               Premise(F895)
	S855= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F896)
	S856= ICache.Out=>IR_ID.In                                  Premise(F897)
	S857= IRMux.Out=>IR_ID.In                                   Premise(F898)
	S858= IR_ID.In={13,rS,rT,UIMM}                              Path(S852,S857)
	S859= ICache.Out=>IR_IMMU.In                                Premise(F899)
	S860= IR_EX.Out=>IR_MEM.In                                  Premise(F900)
	S861= IR_DMMU2.Out=>IR_WB.In                                Premise(F901)
	S862= IR_MEM.Out=>IR_WB.In                                  Premise(F902)
	S863= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F903)
	S864= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F904)
	S865= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F905)
	S866= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F906)
	S867= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F907)
	S868= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F908)
	S869= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F909)
	S870= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F910)
	S871= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F911)
	S872= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F912)
	S873= IR_EX.Out31_26=>CU_EX.Op                              Premise(F913)
	S874= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F914)
	S875= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F915)
	S876= CU_ID.IRFunc1=rT                                      Path(S772,S875)
	S877= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F916)
	S878= CU_ID.IRFunc2=rS                                      Path(S771,S877)
	S879= IR_ID.Out31_26=>CU_ID.Op                              Premise(F917)
	S880= CU_ID.Op=13                                           Path(S770,S879)
	S881= CU_ID.Func=alu_add                                    CU_ID(S880)
	S882= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F918)
	S883= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F919)
	S884= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F920)
	S885= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F921)
	S886= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F922)
	S887= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F923)
	S888= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F924)
	S889= IR_WB.Out31_26=>CU_WB.Op                              Premise(F925)
	S890= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F926)
	S891= CtrlA_EX=0                                            Premise(F927)
	S892= CtrlB_EX=0                                            Premise(F928)
	S893= CtrlALUOut_MEM=0                                      Premise(F929)
	S894= CtrlALUOut_DMMU1=0                                    Premise(F930)
	S895= CtrlALUOut_DMMU2=0                                    Premise(F931)
	S896= CtrlALUOut_WB=0                                       Premise(F932)
	S897= CtrlA_MEM=0                                           Premise(F933)
	S898= CtrlA_WB=0                                            Premise(F934)
	S899= CtrlB_MEM=0                                           Premise(F935)
	S900= CtrlB_WB=0                                            Premise(F936)
	S901= CtrlICache=0                                          Premise(F937)
	S902= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S742,S901)
	S903= CtrlIMMU=0                                            Premise(F938)
	S904= CtrlIR_DMMU1=0                                        Premise(F939)
	S905= CtrlIR_DMMU2=0                                        Premise(F940)
	S906= CtrlIR_EX=0                                           Premise(F941)
	S907= CtrlIR_ID=0                                           Premise(F942)
	S908= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S748,S907)
	S909= CtrlIR_IMMU=0                                         Premise(F943)
	S910= CtrlIR_MEM=0                                          Premise(F944)
	S911= CtrlIR_WB=0                                           Premise(F945)
	S912= CtrlGPR=1                                             Premise(F946)
	S913= CtrlIAddrReg=0                                        Premise(F947)
	S914= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S755,S913)
	S915= CtrlPC=0                                              Premise(F948)
	S916= CtrlPCInc=0                                           Premise(F949)
	S917= PC[CIA]=addr                                          PC-Hold(S758,S916)
	S918= PC[Out]=addr+4                                        PC-Hold(S759,S915,S916)
	S919= CtrlIMem=0                                            Premise(F950)
	S920= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S761,S919)
	S921= CtrlICacheReg=0                                       Premise(F951)
	S922= CtrlASIDIn=0                                          Premise(F952)
	S923= CtrlCP0=0                                             Premise(F953)
	S924= CP0[ASID]=pid                                         CP0-Hold(S765,S923)
	S925= CtrlEPCIn=0                                           Premise(F954)
	S926= CtrlExCodeIn=0                                        Premise(F955)
	S927= CtrlIRMux=0                                           Premise(F956)

POST	S902= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S742,S901)
	S908= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S748,S907)
	S914= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S755,S913)
	S917= PC[CIA]=addr                                          PC-Hold(S758,S916)
	S918= PC[Out]=addr+4                                        PC-Hold(S759,S915,S916)
	S920= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S761,S919)
	S924= CP0[ASID]=pid                                         CP0-Hold(S765,S923)

