Classic Timing Analyzer report for lizur
Fri Apr 07 12:08:22 2017
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 10.616 ns   ; S0   ; O3 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 10.616 ns       ; S0   ; O3   ;
; N/A   ; None              ; 10.615 ns       ; B0   ; O3   ;
; N/A   ; None              ; 10.564 ns       ; A1   ; O3   ;
; N/A   ; None              ; 10.539 ns       ; A1   ; Cout ;
; N/A   ; None              ; 10.513 ns       ; B1   ; O3   ;
; N/A   ; None              ; 10.488 ns       ; B1   ; Cout ;
; N/A   ; None              ; 10.452 ns       ; A2   ; O3   ;
; N/A   ; None              ; 10.350 ns       ; S0   ; Cout ;
; N/A   ; None              ; 10.330 ns       ; B3   ; Cout ;
; N/A   ; None              ; 10.330 ns       ; A0   ; O3   ;
; N/A   ; None              ; 10.324 ns       ; B2   ; O3   ;
; N/A   ; None              ; 10.239 ns       ; A2   ; Cout ;
; N/A   ; None              ; 10.138 ns       ; B2   ; Cout ;
; N/A   ; None              ; 9.977 ns        ; S0   ; O2   ;
; N/A   ; None              ; 9.971 ns        ; B0   ; O2   ;
; N/A   ; None              ; 9.895 ns        ; A0   ; O2   ;
; N/A   ; None              ; 9.872 ns        ; A1   ; O2   ;
; N/A   ; None              ; 9.676 ns        ; B1   ; O2   ;
; N/A   ; None              ; 9.639 ns        ; S1   ; Cout ;
; N/A   ; None              ; 9.516 ns        ; A3   ; Cout ;
; N/A   ; None              ; 9.410 ns        ; A2   ; O2   ;
; N/A   ; None              ; 9.396 ns        ; S1   ; O2   ;
; N/A   ; None              ; 9.381 ns        ; B0   ; Cout ;
; N/A   ; None              ; 9.301 ns        ; S1   ; O3   ;
; N/A   ; None              ; 9.287 ns        ; B3   ; O3   ;
; N/A   ; None              ; 9.281 ns        ; B2   ; O2   ;
; N/A   ; None              ; 9.278 ns        ; A3   ; O3   ;
; N/A   ; None              ; 9.107 ns        ; S0   ; O1   ;
; N/A   ; None              ; 9.106 ns        ; B0   ; O1   ;
; N/A   ; None              ; 9.093 ns        ; A0   ; Cout ;
; N/A   ; None              ; 8.929 ns        ; A1   ; O1   ;
; N/A   ; None              ; 8.878 ns        ; B1   ; O1   ;
; N/A   ; None              ; 8.821 ns        ; A0   ; O1   ;
; N/A   ; None              ; 8.765 ns        ; S1   ; O1   ;
; N/A   ; None              ; 7.856 ns        ; S0   ; O0   ;
; N/A   ; None              ; 7.855 ns        ; B0   ; O0   ;
; N/A   ; None              ; 7.785 ns        ; S1   ; O0   ;
; N/A   ; None              ; 7.569 ns        ; A0   ; O0   ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Fri Apr 07 12:08:20 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lizur -c lizur --timing_analysis_only
Info: Longest tpd from source pin "S0" to destination pin "O3" is 10.616 ns
    Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_Y9; Fanout = 11; PIN Node = 'S0'
    Info: 2: + IC(4.008 ns) + CELL(0.366 ns) = 5.146 ns; Loc. = LCCOMB_X21_Y1_N0; Fanout = 2; COMB Node = '7483:inst1|18~0'
    Info: 3: + IC(0.271 ns) + CELL(0.346 ns) = 5.763 ns; Loc. = LCCOMB_X21_Y1_N18; Fanout = 1; COMB Node = '7483:inst1|1~0'
    Info: 4: + IC(0.242 ns) + CELL(0.272 ns) = 6.277 ns; Loc. = LCCOMB_X21_Y1_N22; Fanout = 1; COMB Node = 'MUX41:inst4|6~0'
    Info: 5: + IC(2.341 ns) + CELL(1.998 ns) = 10.616 ns; Loc. = PIN_C11; Fanout = 0; PIN Node = 'O3'
    Info: Total cell delay = 3.754 ns ( 35.36 % )
    Info: Total interconnect delay = 6.862 ns ( 64.64 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 185 megabytes
    Info: Processing ended: Fri Apr 07 12:08:23 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


