#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Nov 27 09:43:07 2017
# Process ID: 3623
# Current directory: /home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb
# Command line: vivado -mode batch -source /home/ak/rfnoc/src/uhd-fpga/usrp3/tools/scripts/viv_sim_project.tcl -log xsim.log -nojournal
# Log file: /home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim.log
# Journal file: 
#-----------------------------------------------------------
source /home/ak/rfnoc/src/uhd-fpga/usrp3/tools/scripts/viv_sim_project.tcl
# set simulator       $::env(VIV_SIMULATOR)
# set design_srcs     $::env(VIV_DESIGN_SRCS)
# set sim_srcs        $::env(VIV_SIM_SRCS)
# set inc_srcs        $::env(VIV_INC_SRCS)
# set sim_top         $::env(VIV_SIM_TOP)
# set part_name       $::env(VIV_PART_NAME)
# set sim_runtime     $::env(VIV_SIM_RUNTIME)
# set sim_fast        $::env(VIV_SIM_FAST)
# set vivado_mode     $::env(VIV_MODE)
# set working_dir     [pwd]
# set sim_fileset "sim_1"
# set project_name "[string tolower $simulator]_proj"
# if [info exists ::env(VIV_SIM_COMPLIBDIR) ] {
#     set sim_complibdir  $::env(VIV_SIM_COMPLIBDIR)
#     if [expr [file isdirectory $sim_complibdir] == 0] {
#         set sim_complibdir  ""
#     }
# } else {
#     set sim_complibdir  ""
# }
# if [expr ([string equal $simulator "XSim"] == 0) && ([string length $sim_complibdir] == 0)] {
#     puts "BUILDER: \[ERROR\]: Could not resolve the location for the compiled simulation libraries."
#     puts "                  Please build libraries for chosen simulator and set the env or"
#     puts "                  makefile variable SIM_COMPLIBDIR to point to the location."
#     exit 1
# }
# puts "BUILDER: Creating Vivado simulation project part $part_name"
BUILDER: Creating Vivado simulation project part xc7k410tffg900-2
# create_project -part $part_name -force $project_name/$project_name
# foreach src_file $design_srcs {
#     set src_ext [file extension $src_file ]
#     if [expr [lsearch {.vhd .vhdl} $src_ext] >= 0] {
#         puts "BUILDER: Adding VHDL    : $src_file"
#         read_vhdl $src_file
#     } elseif [expr [lsearch {.v .vh} $src_ext] >= 0] {
#         puts "BUILDER: Adding Verilog : $src_file"
#         read_verilog $src_file
#     } elseif [expr [lsearch {.sv} $src_ext] >= 0] {
#         puts "BUILDER: Adding SVerilog: $src_file"
#         read_verilog -sv $src_file
#     } elseif [expr [lsearch {.xdc} $src_ext] >= 0] {
#         puts "BUILDER: Adding XDC     : $src_file"
#         read_xdc $src_file
#     } elseif [expr [lsearch {.xci} $src_ext] >= 0] {
#         puts "BUILDER: Adding IP      : $src_file"
#         read_ip $src_file
#     } elseif [expr [lsearch {.ngc .edif} $src_ext] >= 0] {
#         puts "BUILDER: Adding Netlist : $src_file"
#         read_edif $src_file
#     } elseif [expr [lsearch {.bd} $src_ext] >= 0] {
#             puts "BUILDER: Adding Block Diagram: $src_file"
#             add_files -norecurse $src_file
#     } elseif [expr [lsearch {.bxml} $src_ext] >= 0] {
#             puts "BUILDER: Adding Block Diagram XML: $src_file"
#             add_files -norecurse $src_file
#     } else {
#         puts "BUILDER: \[WARNING\] File ignored!!!: $src_file"
#     }
# }
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_demux4.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_demux8.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_demux.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_2clk_cascade.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo32_to_fifo64.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo64_to_fifo32.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_cascade.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop2.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_filter_mux4.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_loopback.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux4.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux8.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux_select.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/monitor_axi_fifo.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/shortfifo.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/sim/fifo/axi_fifo_2clk_sim.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_chdr_header_trigger.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_chdr_test_pattern.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_defs.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_dma_fifo.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_dma_master.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_embed_tlast.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_extract_tlast.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_fast_extract_tlast.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_fast_fifo.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_to_strobed.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/axi/strobed_to_axi.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/ad5662_auto_spi.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/arb_qualify_master.v
BUILDER: Adding SVerilog: /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_crossbar_intf.sv
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_crossbar.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_fifo_header.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_forwarding_cam.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_setting_reg.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_slave_mux.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_test_vfifo.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/bin2gray.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/binary_encoder.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/dram_2port.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/filter_bad_sid.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/gpio_atr_io.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/gpio_atr.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/gray2bin.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/por_gen.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/priority_encoder_one_hot.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/priority_encoder.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/radio_ctrl_proc.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/reset_sync.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/s7_icap_wb.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/serial_to_settings.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/settings_bus_crossclock.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/settings_bus_mux_crossclock.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/settings_bus_mux.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/settings_bus_timed_fifo.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/simple_i2c_core.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/simple_spi_core.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer_impl.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/user_settings.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/vita/flow_control_responder.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/vita/packet_error_responder.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/timing/time_compare.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/timing/timekeeper.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/timing/pps_generator.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/timing/pps_synchronizer.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/axis_packet_debug.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/chdr_eth_framer.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/cvita_chunker.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/cvita_dechunker.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/cvita_dest_lookup.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/cvita_insert_tlast.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/cvita_packet_debug.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_dispatch.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_interface.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/fix_short_packet.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/ip_hdr_checksum.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/source_flow_control.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/vita_eth_framer.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/acc.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/add2_and_clip_reg.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/add2_and_clip.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/add2_and_round_reg.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/add2_and_round.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/add2_reg.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/add2.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/add_then_mac.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/cic_decim.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/cic_dec_shifter.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/cic_interp.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/cic_int_shifter.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/cic_strober.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/clip_reg.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/clip.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/cordic_stage.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/cordic_z24.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/ddc_chain.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/duc_chain.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/hb47_int.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/hb_dec.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/hb_interp.v
BUILDER: [WARNING] File ignored!!!: /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/Makefile.srcs
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/round_reg.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/round_sd.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/round.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/rx_dcoffset.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/rx_frontend.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/sign_extend.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/small_hb_dec.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/small_hb_int.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/srl.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/dsp/tx_frontend.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/radio/radio_core.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/radio/radio_core_regs.vh
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/radio/db_control.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/radio/rx_frontend_gen3.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/radio/tx_frontend_gen3.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/radio/rx_control_gen3.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/radio/tx_control_gen3.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/radio/noc_block_radio_core.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cmd_pkt_proc.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_fifo_large.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_deframer.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_shell.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_shell_regs.vh
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_packet_mux.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_wrapper.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_bit_reduce.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_axi_fifo_loopback.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_axi_dma_fifo.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_fir_filter.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_fft.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_null_source_sink.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_schmidl_cox.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_packet_resizer.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_split_stream.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_vector_iir.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_addsub.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_window.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_keep_one_in_n.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_pfb.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_export_io.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_conv_encoder_qpsk.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_siggen.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_digital_gain.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_debug.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/pfb.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/pfb_stage.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/null_source.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/schmidl_cox.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/split_stream.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/split_stream_fifo.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/conj.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/delay_fifo.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/delay_type2.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/delay_type3.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/complex_to_magsq.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/phase_accum.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/complex_invert.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/periodic_framer.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/threshold_scaled.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/moving_sum.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/peak_finder.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/window.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/counter.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/puncture.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/symbol_to_gray_bits.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/ram_to_fifo.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/const.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/const_sreg.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cmul.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cadd.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_input_port.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_output_port.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_responder.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/keep_one_in_n.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/vector_iir.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/addsub.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/packet_resizer.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_pipe.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/multiply.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/mult.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/mult_add.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/mult_rc.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/mult_add_rc.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fft_shift.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_pipe_join.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_pipe_mac.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_round_and_clip_complex.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_round_complex.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_clip_complex.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_join.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_sync.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/split_complex.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_round_and_clip.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/join_complex.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_round.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_clip.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_clip_unsigned.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_serializer.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_deserializer.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_packer.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/complex_to_mag_approx.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_file_source.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_file_io.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/file_source.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/file_sink.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/ofdm_plateau_detector.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/ofdm_peak_detector.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/delay.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/fifo_srl.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/rng.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/f15_avg.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/f15_binmap.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/f15_core.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/f15_eoseq.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/f15_histo_mem.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/f15_line_mem.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/f15_logpwr.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/f15_maxhold.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/f15_packetizer.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/f15_rise_decay.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/f15_wf_agg.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/axi_logpwr.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_logpwr.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_fosphor.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_moving_avg.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/ofdm_constellation_demapper.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_ofdm_constellation_demapper.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/one_tap_equalizer.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_eq.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_ddc.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_duc.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cvita_hdr_parser.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cvita_hdr_encoder.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cvita_hdr_decoder.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cvita_hdr_modify.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_async_stream.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_rate_change.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_tag_time.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_drop_packet.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_drop_partial_packet.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic_timed.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/ddc.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/duc.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cic_decimate.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cic_interpolate.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/sine_tone.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_fir_filter.v
BUILDER: Adding Verilog : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fir_filter_slice.v
BUILDER: Adding VHDL    : /home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/addsub.vhd
BUILDER: Adding IP      : /home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/build-ip/xc7k410tffg900-2/channelizer_c_counter_binary_v12_0_i0/channelizer_c_counter_binary_v12_0_i0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
BUILDER: Adding IP      : /home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/build-ip/xc7k410tffg900-2/channelizer_c_counter_binary_v12_0_i1/channelizer_c_counter_binary_v12_0_i1.xci
BUILDER: Adding IP      : /home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/build-ip/xc7k410tffg900-2/channelizer_fir_compiler_v7_2_i0/channelizer_fir_compiler_v7_2_i0.xci
BUILDER: Adding IP      : /home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/build-ip/xc7k410tffg900-2/channelizer_xfft_v9_0_i0/channelizer_xfft_v9_0_i0.xci
# foreach sim_src $sim_srcs {
#     puts "BUILDER: Adding Sim Src : $sim_src"
#     add_files -fileset $sim_fileset -norecurse $sim_src
# }
BUILDER: Adding Sim Src : /home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/noc_block_fir_tb.sv
BUILDER: Adding Sim Src : /home/ak/ootmods/rfnoc-ppchan/rfnoc/fpga-src/noc_block_fir.v
BUILDER: Adding Sim Src : /home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/vhdl/channelizer.vhd
BUILDER: Adding Sim Src : /home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/vhdl/channelizer_entity_declarations.vhd
BUILDER: Adding Sim Src : /home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/vhdl/conv_pkg.vhd
BUILDER: Adding Sim Src : /home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/vhdl/single_reg_w_init.vhd
BUILDER: Adding Sim Src : /home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/vhdl/srl17e.vhd
BUILDER: Adding Sim Src : /home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/vhdl/synth_reg.vhd
BUILDER: Adding Sim Src : /home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/vhdl/synth_reg_reg.vhd
BUILDER: Adding Sim Src : /home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/vhdl/synth_reg_w_init.vhd
BUILDER: Adding Sim Src : /home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/vhdl/xlclockdriver_rd.vhd
# foreach inc_src $inc_srcs {
#     puts "BUILDER: Adding Inc Src : $inc_src"
#     add_files -fileset $sim_fileset -norecurse $inc_src
# }
BUILDER: Adding Inc Src : /home/ak/rfnoc/src/uhd-fpga/usrp3/sim/general/sim_clks_rsts.vh
BUILDER: Adding Inc Src : /home/ak/rfnoc/src/uhd-fpga/usrp3/sim/general/sim_exec_report.vh
BUILDER: Adding Inc Src : /home/ak/rfnoc/src/uhd-fpga/usrp3/sim/general/sim_math.vh
BUILDER: Adding Inc Src : /home/ak/rfnoc/src/uhd-fpga/usrp3/sim/general/sim_file_io.svh
BUILDER: Adding Inc Src : /home/ak/rfnoc/src/uhd-fpga/usrp3/sim/axi/sim_axi4_lib.svh
BUILDER: Adding Inc Src : /home/ak/rfnoc/src/uhd-fpga/usrp3/sim/axi/sim_axis_lib.svh
BUILDER: Adding Inc Src : /home/ak/rfnoc/src/uhd-fpga/usrp3/sim/axi/sim_cvita_lib.svh
BUILDER: Adding Inc Src : /home/ak/rfnoc/src/uhd-fpga/usrp3/sim/control/sim_set_rb_lib.svh
BUILDER: Adding Inc Src : /home/ak/rfnoc/src/uhd-fpga/usrp3/sim/rfnoc/sim_rfnoc_lib.svh
# set_property top $sim_top [get_filesets $sim_fileset]
# set_property default_lib xil_defaultlib [current_project]
# update_compile_order -fileset sim_1 -quiet
# set_property target_simulator $simulator [current_project]
# if [expr [string equal $simulator "XSim"] == 1] {
#     set_property verilog_define "WORKING_DIR=\"$working_dir\"" [get_filesets $sim_fileset]
# } else {
#     set_property verilog_define "WORKING_DIR=$working_dir" [get_filesets $sim_fileset]
# }
# set_property xsim.simulate.runtime "${sim_runtime}us" -objects [get_filesets $sim_fileset]
# set_property xsim.elaborate.debug_level "all" -objects [get_filesets $sim_fileset]
# set_property xsim.elaborate.unifast $sim_fast -objects [get_filesets $sim_fileset]
# set_property xsim.elaborate.xelab.more_options -value {-timescale 1ns/1ns} -objects [get_filesets $sim_fileset]
# if [expr [string equal $simulator "Modelsim"] == 1] {
#     set sim_64bit       $::env(VIV_SIM_64BIT)
# 
#     set_property compxlib.compiled_library_dir $sim_complibdir [current_project]
#     # Does not work yet (as of Vivado 2015.2), but will be useful for 32-bit support
#     # See: http://www.xilinx.com/support/answers/62210.html
#     set_property modelsim.64bit $sim_64bit -objects [get_filesets $sim_fileset]
#     set_property modelsim.simulate.runtime "${sim_runtime}ns" -objects [get_filesets $sim_fileset]
#     set_property modelsim.elaborate.acc "true" -objects [get_filesets $sim_fileset]
#     set_property modelsim.simulate.log_all_signals "true" -objects [get_filesets $sim_fileset]
#     set_property modelsim.simulate.vsim.more_options -value "-c" -objects [get_filesets $sim_fileset]
#     set_property modelsim.elaborate.unifast $sim_fast -objects [get_filesets $sim_fileset]
#     if [info exists ::env(VIV_SIM_USER_DO) ] {
#         set_property modelsim.simulate.custom_udo -value "$::env(VIV_SIM_USER_DO)" -objects [get_filesets $sim_fileset]
#     }
# }
# launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'noc_block_fir_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported '/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.sim/sim_1/behav/channelizer_fir_compiler_v7_2_i0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.sim/sim_1/behav'
xvlog -m64 --relax -prj noc_block_fir_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_2port
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fifo_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fifo_flop2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fifo_flop
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fifo_short
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setting_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chdr_framer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cvita_hdr_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cvita_hdr_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_cascade.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fifo_cascade
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer_impl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/vita/flow_control_responder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_control_responder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/vita/packet_error_responder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module packet_error_responder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_packet_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/bin2gray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2gray
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/gray2bin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray2bin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/timing/time_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/source_flow_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module source_flow_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_fifo_large.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chdr_fifo_large
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_responder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_responder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cvita_hdr_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cvita_hdr_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_demux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_demux4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/sim/fifo/axi_fifo_2clk_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fifo_2clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cmd_pkt_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmd_pkt_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_deframer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chdr_deframer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_input_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_input_port
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_output_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_output_port
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_forwarding_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_forwarding_cam
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_slave_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_shell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_shell
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_crossbar_intf.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi/sim_axis_lib.svh:31]
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi/sim_axis_lib.svh:126]
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi/sim_cvita_lib.svh:115]
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi/sim_cvita_lib.svh:314]
INFO: [VRFC 10-311] analyzing module axi_crossbar_intf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_crossbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_export_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_block_export_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/fpga-src/noc_block_fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_block_fir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/noc_block_fir_tb.sv" into library xil_defaultlib
WARNING: [VRFC 10-1195] overwriting previous definition of module axis_t [../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi/sim_axis_lib.svh:7]
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi/sim_axis_lib.svh:31]
WARNING: [VRFC 10-1195] overwriting previous definition of module axis_master [../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi/sim_axis_lib.svh:27]
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi/sim_axis_lib.svh:126]
WARNING: [VRFC 10-1195] overwriting previous definition of module axis_slave [../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi/sim_axis_lib.svh:122]
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi/sim_cvita_lib.svh:115]
WARNING: [VRFC 10-1195] overwriting previous definition of module cvita_master [../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi/sim_cvita_lib.svh:111]
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi/sim_cvita_lib.svh:314]
WARNING: [VRFC 10-1195] overwriting previous definition of module cvita_slave [../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi/sim_cvita_lib.svh:310]
WARNING: [VRFC 10-1195] overwriting previous definition of module settings_bus_t [../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control/sim_set_rb_lib.svh:7]
WARNING: [VRFC 10-1195] overwriting previous definition of module settings_bus_master [../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control/sim_set_rb_lib.svh:29]
WARNING: [VRFC 10-1195] overwriting previous definition of module settings_bus_slave [../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control/sim_set_rb_lib.svh:101]
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc/sim_rfnoc_lib.svh:128]
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc/sim_rfnoc_lib.svh:136]
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc/sim_rfnoc_lib.svh:148]
INFO: [VRFC 10-311] analyzing module noc_block_fir_tb
ERROR: [VRFC 10-91] NUM_ITERATIONS is not declared [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/noc_block_fir_tb.sv:121]
ERROR: [VRFC 10-91] FFT_SIZE is not declared [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/noc_block_fir_tb.sv:130]
ERROR: [VRFC 10-91] NUM_ITERATIONS is not declared [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/noc_block_fir_tb.sv:135]
ERROR: [VRFC 10-91] FFT_SIZE is not declared [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/noc_block_fir_tb.sv:151]
ERROR: [VRFC 10-1040] module noc_block_fir_tb ignored due to previous errors [/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/noc_block_fir_tb.sv:28]
xvhdl -m64 --relax -prj noc_block_fir_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/vhdl/conv_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/vhdl/single_reg_w_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity single_reg_w_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/vhdl/srl17e.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity srl17e
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_5
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0_1
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0_1
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_1/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_1/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_addsub_v3_0_1/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_addsub_v3_0_1/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0_8
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/c_addsub_v12_0_8/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0_8
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_8
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd" into library c_gate_bit_v12_0_1
INFO: [VRFC 10-307] analyzing entity c_gate_bit_tile
INFO: [VRFC 10-307] analyzing entity c_gate_bit_tier
INFO: [VRFC 10-307] analyzing entity c_gate_bit_v12_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0.vhd" into library c_gate_bit_v12_0_1
INFO: [VRFC 10-307] analyzing entity c_gate_bit_v12_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_counter_v3_0_1/hdl/xbip_counter_v3_0_vh_rfs.vhd" into library xbip_counter_v3_0_1
INFO: [VRFC 10-307] analyzing entity dsp48_counter
INFO: [VRFC 10-307] analyzing entity fabric_counter
INFO: [VRFC 10-307] analyzing entity xbip_counter_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_counter_v3_0_1/hdl/xbip_counter_v3_0.vhd" into library xbip_counter_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_counter_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd" into library c_counter_binary_v12_0_8
INFO: [VRFC 10-307] analyzing entity c_counter_binary_v12_0_8_legacy
INFO: [VRFC 10-307] analyzing entity c_counter_binary_v12_0_8_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0.vhd" into library c_counter_binary_v12_0_8
INFO: [VRFC 10-307] analyzing entity c_counter_binary_v12_0_8
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/build-ip/xc7k410tffg900-2/channelizer_c_counter_binary_v12_0_i0/sim/channelizer_c_counter_binary_v12_0_i0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity channelizer_c_counter_binary_v12_0_i0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/build-ip/xc7k410tffg900-2/channelizer_c_counter_binary_v12_0_i1/sim/channelizer_c_counter_binary_v12_0_i1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity channelizer_c_counter_binary_v12_0_i1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_1
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd" into library fir_compiler_v7_2_5
INFO: [VRFC 10-307] analyzing entity sp_mem
INFO: [VRFC 10-307] analyzing entity dpr_mem
INFO: [VRFC 10-307] analyzing entity dpt_mem
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity muxf_bus
INFO: [VRFC 10-307] analyzing entity buff
INFO: [VRFC 10-307] analyzing entity wrap_buff
INFO: [VRFC 10-307] analyzing entity cntrl_delay
INFO: [VRFC 10-307] analyzing entity add_sub
INFO: [VRFC 10-307] analyzing entity calc
INFO: [VRFC 10-307] analyzing entity add_accum
INFO: [VRFC 10-307] analyzing entity addsub_mult_add
INFO: [VRFC 10-307] analyzing entity addsub_mult_accum
INFO: [VRFC 10-307] analyzing entity rounder
INFO: [VRFC 10-307] analyzing entity filt_mem
INFO: [VRFC 10-307] analyzing entity cnfg_and_reload
INFO: [VRFC 10-307] analyzing entity ext_mult
INFO: [VRFC 10-307] analyzing entity single_rate
INFO: [VRFC 10-307] analyzing entity halfband_interpolation
INFO: [VRFC 10-307] analyzing entity halfband_decimation
INFO: [VRFC 10-307] analyzing entity polyphase_decimation
INFO: [VRFC 10-307] analyzing entity decimation
INFO: [VRFC 10-307] analyzing entity polyphase_interpolation
INFO: [VRFC 10-307] analyzing entity transpose_single_rate
INFO: [VRFC 10-307] analyzing entity transpose_decimation
INFO: [VRFC 10-307] analyzing entity transpose_interpolation
INFO: [VRFC 10-307] analyzing entity single_rate_hb_hilb_ipol
INFO: [VRFC 10-307] analyzing entity fir_compiler_v7_2_5_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2.vhd" into library fir_compiler_v7_2_5
INFO: [VRFC 10-307] analyzing entity fir_compiler_v7_2_5
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/build-ip/xc7k410tffg900-2/channelizer_fir_compiler_v7_2_i0/sim/channelizer_fir_compiler_v7_2_i0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity channelizer_fir_compiler_v7_2_i0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/c_mux_bit_v12_0_1/hdl/c_mux_bit_v12_0_vh_rfs.vhd" into library c_mux_bit_v12_0_1
INFO: [VRFC 10-307] analyzing entity c_mux_bit_pipereg
INFO: [VRFC 10-307] analyzing entity c_mux_bit_4to1
INFO: [VRFC 10-307] analyzing entity c_mux_bit_8to1
INFO: [VRFC 10-307] analyzing entity c_mux_bit_16to1
INFO: [VRFC 10-307] analyzing entity c_mux_bit_32to1
INFO: [VRFC 10-307] analyzing entity c_mux_bit_v12_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/c_mux_bit_v12_0_1/hdl/c_mux_bit_v12_0.vhd" into library c_mux_bit_v12_0_1
INFO: [VRFC 10-307] analyzing entity c_mux_bit_v12_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd" into library c_shift_ram_v12_0_8
INFO: [VRFC 10-307] analyzing entity flop
INFO: [VRFC 10-307] analyzing entity sr
INFO: [VRFC 10-307] analyzing entity srl_clb
INFO: [VRFC 10-307] analyzing entity c_shift_ram_speedmux
INFO: [VRFC 10-307] analyzing entity c_shift_ram_v12_0_8_legacy
INFO: [VRFC 10-307] analyzing entity c_shift_ram_v12_0_8_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0.vhd" into library c_shift_ram_v12_0_8
INFO: [VRFC 10-307] analyzing entity c_shift_ram_v12_0_8
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_bram18k_v3_0_1/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xbip_bram18k_v3_0_1/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_10
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_10_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0_10
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd" into library cmpy_v6_0_10
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity input_negation
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity cmpy_xfft_so_sync
INFO: [VRFC 10-307] analyzing entity cmpy_mux2to1
INFO: [VRFC 10-307] analyzing entity cmpy_3_mult18_lut
INFO: [VRFC 10-307] analyzing entity cmpy_3_dsp48_mult
INFO: [VRFC 10-307] analyzing entity cmpy_3_dsp48
INFO: [VRFC 10-307] analyzing entity cmpy_4_mult18_lut
INFO: [VRFC 10-307] analyzing entity cmpy_4_dsp48_mult
INFO: [VRFC 10-307] analyzing entity cmpy_4_dsp48
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0_10_synth
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0_10_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/cmpy_v6_0_10/hdl/cmpy_v6_0.vhd" into library cmpy_v6_0_10
INFO: [VRFC 10-307] analyzing entity cmpy_v6_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/floating_point_v7_0_11/hdl/floating_point_v7_0_vh_rfs.vhd" into library floating_point_v7_0_11
INFO: [VRFC 10-307] analyzing entity fdgS
INFO: [VRFC 10-307] analyzing entity fdgW
INFO: [VRFC 10-307] analyzing entity lutV
INFO: [VRFC 10-307] analyzing entity lutS
INFO: [VRFC 10-307] analyzing entity lutN
INFO: [VRFC 10-307] analyzing entity lutNMuxS
INFO: [VRFC 10-307] analyzing entity srl16eS
INFO: [VRFC 10-307] analyzing entity delayS
INFO: [VRFC 10-307] analyzing entity andW
INFO: [VRFC 10-307] analyzing entity orW
INFO: [VRFC 10-307] analyzing entity srl16ew
INFO: [VRFC 10-307] analyzing entity delayW
INFO: [VRFC 10-307] analyzing entity compW
INFO: [VRFC 10-307] analyzing entity addSubW
INFO: [VRFC 10-307] analyzing entity equalW
INFO: [VRFC 10-307] analyzing entity addW
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity cntrlgen
INFO: [VRFC 10-307] analyzing entity cntrlgen2
INFO: [VRFC 10-307] analyzing entity ppGenR8
INFO: [VRFC 10-307] analyzing entity ppGenR8Msb2
INFO: [VRFC 10-307] analyzing entity addSubShGW
INFO: [VRFC 10-307] analyzing entity addSubShFW
INFO: [VRFC 10-307] analyzing entity vmRoundW
INFO: [VRFC 10-307] analyzing entity vmsMultCore
INFO: [VRFC 10-307] analyzing entity wideEmbedMult4
INFO: [VRFC 10-307] analyzing entity wideEmbedMult16
INFO: [VRFC 10-307] analyzing entity wideEmbedMult
INFO: [VRFC 10-307] analyzing entity dsp48MultALine
INFO: [VRFC 10-307] analyzing entity dsp48Mult
INFO: [VRFC 10-307] analyzing entity xMult
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity delay_s
INFO: [VRFC 10-307] analyzing entity mux_bus2
INFO: [VRFC 10-307] analyzing entity twos_comp
INFO: [VRFC 10-307] analyzing entity carry_chain
INFO: [VRFC 10-307] analyzing entity mux4
INFO: [VRFC 10-307] analyzing entity compare_gt
INFO: [VRFC 10-307] analyzing entity compare_eq_im
INFO: [VRFC 10-307] analyzing entity compare_ne_im
INFO: [VRFC 10-307] analyzing entity compare_eq
INFO: [VRFC 10-307] analyzing entity compare
INFO: [VRFC 10-307] analyzing entity special_detect
INFO: [VRFC 10-307] analyzing entity norm_zero_det
INFO: [VRFC 10-307] analyzing entity zero_det_sel
INFO: [VRFC 10-307] analyzing entity shift_msb_first
INFO: [VRFC 10-307] analyzing entity flt_dec_op
INFO: [VRFC 10-307] analyzing entity flt_dec_op_lat
INFO: [VRFC 10-307] analyzing entity lead_zero_encode
INFO: [VRFC 10-307] analyzing entity lead_zero_encode_shift
INFO: [VRFC 10-307] analyzing entity dsp48e1_wrapper
INFO: [VRFC 10-307] analyzing entity dsp48e2_wrapper
INFO: [VRFC 10-307] analyzing entity addsub_logic
INFO: [VRFC 10-307] analyzing entity addsub_dsp
INFO: [VRFC 10-307] analyzing entity addsub
INFO: [VRFC 10-307] analyzing entity flt_round_bit
INFO: [VRFC 10-307] analyzing entity renorm_and_round_logic
INFO: [VRFC 10-307] analyzing entity norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-307] analyzing entity norm_and_round_logic
INFO: [VRFC 10-307] analyzing entity alignment
INFO: [VRFC 10-307] analyzing entity normalize
INFO: [VRFC 10-307] analyzing entity align_add_dsp48e1_sgl
INFO: [VRFC 10-307] analyzing entity align_add
INFO: [VRFC 10-307] analyzing entity multadd
INFO: [VRFC 10-307] analyzing entity compare_ge
INFO: [VRFC 10-307] analyzing entity fix_to_flt_conv_exp
INFO: [VRFC 10-307] analyzing entity fix_to_flt_conv
INFO: [VRFC 10-307] analyzing entity flt_to_fix_conv
INFO: [VRFC 10-307] analyzing entity flt_to_flt_conv_exp
INFO: [VRFC 10-307] analyzing entity flt_to_flt_conv
INFO: [VRFC 10-307] analyzing entity fp_cmp
INFO: [VRFC 10-307] analyzing entity flt_sqrt_mant_addsub
INFO: [VRFC 10-307] analyzing entity flt_sqrt_mant
INFO: [VRFC 10-307] analyzing entity flt_sqrt_exp
INFO: [VRFC 10-307] analyzing entity flt_sqrt
INFO: [VRFC 10-307] analyzing entity flt_div_mant_addsub
INFO: [VRFC 10-307] analyzing entity flt_div_mant
INFO: [VRFC 10-307] analyzing entity flt_div_exp
INFO: [VRFC 10-307] analyzing entity flt_div
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_lat_dbl
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_sgl
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_dbl
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e2_dbl
INFO: [VRFC 10-307] analyzing entity fix_mult_qq
INFO: [VRFC 10-307] analyzing entity fix_mult_xx
INFO: [VRFC 10-307] analyzing entity fix_mult
INFO: [VRFC 10-307] analyzing entity flt_round_dsp_opt_full
INFO: [VRFC 10-307] analyzing entity flt_round_dsp_opt_part
INFO: [VRFC 10-307] analyzing entity flt_mult_round
INFO: [VRFC 10-307] analyzing entity flt_mult_exp
INFO: [VRFC 10-307] analyzing entity flt_mult
INFO: [VRFC 10-307] analyzing entity flt_add_exp
INFO: [VRFC 10-307] analyzing entity flt_add_logic
INFO: [VRFC 10-307] analyzing entity flt_add_dsp
INFO: [VRFC 10-307] analyzing entity flt_add_lat_align_add
INFO: [VRFC 10-307] analyzing entity flt_add_lat_norm
INFO: [VRFC 10-307] analyzing entity flt_add_lat_exp
INFO: [VRFC 10-307] analyzing entity flt_add_lat
INFO: [VRFC 10-307] analyzing entity flt_add
INFO: [VRFC 10-307] analyzing entity flt_recip_approx
INFO: [VRFC 10-307] analyzing entity flt_recip_nr
INFO: [VRFC 10-307] analyzing entity flt_recip_reduction_calc
INFO: [VRFC 10-307] analyzing entity flt_recip_eval
INFO: [VRFC 10-307] analyzing entity flt_recip_postprocess
INFO: [VRFC 10-307] analyzing entity flt_recip_specialcase
INFO: [VRFC 10-307] analyzing entity flt_recip_recomb
INFO: [VRFC 10-307] analyzing entity flt_recipsqrt_dp_m_calc
INFO: [VRFC 10-307] analyzing entity flt_recip
INFO: [VRFC 10-307] analyzing entity flt_log_addsub
INFO: [VRFC 10-307] analyzing entity flt_log_addsub_taylor_fabric
INFO: [VRFC 10-307] analyzing entity flt_log_addsub_taylor_combiner_fabric
INFO: [VRFC 10-307] analyzing entity flt_log_single_one_detect
INFO: [VRFC 10-307] analyzing entity flt_log_inproc
INFO: [VRFC 10-307] analyzing entity flt_log_exp
INFO: [VRFC 10-307] analyzing entity flt_log_L_block_memory
INFO: [VRFC 10-307] analyzing entity flt_pt_log_L_block
INFO: [VRFC 10-307] analyzing entity flt_log_rr_mul_iter
INFO: [VRFC 10-307] analyzing entity flt_log_rr_mul
INFO: [VRFC 10-307] analyzing entity flt_log_rr
INFO: [VRFC 10-307] analyzing entity flt_log_taylor
INFO: [VRFC 10-307] analyzing entity flt_log_shift_msb_first
INFO: [VRFC 10-307] analyzing entity flt_log_lead_zero_encode
INFO: [VRFC 10-307] analyzing entity flt_log_normalize
INFO: [VRFC 10-307] analyzing entity flt_log_norm
INFO: [VRFC 10-307] analyzing entity flt_log_rnd
INFO: [VRFC 10-307] analyzing entity flt_log_specialcase
INFO: [VRFC 10-307] analyzing entity flt_log_recomb
INFO: [VRFC 10-307] analyzing entity flt_log
INFO: [VRFC 10-307] analyzing entity flt_exp_specialcase
INFO: [VRFC 10-307] analyzing entity flt_exp_recomb
INFO: [VRFC 10-307] analyzing entity flt_exp_ccm
INFO: [VRFC 10-307] analyzing entity flt_exp_e2A
INFO: [VRFC 10-307] analyzing entity flt_exp_dp_poly
INFO: [VRFC 10-307] analyzing entity flt_exp_e2zmzm1
INFO: [VRFC 10-307] analyzing entity flt_exp
INFO: [VRFC 10-307] analyzing entity flt_fma_specialcase
INFO: [VRFC 10-307] analyzing entity flt_fma_round_bit
INFO: [VRFC 10-307] analyzing entity flt_fma_renorm_and_round_logic
INFO: [VRFC 10-307] analyzing entity flt_fma_special_detect
INFO: [VRFC 10-307] analyzing entity flt_fma_add_exp
INFO: [VRFC 10-307] analyzing entity flt_fma_alignment
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub_dsp1
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub_dsp2
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub
INFO: [VRFC 10-307] analyzing entity flt_fma_align_add
INFO: [VRFC 10-307] analyzing entity flt_fma_norm_logic
INFO: [VRFC 10-307] analyzing entity flt_fma_add_logic
INFO: [VRFC 10-307] analyzing entity flt_fma_add
INFO: [VRFC 10-307] analyzing entity flt_fma_mul
INFO: [VRFC 10-307] analyzing entity flt_fma
INFO: [VRFC 10-307] analyzing entity flt_accum_flt_to_fix
INFO: [VRFC 10-307] analyzing entity flt_accum_bit_encode
INFO: [VRFC 10-307] analyzing entity flt_accum
INFO: [VRFC 10-307] analyzing entity floating_point_v7_0_11_viv
INFO: [VRFC 10-307] analyzing entity floating_point_v7_0_11
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd" into library xfft_v9_0_9
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-307] analyzing entity adder_bypass
INFO: [VRFC 10-307] analyzing entity logic_gate
INFO: [VRFC 10-307] analyzing entity equ_rtl
INFO: [VRFC 10-307] analyzing entity cnt_sat
INFO: [VRFC 10-307] analyzing entity cnt_tc_rtl
INFO: [VRFC 10-307] analyzing entity cnt_tc_rtl_a
INFO: [VRFC 10-307] analyzing entity shift_ram
INFO: [VRFC 10-307] analyzing entity mux_bus2
INFO: [VRFC 10-307] analyzing entity mux_bus4
INFO: [VRFC 10-307] analyzing entity mux_bus8
INFO: [VRFC 10-307] analyzing entity mux_bus16
INFO: [VRFC 10-307] analyzing entity mux_bus32
INFO: [VRFC 10-307] analyzing entity dist_mem
INFO: [VRFC 10-307] analyzing entity dpm
INFO: [VRFC 10-307] analyzing entity dpm_hybrid
INFO: [VRFC 10-307] analyzing entity reg_rs_rtl
INFO: [VRFC 10-307] analyzing entity sub_byp
INFO: [VRFC 10-307] analyzing entity sub_byp_j
INFO: [VRFC 10-307] analyzing entity subtracter
INFO: [VRFC 10-307] analyzing entity xor_bit_gate
INFO: [VRFC 10-307] analyzing entity arith_shift1
INFO: [VRFC 10-307] analyzing entity arith_shift3
INFO: [VRFC 10-307] analyzing entity butterfly_DSP48E
INFO: [VRFC 10-307] analyzing entity butterfly_dsp48e_hybrid
INFO: [VRFC 10-307] analyzing entity butterfly_DSP48E_bypass
INFO: [VRFC 10-307] analyzing entity butterfly_dsp48e_bypass_hybrid
INFO: [VRFC 10-307] analyzing entity butterfly_DSP48E_mul_j_bypass
INFO: [VRFC 10-307] analyzing entity butterfly_dsp48e_mul_j_bypass_hybrid
INFO: [VRFC 10-307] analyzing entity butterfly_DSP48E_SIMD
INFO: [VRFC 10-307] analyzing entity butterfly_DSP48E_SIMD_bypass
INFO: [VRFC 10-307] analyzing entity butterfly_DSP48E_SIMD_mul_j_bypass
INFO: [VRFC 10-307] analyzing entity bf_dsp
INFO: [VRFC 10-307] analyzing entity bf_dsp_bypass
INFO: [VRFC 10-307] analyzing entity bf_dsp_mul_j_bypass
INFO: [VRFC 10-307] analyzing entity bfly_byp
INFO: [VRFC 10-307] analyzing entity bfly_byp_j
INFO: [VRFC 10-307] analyzing entity butterfly
INFO: [VRFC 10-307] analyzing entity twos_comp
INFO: [VRFC 10-307] analyzing entity cmpy
INFO: [VRFC 10-307] analyzing entity dfly_byp
INFO: [VRFC 10-307] analyzing entity dragonfly_DSP48_bypass
INFO: [VRFC 10-307] analyzing entity so_xk_counter
INFO: [VRFC 10-307] analyzing entity flow_control_b
INFO: [VRFC 10-307] analyzing entity flow_control_c
INFO: [VRFC 10-307] analyzing entity max2_2
INFO: [VRFC 10-307] analyzing entity in_ranger
INFO: [VRFC 10-307] analyzing entity in_switch4
INFO: [VRFC 10-307] analyzing entity out_addr_gen_b
INFO: [VRFC 10-307] analyzing entity out_switch4
INFO: [VRFC 10-307] analyzing entity overflow_gen
INFO: [VRFC 10-307] analyzing entity unbiased_round
INFO: [VRFC 10-307] analyzing entity pe4
INFO: [VRFC 10-307] analyzing entity r2_in_addr
INFO: [VRFC 10-307] analyzing entity r2_ovflo_gen
INFO: [VRFC 10-307] analyzing entity r2_pe
INFO: [VRFC 10-307] analyzing entity range_r2
INFO: [VRFC 10-307] analyzing entity r2_ranger
INFO: [VRFC 10-307] analyzing entity r2_rw_addr
INFO: [VRFC 10-307] analyzing entity r2_tw_addr
INFO: [VRFC 10-307] analyzing entity twgen_distmem
INFO: [VRFC 10-307] analyzing entity twgen_distmem_so
INFO: [VRFC 10-307] analyzing entity twgen_half_sincos
INFO: [VRFC 10-307] analyzing entity twgen_quarter_sin
INFO: [VRFC 10-307] analyzing entity twiddle_gen
INFO: [VRFC 10-307] analyzing entity r2_control
INFO: [VRFC 10-307] analyzing entity scale_logic
INFO: [VRFC 10-307] analyzing entity r2_datapath
INFO: [VRFC 10-307] analyzing entity rw_addr_gen_b
INFO: [VRFC 10-307] analyzing entity tw_gen_p2
INFO: [VRFC 10-307] analyzing entity tw_gen_p4
INFO: [VRFC 10-307] analyzing entity tw_addr_gen
INFO: [VRFC 10-307] analyzing entity r4_control
INFO: [VRFC 10-307] analyzing entity range_r4
INFO: [VRFC 10-307] analyzing entity r4_ranger
INFO: [VRFC 10-307] analyzing entity r4_datapath
INFO: [VRFC 10-307] analyzing entity r22_twos_comp_mux
INFO: [VRFC 10-307] analyzing entity r22_delay_mux
INFO: [VRFC 10-307] analyzing entity r22_srl_memory
INFO: [VRFC 10-307] analyzing entity r22_memory
INFO: [VRFC 10-307] analyzing entity r22_bfly_byp
INFO: [VRFC 10-307] analyzing entity r22_bf
INFO: [VRFC 10-307] analyzing entity r22_bf_sp
INFO: [VRFC 10-307] analyzing entity r22_cnt_ctrl
INFO: [VRFC 10-307] analyzing entity r22_flow_ctrl
INFO: [VRFC 10-307] analyzing entity r22_ovflo
INFO: [VRFC 10-307] analyzing entity r22_busy
INFO: [VRFC 10-307] analyzing entity r22_tw_gen
INFO: [VRFC 10-307] analyzing entity r22_pe
INFO: [VRFC 10-307] analyzing entity r22_right_shift
INFO: [VRFC 10-307] analyzing entity so_n_counter
INFO: [VRFC 10-307] analyzing entity so_io_addr_gen
INFO: [VRFC 10-307] analyzing entity so_run_addr_gen_rotator
INFO: [VRFC 10-307] analyzing entity so_run_addr_gen_left_shift
INFO: [VRFC 10-307] analyzing entity so_run_addr_gen
INFO: [VRFC 10-307] analyzing entity so_addr_gen
INFO: [VRFC 10-307] analyzing entity so_control_fsm
INFO: [VRFC 10-307] analyzing entity so_control
INFO: [VRFC 10-307] analyzing entity so_memory
INFO: [VRFC 10-307] analyzing entity so_ranger
INFO: [VRFC 10-307] analyzing entity so_datapath
INFO: [VRFC 10-307] analyzing entity pipe_blank
INFO: [VRFC 10-307] analyzing entity fp_get_block_max_exp
INFO: [VRFC 10-307] analyzing entity fp_convert_to_block_fp
INFO: [VRFC 10-307] analyzing entity fp_convert_to_fp
INFO: [VRFC 10-307] analyzing entity fp_shift_ram_clr_op
INFO: [VRFC 10-307] analyzing entity axi_wrapper_input_fifo
INFO: [VRFC 10-307] analyzing entity axi_wrapper_output_fifo
INFO: [VRFC 10-307] analyzing entity axi_wrapper
INFO: [VRFC 10-307] analyzing entity xfft_v9_0_9_b
INFO: [VRFC 10-307] analyzing entity xfft_v9_0_9_c
INFO: [VRFC 10-307] analyzing entity xfft_v9_0_9_d
INFO: [VRFC 10-307] analyzing entity xfft_v9_0_9_e
INFO: [VRFC 10-307] analyzing entity xfft_v9_0_9_fp
INFO: [VRFC 10-307] analyzing entity xfft_v9_0_9_core
INFO: [VRFC 10-307] analyzing entity xfft_v9_0_9_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.ip_user_files/ipstatic/xfft_v9_0_9/hdl/xfft_v9_0.vhd" into library xfft_v9_0_9
INFO: [VRFC 10-307] analyzing entity xfft_v9_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/build-ip/xc7k410tffg900-2/channelizer_xfft_v9_0_i0/sim/channelizer_xfft_v9_0_i0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity channelizer_xfft_v9_0_i0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/vhdl/synth_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity synth_reg
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/vhdl/synth_reg_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity synth_reg_reg
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/vhdl/synth_reg_w_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity synth_reg_w_init
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/vhdl/channelizer_entity_declarations.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sysgen_logical_9d32272420
INFO: [VRFC 10-307] analyzing entity sysgen_logical_720ce09fd4
INFO: [VRFC 10-307] analyzing entity sysgen_reinterpret_bdd8f18cc3
INFO: [VRFC 10-307] analyzing entity channelizer_xlslice
INFO: [VRFC 10-307] analyzing entity sysgen_constant_642dc72dc5
INFO: [VRFC 10-307] analyzing entity sysgen_inverter_8a005d8288
INFO: [VRFC 10-307] analyzing entity sysgen_concat_9880d5e3f1
INFO: [VRFC 10-307] analyzing entity convert_func_call_channelizer_xlconvert
INFO: [VRFC 10-307] analyzing entity channelizer_xlconvert
INFO: [VRFC 10-307] analyzing entity sysgen_reinterpret_922c754f75
INFO: [VRFC 10-307] analyzing entity sysgen_mux_07dfa30a7c
INFO: [VRFC 10-307] analyzing entity sysgen_logical_4e8d7dcc4d
INFO: [VRFC 10-307] analyzing entity xlpassthrough
INFO: [VRFC 10-307] analyzing entity sysgen_inverter_78247f68f4
INFO: [VRFC 10-307] analyzing entity channelizer_xldelay
INFO: [VRFC 10-307] analyzing entity sysgen_reinterpret_2458d2460d
INFO: [VRFC 10-307] analyzing entity sysgen_constant_4d018ceb56
INFO: [VRFC 10-307] analyzing entity sysgen_delay_068588fce4
INFO: [VRFC 10-307] analyzing entity sysgen_relational_2d09704cbb
INFO: [VRFC 10-307] analyzing entity sysgen_relational_cd0bc30257
INFO: [VRFC 10-307] analyzing entity sysgen_relational_0475564a19
INFO: [VRFC 10-307] analyzing entity sysgen_constant_e3e82d3f8a
INFO: [VRFC 10-307] analyzing entity sysgen_constant_91dd771d5a
INFO: [VRFC 10-307] analyzing entity channelizer_xlcounter_free
INFO: [VRFC 10-307] analyzing entity xlfast_fourier_transform_756e4e2fc251c6a53d2ed97e516011c7
INFO: [VRFC 10-307] analyzing entity xlfir_compiler_df4bbdc5b00c6166fd723747859206f3
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/vhdl/xlclockdriver_rd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xlclockdriver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/vhdl/channelizer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x21
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x21
INFO: [VRFC 10-307] analyzing entity channelizer_fft1
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x24
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x22
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x22
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x24
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x24
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x25
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x25
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x24
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x23
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x18
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x17
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x17
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x21
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x21
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x21
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x21
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x21
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x19
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x16
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x15
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x16
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x19
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x20
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x20
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x20
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x20
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x20
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x17
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x16
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x20
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x23
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x23
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x24
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x24
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x23
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x19
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x20
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x18
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x18
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x22
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x22
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x22
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x23
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x22
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x23
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x19
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x19
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x23
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x33
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x32
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x32
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x32
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x32
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x22
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x25
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x24
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x24
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x25
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x25
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x26
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x26
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x26
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x25
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x31
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x34
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x31
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x32
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x31
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x31
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x31
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x31
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem8_x2
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x23
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x26
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x26
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x26
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x26
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x26
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x27
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x27
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x27
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x25
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x27
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x31
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x30
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x30
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x30
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x30
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x30
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x30
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x25
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x29
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x30
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x29
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x27
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x29
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x29
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x29
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x29
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x29
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x13
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x29
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x28
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x7
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x6
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x6
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x7
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x5
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x28
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x4
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x4
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x4
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x5
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x4
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x4
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x6
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x4
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x5
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x3
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x3
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x3
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x6
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x5
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x9
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x9
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x8
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x5
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x6
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x6
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x6
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x8
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x7
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x7
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x8
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x6
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x7
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x5
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x5
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x5
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x4
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x8
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x8
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x1
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x1
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem8
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x27
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x32
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x35
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x34
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x28
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x27
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x28
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x28
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x28
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x36
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x28
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x28
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x1
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x1
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x1
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x0
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x0
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x27
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x0
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x0
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x0
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x0
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x2
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x0
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x3
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x3
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x3
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x4
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x3
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x2
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x0
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x2
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x2
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x2
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x1
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x3
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x2
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x2
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x1
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x1
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x14
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x15
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x9
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x17
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x17
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x17
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x2
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x12
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x12
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x12
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x13
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x14
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x16
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x16
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x15
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x16
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x11
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x11
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x11
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x14
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x15
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x19
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x19
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x19
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem8_x1
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x33
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x30
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x32
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x32
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x35
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x34
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x34
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x34
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x34
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x33
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x33
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x37
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x35
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x34
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x33
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x33
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x33
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x33
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x36
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x15
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x14
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x15
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x17
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x16
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x18
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x18
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x18
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x18
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x14
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x13
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x13
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x16
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x17
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x14
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x13
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x11
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x18
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x8
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x8
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x8
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x10
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x11
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x11
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x10
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x9
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x12
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x7
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x7
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x7
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x9
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x10
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x10
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x11
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x10
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x12
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x10
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x10
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x10
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x12
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x13
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x15
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x15
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x12
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x14
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x9
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x9
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x9
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x11
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem4_x12
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem5_x13
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem6_x14
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem7_x13
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem8_x0
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem3_x31
INFO: [VRFC 10-307] analyzing entity channelizer_frame_reverse
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem_x22
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem1_x20
INFO: [VRFC 10-307] analyzing entity channelizer_subsystem2_x21
INFO: [VRFC 10-307] analyzing entity channelizer_poly_phase_filter
INFO: [VRFC 10-307] analyzing entity channelizer_reset_register
INFO: [VRFC 10-307] analyzing entity channelizer_channelizer
INFO: [VRFC 10-307] analyzing entity channelizer_implementation_interface_in
INFO: [VRFC 10-307] analyzing entity channelizer_implementation_interface_out
INFO: [VRFC 10-307] analyzing entity channelizer_struct
INFO: [VRFC 10-307] analyzing entity channelizer_default_clock_driver
INFO: [VRFC 10-307] analyzing entity channelizer
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 944.723 ; gain = 0.000 ; free physical = 10746 ; free virtual = 20993
INFO: [USF-XSim-99] Step results log file:'/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 944.723 ; gain = 0.000 ; free physical = 10746 ; free virtual = 20993
# if [string equal $vivado_mode "batch"] {
#     puts "BUILDER: Closing project"
#     close_project
# } else {
#     puts "BUILDER: In GUI mode. Leaving project open."
# }
BUILDER: Closing project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb/xsim_proj/xsim_proj.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 27 09:43:35 2017...
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 09:43:35 2017...
