<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Posts on COMP3222 Musings</title><link>/post/</link><description>Recent content in Posts on COMP3222 Musings</description><generator>Hugo -- gohugo.io</generator><language>en</language><copyright>Andrew Wong (z5206677)</copyright><lastBuildDate>Fri, 27 Nov 2020 23:09:27 +1100</lastBuildDate><atom:link href="/post/index.xml" rel="self" type="application/rss+xml"/><item><title>Course Summary</title><link>/post/summary/</link><pubDate>Fri, 27 Nov 2020 23:09:27 +1100</pubDate><guid>/post/summary/</guid><description>Boolean Algebra Truth Table A truth table describes the boolean algebraic value of (an) output(s) given differing input values</description></item><item><title>Implementation Technology</title><link>/post/implementation-technology/</link><pubDate>Sat, 21 Nov 2020 08:30:39 +1100</pubDate><guid>/post/implementation-technology/</guid><description>Logic values as voltage levels Voltage (or even current) levels are often used to represent logic values.</description></item><item><title>Practical Issues</title><link>/post/practical-issues/</link><pubDate>Wed, 18 Nov 2020 14:45:07 +1100</pubDate><guid>/post/practical-issues/</guid><description>Input Switch Debouncing Asynchronous Inputs Clock Enable Circuit</description></item><item><title>Mealy vs Moore</title><link>/post/mealy-vs-moore/</link><pubDate>Wed, 18 Nov 2020 13:47:12 +1100</pubDate><guid>/post/mealy-vs-moore/</guid><description>Mealy often requires less states, as the outputs are asserted in transitions rather than states.</description></item><item><title>Digital System Design</title><link>/post/digital-system-design/</link><pubDate>Wed, 18 Nov 2020 13:33:10 +1100</pubDate><guid>/post/digital-system-design/</guid><description>Digital System A digital system comprises of the following</description></item><item><title>Three State / Tri-state Buffers</title><link>/post/three-state-tristate-buffer/</link><pubDate>Wed, 28 Oct 2020 23:29:50 +1100</pubDate><guid>/post/three-state-tristate-buffer/</guid><description>When $c$ is 0, output is high impedance (open circuit).</description></item><item><title>Synchronous Circuits</title><link>/post/synchronous-circuits/</link><pubDate>Wed, 28 Oct 2020 20:59:52 +1100</pubDate><guid>/post/synchronous-circuits/</guid><description>Sequential Circuits</description></item><item><title>Counters</title><link>/post/counters/</link><pubDate>Sat, 10 Oct 2020 18:26:45 +1100</pubDate><guid>/post/counters/</guid><description>Counters Counters operate by taking the output of a flip-flop as its clock input</description></item><item><title>Registers</title><link>/post/registers/</link><pubDate>Sat, 10 Oct 2020 17:35:02 +1100</pubDate><guid>/post/registers/</guid><description>Registers A register is a collection of flip-flop circuits.</description></item><item><title>Latches and Flip-Flops</title><link>/post/latches-and-flip-flops/</link><pubDate>Sat, 10 Oct 2020 16:05:15 +1100</pubDate><guid>/post/latches-and-flip-flops/</guid><description>A hypothetical &amp;quot;transmission gate&amp;quot; When active (high), a signal can pass through the gate.</description></item><item><title>VHDL Tricks</title><link>/post/vhdl-tricks/</link><pubDate>Fri, 09 Oct 2020 19:27:21 +1100</pubDate><guid>/post/vhdl-tricks/</guid><description>VHDL Packages Read here</description></item><item><title>Decoders and Encoders</title><link>/post/decoders-and-encoders/</link><pubDate>Fri, 09 Oct 2020 19:20:45 +1100</pubDate><guid>/post/decoders-and-encoders/</guid><description>Decoders and Encoders Decoders Circuits used to decode an $n$-input signal into $2^n$ outputs</description></item><item><title>Shannon's Expansion Theorem</title><link>/post/shannons-expansion-theorem/</link><pubDate>Fri, 09 Oct 2020 19:17:42 +1100</pubDate><guid>/post/shannons-expansion-theorem/</guid><description>Shannon's Expansion Theorem Mux implementations of logic functions require that a given function be decomposed with respect to the variables that are used as the select inputs</description></item><item><title>Applications of Multiplexers</title><link>/post/applications-of-multiplexers/</link><pubDate>Wed, 30 Sep 2020 14:00:00 +1100</pubDate><guid>/post/applications-of-multiplexers/</guid><description>Practical Applications of Muxers $n \times k$ crossbar switch n inputs, k outputs, connect any input to any output</description></item><item><title>Tutorial 1A</title><link>/post/tut1a/</link><pubDate>Mon, 28 Sep 2020 20:46:32 +1000</pubDate><guid>/post/tut1a/</guid><description>2.2 2.</description></item><item><title>VHDL Packages</title><link>/post/vhdl-packages/</link><pubDate>Wed, 23 Sep 2020 15:28:16 +1000</pubDate><guid>/post/vhdl-packages/</guid><description>A VHDL file can have a PACKAGE declaration which allows a project to be reused across multiple projects</description></item><item><title>Arithmetic Circuits</title><link>/post/arithmetic-circuits/</link><pubDate>Wed, 23 Sep 2020 14:54:26 +1000</pubDate><guid>/post/arithmetic-circuits/</guid><description>Binary Addition Half-Adder Circuit Full-Adder Circuit Truth Table $s_i$ Karnaugh Map $c_{i+1}$ Karnaugh Map Circuit Symbol Decomposition Example n-bit Ripply-Carry Adder Subtraction Subtraction is the addition of the two's complement</description></item><item><title>Example Circuit Simplification</title><link>/post/example-circuit-simplification/</link><pubDate>Wed, 23 Sep 2020 14:42:40 +1000</pubDate><guid>/post/example-circuit-simplification/</guid><description>Deriving the output function</description></item><item><title>NAND and NOR Gates</title><link>/post/nand-nor-gates/</link><pubDate>Wed, 23 Sep 2020 14:08:54 +1000</pubDate><guid>/post/nand-nor-gates/</guid><description>NAND and NOR gates are preferred over AND/OR/NOT gates as they require less transistors to implement</description></item><item><title>Altera DE1 Board</title><link>/post/altera-de1/</link><pubDate>Mon, 21 Sep 2020 18:03:07 +1000</pubDate><guid>/post/altera-de1/</guid><description>7 segment LED Accessible via HEX0, HEX1, HEX2, HEX3.</description></item><item><title>Karnaugh Maps</title><link>/post/karnaugh-maps/</link><pubDate>Fri, 18 Sep 2020 14:45:19 +1000</pubDate><guid>/post/karnaugh-maps/</guid><description>A diagrammatic way to simplify functions by eliminating terms.</description></item><item><title>Intro to FPGA</title><link>/post/intro-to-fpga/</link><pubDate>Fri, 18 Sep 2020 14:20:09 +1000</pubDate><guid>/post/intro-to-fpga/</guid><description>There are fixed and programmable FPGA devices.</description></item><item><title>Introduction to VHDL</title><link>/post/intro-to-vhdl/</link><pubDate>Wed, 16 Sep 2020 15:44:38 +1000</pubDate><guid>/post/intro-to-vhdl/</guid><description>Originally circuit diagrams were used to describe the implementation of the circuit.</description></item><item><title>Introduction to Synthesis</title><link>/post/intro-to-synthesis/</link><pubDate>Wed, 16 Sep 2020 14:12:43 +1000</pubDate><guid>/post/intro-to-synthesis/</guid><description>Name Expression Gate Logical AND $ x_1 \cdot x_2 $ Logical OR $ x_1 + x_2 $ NOT $ \overline{x} $ Truth Table A truth table is a mathematical table used in logic-specifically in connection with Boolean algebra, boolean functions, and propositional calculus-which sets out the functional values of logical expressions on each of their functional arguments, that is, for each combination of values taken by their logical variables.</description></item><item><title>Intro to Quartus</title><link>/post/intro-to-quartus/</link><pubDate>Thu, 10 Sep 2020 23:49:19 +1000</pubDate><guid>/post/intro-to-quartus/</guid><description>Notes EDA - Electronic Design Automation Altera Quartus (now owned by Intel) Hardware Altera DE1 Don't need the 7.</description></item></channel></rss>