\hypertarget{group__ADC__clock__source}{
\section{ADC\_\-clock\_\-source}
\label{group__ADC__clock__source}\index{ADC\_\-clock\_\-source@{ADC\_\-clock\_\-source}}
}
\subsection*{Defines}
\begin{DoxyCompactItemize}
\item 
\hypertarget{group__ADC__clock__source_ga6c341971f2f161320ad150faa3636b41}{
\#define {\bfseries RCC\_\-PCLK2\_\-Div2}~((uint32\_\-t)0x00000000)}
\label{group__ADC__clock__source_ga6c341971f2f161320ad150faa3636b41}

\item 
\hypertarget{group__ADC__clock__source_gaecc7a9370fb7d7772d9c90888792084c}{
\#define {\bfseries RCC\_\-PCLK2\_\-Div4}~((uint32\_\-t)0x00004000)}
\label{group__ADC__clock__source_gaecc7a9370fb7d7772d9c90888792084c}

\item 
\hypertarget{group__ADC__clock__source_gaffb34a845f94f4ea741a45998d28deb3}{
\#define {\bfseries RCC\_\-PCLK2\_\-Div6}~((uint32\_\-t)0x00008000)}
\label{group__ADC__clock__source_gaffb34a845f94f4ea741a45998d28deb3}

\item 
\hypertarget{group__ADC__clock__source_ga77d5c803e2d31a806467bb7db9d24cd0}{
\#define {\bfseries RCC\_\-PCLK2\_\-Div8}~((uint32\_\-t)0x0000C000)}
\label{group__ADC__clock__source_ga77d5c803e2d31a806467bb7db9d24cd0}

\item 
\#define {\bfseries IS\_\-RCC\_\-ADCCLK}(ADCCLK)
\end{DoxyCompactItemize}


\subsection{Define Documentation}
\hypertarget{group__ADC__clock__source_ga6a9c4fb239566f0f3d44c8cc266e528b}{
\index{ADC\_\-clock\_\-source@{ADC\_\-clock\_\-source}!IS\_\-RCC\_\-ADCCLK@{IS\_\-RCC\_\-ADCCLK}}
\index{IS\_\-RCC\_\-ADCCLK@{IS\_\-RCC\_\-ADCCLK}!ADC_clock_source@{ADC\_\-clock\_\-source}}
\subsubsection[{IS\_\-RCC\_\-ADCCLK}]{\setlength{\rightskip}{0pt plus 5cm}\#define IS\_\-RCC\_\-ADCCLK(ADCCLK)}}
\label{group__ADC__clock__source_ga6a9c4fb239566f0f3d44c8cc266e528b}
{\bfseries Value:}
\begin{DoxyCode}
(((ADCCLK) == RCC_PCLK2_Div2) || ((ADCCLK) == RCC_PCLK2_Div4) || \
                               ((ADCCLK) == RCC_PCLK2_Div6) || ((ADCCLK) == RCC_P
      CLK2_Div8))
\end{DoxyCode}
