// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_PE_wrapper_2_1_x0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_A_PE_2_1_x044_dout,
        fifo_A_PE_2_1_x044_empty_n,
        fifo_A_PE_2_1_x044_read,
        fifo_A_PE_2_2_x045_din,
        fifo_A_PE_2_2_x045_full_n,
        fifo_A_PE_2_2_x045_write,
        fifo_B_PE_2_1_x068_dout,
        fifo_B_PE_2_1_x068_empty_n,
        fifo_B_PE_2_1_x068_read,
        fifo_B_PE_3_1_x069_din,
        fifo_B_PE_3_1_x069_full_n,
        fifo_B_PE_3_1_x069_write,
        fifo_C_PE_2_1_x0108_dout,
        fifo_C_PE_2_1_x0108_empty_n,
        fifo_C_PE_2_1_x0108_read,
        fifo_C_PE_3_1_x0109_din,
        fifo_C_PE_3_1_x0109_full_n,
        fifo_C_PE_3_1_x0109_write,
        fifo_D_drain_PE_2_1_x0147_din,
        fifo_D_drain_PE_2_1_x0147_full_n,
        fifo_D_drain_PE_2_1_x0147_write
);

parameter    ap_ST_fsm_state1 = 34'd1;
parameter    ap_ST_fsm_state2 = 34'd2;
parameter    ap_ST_fsm_state3 = 34'd4;
parameter    ap_ST_fsm_state4 = 34'd8;
parameter    ap_ST_fsm_state5 = 34'd16;
parameter    ap_ST_fsm_state6 = 34'd32;
parameter    ap_ST_fsm_state7 = 34'd64;
parameter    ap_ST_fsm_state8 = 34'd128;
parameter    ap_ST_fsm_state9 = 34'd256;
parameter    ap_ST_fsm_state10 = 34'd512;
parameter    ap_ST_fsm_state11 = 34'd1024;
parameter    ap_ST_fsm_state12 = 34'd2048;
parameter    ap_ST_fsm_state13 = 34'd4096;
parameter    ap_ST_fsm_state14 = 34'd8192;
parameter    ap_ST_fsm_state15 = 34'd16384;
parameter    ap_ST_fsm_state16 = 34'd32768;
parameter    ap_ST_fsm_state17 = 34'd65536;
parameter    ap_ST_fsm_state18 = 34'd131072;
parameter    ap_ST_fsm_state19 = 34'd262144;
parameter    ap_ST_fsm_state20 = 34'd524288;
parameter    ap_ST_fsm_state21 = 34'd1048576;
parameter    ap_ST_fsm_state22 = 34'd2097152;
parameter    ap_ST_fsm_state23 = 34'd4194304;
parameter    ap_ST_fsm_state24 = 34'd8388608;
parameter    ap_ST_fsm_state25 = 34'd16777216;
parameter    ap_ST_fsm_state26 = 34'd33554432;
parameter    ap_ST_fsm_state27 = 34'd67108864;
parameter    ap_ST_fsm_state28 = 34'd134217728;
parameter    ap_ST_fsm_state29 = 34'd268435456;
parameter    ap_ST_fsm_state30 = 34'd536870912;
parameter    ap_ST_fsm_state31 = 34'd1073741824;
parameter    ap_ST_fsm_state32 = 34'd2147483648;
parameter    ap_ST_fsm_state33 = 34'd4294967296;
parameter    ap_ST_fsm_state34 = 34'd8589934592;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] fifo_A_PE_2_1_x044_dout;
input   fifo_A_PE_2_1_x044_empty_n;
output   fifo_A_PE_2_1_x044_read;
output  [255:0] fifo_A_PE_2_2_x045_din;
input   fifo_A_PE_2_2_x045_full_n;
output   fifo_A_PE_2_2_x045_write;
input  [31:0] fifo_B_PE_2_1_x068_dout;
input   fifo_B_PE_2_1_x068_empty_n;
output   fifo_B_PE_2_1_x068_read;
output  [31:0] fifo_B_PE_3_1_x069_din;
input   fifo_B_PE_3_1_x069_full_n;
output   fifo_B_PE_3_1_x069_write;
input  [255:0] fifo_C_PE_2_1_x0108_dout;
input   fifo_C_PE_2_1_x0108_empty_n;
output   fifo_C_PE_2_1_x0108_read;
output  [255:0] fifo_C_PE_3_1_x0109_din;
input   fifo_C_PE_3_1_x0109_full_n;
output   fifo_C_PE_3_1_x0109_write;
output  [31:0] fifo_D_drain_PE_2_1_x0147_din;
input   fifo_D_drain_PE_2_1_x0147_full_n;
output   fifo_D_drain_PE_2_1_x0147_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_A_PE_2_1_x044_read;
reg fifo_A_PE_2_2_x045_write;
reg fifo_B_PE_2_1_x068_read;
reg fifo_B_PE_3_1_x069_write;
reg fifo_C_PE_2_1_x0108_read;
reg fifo_C_PE_3_1_x0109_write;
reg fifo_D_drain_PE_2_1_x0147_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [33:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_A_PE_2_1_x044_blk_n;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln890_263_fu_765_p2;
reg    fifo_A_PE_2_2_x045_blk_n;
wire    ap_CS_fsm_state34;
reg    fifo_B_PE_2_1_x068_blk_n;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln878_fu_782_p2;
reg    fifo_B_PE_3_1_x069_blk_n;
reg    fifo_C_PE_2_1_x0108_blk_n;
reg    fifo_C_PE_3_1_x0109_blk_n;
reg    fifo_D_drain_PE_2_1_x0147_blk_n;
wire    ap_CS_fsm_state14;
wire   [0:0] icmp_ln890_264_fu_866_p2;
reg   [0:0] brmerge906_reg_1124;
wire   [31:0] local_A_0_0_q0;
reg   [31:0] reg_565;
wire    ap_CS_fsm_state15;
wire   [31:0] local_A_0_0_q1;
wire    ap_CS_fsm_state31;
wire   [31:0] local_C_0_q0;
reg   [31:0] reg_571;
wire   [31:0] local_C_0_q1;
wire   [31:0] grp_fu_561_p2;
reg   [31:0] reg_577;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state23;
wire   [2:0] add_ln691_fu_583_p2;
reg   [2:0] add_ln691_reg_1053;
wire    ap_CS_fsm_state2;
wire   [2:0] add_ln691_322_fu_595_p2;
reg   [2:0] add_ln691_322_reg_1061;
wire    ap_CS_fsm_state3;
wire   [3:0] add_ln691_320_fu_607_p2;
reg   [3:0] add_ln691_320_reg_1069;
wire    ap_CS_fsm_state4;
wire   [6:0] zext_ln890_fu_613_p1;
reg   [6:0] zext_ln890_reg_1074;
wire   [4:0] add_ln691_321_fu_623_p2;
wire    ap_CS_fsm_state5;
wire   [7:0] c2_V_30_fu_657_p2;
reg   [7:0] c2_V_30_reg_1090;
wire    ap_CS_fsm_state6;
wire   [0:0] cmp_i_i279_not_fu_669_p2;
reg   [0:0] cmp_i_i279_not_reg_1098;
wire   [0:0] icmp_ln6886_fu_663_p2;
wire   [1:0] add_ln691_324_fu_675_p2;
reg   [1:0] add_ln691_324_reg_1103;
wire    ap_CS_fsm_state7;
wire   [0:0] cmp_i_i273_not_fu_687_p2;
reg   [0:0] cmp_i_i273_not_reg_1111;
wire   [0:0] icmp_ln890_260_fu_681_p2;
wire   [5:0] add_ln691_325_fu_693_p2;
reg   [5:0] add_ln691_325_reg_1116;
wire    ap_CS_fsm_state8;
wire   [0:0] brmerge906_fu_716_p2;
wire   [0:0] icmp_ln890_261_fu_699_p2;
wire   [3:0] add_ln691_326_fu_721_p2;
reg   [3:0] add_ln691_326_reg_1128;
wire    ap_CS_fsm_state9;
wire   [6:0] zext_ln890_59_fu_727_p1;
reg   [6:0] zext_ln890_59_reg_1133;
wire   [4:0] add_ln691_330_fu_737_p2;
reg   [4:0] add_ln691_330_reg_1141;
reg    ap_block_state10;
reg   [6:0] local_D_addr_30_reg_1146;
wire   [3:0] add_ln691_327_fu_771_p2;
reg    ap_block_state11;
wire   [255:0] zext_ln1497_fu_807_p1;
reg   [31:0] fifo_B_PE_2_1_x068_read_reg_1172;
wire   [3:0] add_ln691_328_fu_811_p2;
wire    ap_CS_fsm_state12;
wire   [255:0] zext_ln1497_30_fu_847_p1;
wire   [0:0] icmp_ln878_30_fu_822_p2;
wire   [31:0] tmp_111_fu_851_p1;
reg   [31:0] tmp_111_reg_1196;
wire    ap_CS_fsm_state13;
wire   [31:0] local_D_q0;
wire   [3:0] add_ln691_329_fu_854_p2;
reg   [3:0] add_ln691_329_reg_1206;
reg    ap_predicate_op211_write_state14;
reg    ap_block_state14;
wire   [31:0] grp_fu_556_p2;
wire    ap_CS_fsm_state30;
reg   [31:0] u6_reg_1229;
reg   [31:0] u6_30_reg_1234;
reg   [31:0] u5_reg_1239;
wire    ap_CS_fsm_state32;
reg   [31:0] u4_reg_1244;
reg   [31:0] u5_30_reg_1249;
reg   [31:0] u4_30_reg_1254;
reg   [31:0] u3_reg_1259;
wire    ap_CS_fsm_state33;
reg   [31:0] u2_reg_1264;
reg   [31:0] u3_30_reg_1269;
reg   [31:0] u2_30_reg_1274;
reg   [2:0] local_A_0_0_address0;
reg    local_A_0_0_ce0;
reg    local_A_0_0_we0;
wire   [31:0] local_A_0_0_d0;
reg   [2:0] local_A_0_0_address1;
reg    local_A_0_0_ce1;
reg   [2:0] local_C_0_address0;
reg    local_C_0_ce0;
reg    local_C_0_we0;
wire   [31:0] local_C_0_d0;
reg   [2:0] local_C_0_address1;
reg    local_C_0_ce1;
reg   [6:0] local_D_address0;
reg    local_D_ce0;
reg    local_D_we0;
reg   [31:0] local_D_d0;
reg   [2:0] c0_V_reg_395;
wire   [0:0] icmp_ln890_257_fu_601_p2;
reg    ap_block_state1;
reg   [2:0] c1_V_reg_406;
wire   [0:0] icmp_ln890_fu_589_p2;
reg   [3:0] c6_V_reg_417;
wire   [0:0] icmp_ln890_259_fu_651_p2;
reg   [4:0] c7_V_reg_428;
wire   [0:0] icmp_ln890_258_fu_617_p2;
reg   [7:0] c2_V_reg_439;
reg   [1:0] c5_V_reg_450;
reg   [5:0] c6_V_30_reg_461;
wire   [0:0] icmp_ln890_262_fu_731_p2;
reg   [3:0] c7_V_30_reg_472;
reg   [4:0] c8_V_reg_483;
reg    ap_block_state34;
reg   [3:0] n_V_reg_494;
reg   [255:0] p_Val2_s_reg_505;
reg   [3:0] n_V_30_reg_514;
reg   [255:0] p_Val2_34_reg_525;
reg   [3:0] c9_V_reg_534;
reg   [31:0] empty_2504_reg_545;
wire   [63:0] zext_ln6883_fu_646_p1;
wire   [63:0] p_cast_fu_760_p1;
wire   [63:0] zext_ln878_fu_777_p1;
wire   [63:0] zext_ln878_30_fu_817_p1;
wire   [63:0] zext_ln890_60_fu_860_p1;
wire    ap_CS_fsm_state24;
reg   [31:0] grp_fu_561_p0;
reg   [31:0] grp_fu_561_p1;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state20;
wire   [3:0] trunc_ln6883_fu_629_p1;
wire   [6:0] tmp_209_cast_fu_633_p3;
wire   [6:0] add_ln6883_fu_641_p2;
wire   [0:0] cmp_i_i_not_fu_705_p2;
wire   [0:0] tmp1_fu_711_p2;
wire   [3:0] empty_fu_743_p1;
wire   [6:0] tmp_210_cast_fu_747_p3;
wire   [6:0] empty_2503_fu_755_p2;
wire   [31:0] u_fu_788_p1;
wire   [223:0] r_fu_797_p4;
wire   [31:0] u_30_fu_828_p1;
wire   [223:0] r_30_fu_837_p4;
wire   [31:0] v1_V_fu_877_p1;
wire   [31:0] v2_V_743_fu_881_p1;
wire   [31:0] v2_V_742_fu_884_p1;
wire   [31:0] v2_V_741_fu_887_p1;
wire   [31:0] v2_V_740_fu_890_p1;
wire   [31:0] v2_V_739_fu_893_p1;
wire   [31:0] v2_V_738_fu_896_p1;
wire   [31:0] v2_V_fu_900_p1;
wire   [31:0] v1_V_30_fu_925_p1;
wire   [31:0] v2_V_750_fu_929_p1;
wire   [31:0] v2_V_749_fu_932_p1;
wire   [31:0] v2_V_748_fu_935_p1;
wire   [31:0] v2_V_747_fu_938_p1;
wire   [31:0] v2_V_746_fu_941_p1;
wire   [31:0] v2_V_745_fu_944_p1;
wire   [31:0] v2_V_744_fu_948_p1;
reg   [33:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 34'd1;
end

top_PE_wrapper_0_0_x0_local_A_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
local_A_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_A_0_0_address0),
    .ce0(local_A_0_0_ce0),
    .we0(local_A_0_0_we0),
    .d0(local_A_0_0_d0),
    .q0(local_A_0_0_q0),
    .address1(local_A_0_0_address1),
    .ce1(local_A_0_0_ce1),
    .q1(local_A_0_0_q1)
);

top_PE_wrapper_0_0_x0_local_A_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
local_C_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_0_address0),
    .ce0(local_C_0_ce0),
    .we0(local_C_0_we0),
    .d0(local_C_0_d0),
    .q0(local_C_0_q0),
    .address1(local_C_0_address1),
    .ce1(local_C_0_ce1),
    .q1(local_C_0_q1)
);

top_PE_wrapper_0_0_x0_local_D #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_D_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_D_address0),
    .ce0(local_D_ce0),
    .we0(local_D_we0),
    .d0(local_D_d0),
    .q0(local_D_q0)
);

top_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U248(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_2504_reg_545),
    .din1(reg_577),
    .ce(1'b1),
    .dout(grp_fu_556_p2)
);

top_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U249(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_561_p0),
    .din1(grp_fu_561_p1),
    .ce(1'b1),
    .dout(grp_fu_561_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln890_fu_589_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c0_V_reg_395 <= 3'd0;
    end else if (((icmp_ln890_257_fu_601_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        c0_V_reg_395 <= add_ln691_reg_1053;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln6886_fu_663_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        c1_V_reg_406 <= add_ln691_322_reg_1061;
    end else if (((icmp_ln890_fu_589_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c1_V_reg_406 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_258_fu_617_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        c2_V_reg_439 <= 8'd0;
    end else if (((icmp_ln890_260_fu_681_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        c2_V_reg_439 <= c2_V_30_reg_1090;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln6886_fu_663_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        c5_V_reg_450 <= 2'd0;
    end else if (((icmp_ln890_261_fu_699_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        c5_V_reg_450 <= add_ln691_324_reg_1103;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_260_fu_681_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        c6_V_30_reg_461 <= 6'd0;
    end else if (((icmp_ln890_262_fu_731_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        c6_V_30_reg_461 <= add_ln691_325_reg_1116;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_257_fu_601_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        c6_V_reg_417 <= 4'd0;
    end else if (((icmp_ln890_259_fu_651_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        c6_V_reg_417 <= add_ln691_320_reg_1069;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_261_fu_699_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        c7_V_30_reg_472 <= 4'd0;
    end else if ((~((icmp_ln890_263_fu_765_p2 == 1'd0) & (fifo_A_PE_2_1_x044_empty_n == 1'b0)) & (icmp_ln890_263_fu_765_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        c7_V_30_reg_472 <= add_ln691_326_reg_1128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_258_fu_617_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        c7_V_reg_428 <= 5'd0;
    end else if (((icmp_ln890_259_fu_651_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        c7_V_reg_428 <= add_ln691_321_fu_623_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_262_fu_731_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        c8_V_reg_483 <= 5'd0;
    end else if ((~((fifo_C_PE_3_1_x0109_full_n == 1'b0) | (fifo_B_PE_3_1_x069_full_n == 1'b0) | (fifo_A_PE_2_2_x045_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state34))) begin
        c8_V_reg_483 <= add_ln691_330_reg_1141;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        c9_V_reg_534 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        c9_V_reg_534 <= add_ln691_329_reg_1206;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        empty_2504_reg_545 <= local_D_q0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        empty_2504_reg_545 <= grp_fu_556_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((fifo_C_PE_2_1_x0108_empty_n == 1'b0) & (icmp_ln878_fu_782_p2 == 1'd1)) | ((fifo_B_PE_2_1_x068_empty_n == 1'b0) & (icmp_ln878_fu_782_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln878_fu_782_p2 == 1'd1))) begin
        n_V_30_reg_514 <= 4'd0;
    end else if (((icmp_ln878_30_fu_822_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        n_V_30_reg_514 <= add_ln691_328_fu_811_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln890_263_fu_765_p2 == 1'd0) & (fifo_A_PE_2_1_x044_empty_n == 1'b0)) & (icmp_ln890_263_fu_765_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        n_V_reg_494 <= 4'd0;
    end else if ((~(((fifo_C_PE_2_1_x0108_empty_n == 1'b0) & (icmp_ln878_fu_782_p2 == 1'd1)) | ((fifo_B_PE_2_1_x068_empty_n == 1'b0) & (icmp_ln878_fu_782_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln878_fu_782_p2 == 1'd0))) begin
        n_V_reg_494 <= add_ln691_327_fu_771_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((fifo_C_PE_2_1_x0108_empty_n == 1'b0) & (icmp_ln878_fu_782_p2 == 1'd1)) | ((fifo_B_PE_2_1_x068_empty_n == 1'b0) & (icmp_ln878_fu_782_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln878_fu_782_p2 == 1'd1))) begin
        p_Val2_34_reg_525 <= fifo_C_PE_2_1_x0108_dout;
    end else if (((icmp_ln878_30_fu_822_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        p_Val2_34_reg_525 <= zext_ln1497_30_fu_847_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln890_263_fu_765_p2 == 1'd0) & (fifo_A_PE_2_1_x044_empty_n == 1'b0)) & (icmp_ln890_263_fu_765_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        p_Val2_s_reg_505 <= fifo_A_PE_2_1_x044_dout;
    end else if ((~(((fifo_C_PE_2_1_x0108_empty_n == 1'b0) & (icmp_ln878_fu_782_p2 == 1'd1)) | ((fifo_B_PE_2_1_x068_empty_n == 1'b0) & (icmp_ln878_fu_782_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln878_fu_782_p2 == 1'd0))) begin
        p_Val2_s_reg_505 <= zext_ln1497_fu_807_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        reg_565 <= local_A_0_0_q1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        reg_565 <= local_A_0_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        reg_571 <= local_C_0_q1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        reg_571 <= local_C_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln691_320_reg_1069 <= add_ln691_320_fu_607_p2;
        zext_ln890_reg_1074[3 : 0] <= zext_ln890_fu_613_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_322_reg_1061 <= add_ln691_322_fu_595_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln691_324_reg_1103 <= add_ln691_324_fu_675_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln691_325_reg_1116 <= add_ln691_325_fu_693_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln691_326_reg_1128 <= add_ln691_326_fu_721_p2;
        zext_ln890_59_reg_1133[3 : 0] <= zext_ln890_59_fu_727_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_D_drain_PE_2_1_x0147_full_n == 1'b0) & (ap_predicate_op211_write_state14 == 1'b1)) & (1'b1 == ap_CS_fsm_state14))) begin
        add_ln691_329_reg_1206 <= add_ln691_329_fu_854_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln890_263_fu_765_p2 == 1'd0) & (fifo_A_PE_2_1_x044_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10))) begin
        add_ln691_330_reg_1141 <= add_ln691_330_fu_737_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln691_reg_1053 <= add_ln691_fu_583_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_261_fu_699_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        brmerge906_reg_1124 <= brmerge906_fu_716_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        c2_V_30_reg_1090 <= c2_V_30_fu_657_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_260_fu_681_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        cmp_i_i273_not_reg_1111 <= cmp_i_i273_not_fu_687_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln6886_fu_663_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        cmp_i_i279_not_reg_1098 <= cmp_i_i279_not_fu_669_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln878_fu_782_p2 == 1'd1))) begin
        fifo_B_PE_2_1_x068_read_reg_1172 <= fifo_B_PE_2_1_x068_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        local_D_addr_30_reg_1146 <= p_cast_fu_760_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state19))) begin
        reg_577 <= grp_fu_561_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_111_reg_1196 <= tmp_111_fu_851_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        u2_30_reg_1274 <= local_A_0_0_q1;
        u2_reg_1264 <= local_C_0_q1;
        u3_30_reg_1269 <= local_A_0_0_q0;
        u3_reg_1259 <= local_C_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        u4_30_reg_1254 <= local_A_0_0_q1;
        u4_reg_1244 <= local_C_0_q1;
        u5_30_reg_1249 <= local_A_0_0_q0;
        u5_reg_1239 <= local_C_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        u6_30_reg_1234 <= local_A_0_0_q0;
        u6_reg_1229 <= local_C_0_q0;
    end
end

always @ (*) begin
    if (((icmp_ln890_fu_589_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_fu_589_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_263_fu_765_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        fifo_A_PE_2_1_x044_blk_n = fifo_A_PE_2_1_x044_empty_n;
    end else begin
        fifo_A_PE_2_1_x044_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((icmp_ln890_263_fu_765_p2 == 1'd0) & (fifo_A_PE_2_1_x044_empty_n == 1'b0)) & (icmp_ln890_263_fu_765_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        fifo_A_PE_2_1_x044_read = 1'b1;
    end else begin
        fifo_A_PE_2_1_x044_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        fifo_A_PE_2_2_x045_blk_n = fifo_A_PE_2_2_x045_full_n;
    end else begin
        fifo_A_PE_2_2_x045_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_C_PE_3_1_x0109_full_n == 1'b0) | (fifo_B_PE_3_1_x069_full_n == 1'b0) | (fifo_A_PE_2_2_x045_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state34))) begin
        fifo_A_PE_2_2_x045_write = 1'b1;
    end else begin
        fifo_A_PE_2_2_x045_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln878_fu_782_p2 == 1'd1))) begin
        fifo_B_PE_2_1_x068_blk_n = fifo_B_PE_2_1_x068_empty_n;
    end else begin
        fifo_B_PE_2_1_x068_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((fifo_C_PE_2_1_x0108_empty_n == 1'b0) & (icmp_ln878_fu_782_p2 == 1'd1)) | ((fifo_B_PE_2_1_x068_empty_n == 1'b0) & (icmp_ln878_fu_782_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln878_fu_782_p2 == 1'd1))) begin
        fifo_B_PE_2_1_x068_read = 1'b1;
    end else begin
        fifo_B_PE_2_1_x068_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        fifo_B_PE_3_1_x069_blk_n = fifo_B_PE_3_1_x069_full_n;
    end else begin
        fifo_B_PE_3_1_x069_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_C_PE_3_1_x0109_full_n == 1'b0) | (fifo_B_PE_3_1_x069_full_n == 1'b0) | (fifo_A_PE_2_2_x045_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state34))) begin
        fifo_B_PE_3_1_x069_write = 1'b1;
    end else begin
        fifo_B_PE_3_1_x069_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln878_fu_782_p2 == 1'd1))) begin
        fifo_C_PE_2_1_x0108_blk_n = fifo_C_PE_2_1_x0108_empty_n;
    end else begin
        fifo_C_PE_2_1_x0108_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((fifo_C_PE_2_1_x0108_empty_n == 1'b0) & (icmp_ln878_fu_782_p2 == 1'd1)) | ((fifo_B_PE_2_1_x068_empty_n == 1'b0) & (icmp_ln878_fu_782_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln878_fu_782_p2 == 1'd1))) begin
        fifo_C_PE_2_1_x0108_read = 1'b1;
    end else begin
        fifo_C_PE_2_1_x0108_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        fifo_C_PE_3_1_x0109_blk_n = fifo_C_PE_3_1_x0109_full_n;
    end else begin
        fifo_C_PE_3_1_x0109_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_C_PE_3_1_x0109_full_n == 1'b0) | (fifo_B_PE_3_1_x069_full_n == 1'b0) | (fifo_A_PE_2_2_x045_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state34))) begin
        fifo_C_PE_3_1_x0109_write = 1'b1;
    end else begin
        fifo_C_PE_3_1_x0109_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (brmerge906_reg_1124 == 1'd0) & (icmp_ln890_264_fu_866_p2 == 1'd1))) begin
        fifo_D_drain_PE_2_1_x0147_blk_n = fifo_D_drain_PE_2_1_x0147_full_n;
    end else begin
        fifo_D_drain_PE_2_1_x0147_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_D_drain_PE_2_1_x0147_full_n == 1'b0) & (ap_predicate_op211_write_state14 == 1'b1)) & (ap_predicate_op211_write_state14 == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        fifo_D_drain_PE_2_1_x0147_write = 1'b1;
    end else begin
        fifo_D_drain_PE_2_1_x0147_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_561_p0 = reg_577;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_561_p0 = reg_565;
    end else begin
        grp_fu_561_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_561_p1 = reg_571;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_561_p1 = tmp_111_reg_1196;
    end else begin
        grp_fu_561_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        local_A_0_0_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        local_A_0_0_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        local_A_0_0_address0 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln890_264_fu_866_p2 == 1'd1))) begin
        local_A_0_0_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln890_264_fu_866_p2 == 1'd0))) begin
        local_A_0_0_address0 = zext_ln890_60_fu_860_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        local_A_0_0_address0 = zext_ln878_fu_777_p1;
    end else begin
        local_A_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        local_A_0_0_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        local_A_0_0_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        local_A_0_0_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        local_A_0_0_address1 = 64'd7;
    end else begin
        local_A_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (~((fifo_D_drain_PE_2_1_x0147_full_n == 1'b0) & (ap_predicate_op211_write_state14 == 1'b1)) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln890_264_fu_866_p2 == 1'd0)) | (~((fifo_D_drain_PE_2_1_x0147_full_n == 1'b0) & (ap_predicate_op211_write_state14 == 1'b1)) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln890_264_fu_866_p2 == 1'd1)) | (~(((fifo_C_PE_2_1_x0108_empty_n == 1'b0) & (icmp_ln878_fu_782_p2 == 1'd1)) | ((fifo_B_PE_2_1_x068_empty_n == 1'b0) & (icmp_ln878_fu_782_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state11)))) begin
        local_A_0_0_ce0 = 1'b1;
    end else begin
        local_A_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (~((fifo_D_drain_PE_2_1_x0147_full_n == 1'b0) & (ap_predicate_op211_write_state14 == 1'b1)) & (1'b1 == ap_CS_fsm_state14)))) begin
        local_A_0_0_ce1 = 1'b1;
    end else begin
        local_A_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((fifo_C_PE_2_1_x0108_empty_n == 1'b0) & (icmp_ln878_fu_782_p2 == 1'd1)) | ((fifo_B_PE_2_1_x068_empty_n == 1'b0) & (icmp_ln878_fu_782_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln878_fu_782_p2 == 1'd0))) begin
        local_A_0_0_we0 = 1'b1;
    end else begin
        local_A_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        local_C_0_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        local_C_0_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        local_C_0_address0 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln890_264_fu_866_p2 == 1'd1))) begin
        local_C_0_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln890_264_fu_866_p2 == 1'd0))) begin
        local_C_0_address0 = zext_ln890_60_fu_860_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        local_C_0_address0 = zext_ln878_30_fu_817_p1;
    end else begin
        local_C_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        local_C_0_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        local_C_0_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        local_C_0_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        local_C_0_address1 = 64'd7;
    end else begin
        local_C_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state31) | (~((fifo_D_drain_PE_2_1_x0147_full_n == 1'b0) & (ap_predicate_op211_write_state14 == 1'b1)) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln890_264_fu_866_p2 == 1'd0)) | (~((fifo_D_drain_PE_2_1_x0147_full_n == 1'b0) & (ap_predicate_op211_write_state14 == 1'b1)) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln890_264_fu_866_p2 == 1'd1)))) begin
        local_C_0_ce0 = 1'b1;
    end else begin
        local_C_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (~((fifo_D_drain_PE_2_1_x0147_full_n == 1'b0) & (ap_predicate_op211_write_state14 == 1'b1)) & (1'b1 == ap_CS_fsm_state14)))) begin
        local_C_0_ce1 = 1'b1;
    end else begin
        local_C_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_30_fu_822_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        local_C_0_we0 = 1'b1;
    end else begin
        local_C_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state14))) begin
        local_D_address0 = local_D_addr_30_reg_1146;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_D_address0 = zext_ln6883_fu_646_p1;
    end else begin
        local_D_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state5) | (~((fifo_D_drain_PE_2_1_x0147_full_n == 1'b0) & (ap_predicate_op211_write_state14 == 1'b1)) & (1'b1 == ap_CS_fsm_state14)))) begin
        local_D_ce0 = 1'b1;
    end else begin
        local_D_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        local_D_d0 = empty_2504_reg_545;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        local_D_d0 = 32'd0;
    end else begin
        local_D_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln890_259_fu_651_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | (~((fifo_D_drain_PE_2_1_x0147_full_n == 1'b0) & (ap_predicate_op211_write_state14 == 1'b1)) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln890_264_fu_866_p2 == 1'd1)))) begin
        local_D_we0 = 1'b1;
    end else begin
        local_D_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln890_fu_589_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln890_257_fu_601_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln890_258_fu_617_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln890_259_fu_651_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln6886_fu_663_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln890_260_fu_681_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln890_261_fu_699_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln890_262_fu_731_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            if ((~((icmp_ln890_263_fu_765_p2 == 1'd0) & (fifo_A_PE_2_1_x044_empty_n == 1'b0)) & (icmp_ln890_263_fu_765_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if ((~((icmp_ln890_263_fu_765_p2 == 1'd0) & (fifo_A_PE_2_1_x044_empty_n == 1'b0)) & (icmp_ln890_263_fu_765_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if ((~(((fifo_C_PE_2_1_x0108_empty_n == 1'b0) & (icmp_ln878_fu_782_p2 == 1'd1)) | ((fifo_B_PE_2_1_x068_empty_n == 1'b0) & (icmp_ln878_fu_782_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln878_fu_782_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if ((~(((fifo_C_PE_2_1_x0108_empty_n == 1'b0) & (icmp_ln878_fu_782_p2 == 1'd1)) | ((fifo_B_PE_2_1_x068_empty_n == 1'b0) & (icmp_ln878_fu_782_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln878_fu_782_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln878_30_fu_822_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if ((~((fifo_D_drain_PE_2_1_x0147_full_n == 1'b0) & (ap_predicate_op211_write_state14 == 1'b1)) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln890_264_fu_866_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else if ((~((fifo_D_drain_PE_2_1_x0147_full_n == 1'b0) & (ap_predicate_op211_write_state14 == 1'b1)) & (1'b1 == ap_CS_fsm_state14) & (icmp_ln890_264_fu_866_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if ((~((fifo_C_PE_3_1_x0109_full_n == 1'b0) | (fifo_B_PE_3_1_x069_full_n == 1'b0) | (fifo_A_PE_2_2_x045_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln6883_fu_641_p2 = (tmp_209_cast_fu_633_p3 + zext_ln890_reg_1074);

assign add_ln691_320_fu_607_p2 = (c6_V_reg_417 + 4'd1);

assign add_ln691_321_fu_623_p2 = (c7_V_reg_428 + 5'd1);

assign add_ln691_322_fu_595_p2 = (c1_V_reg_406 + 3'd1);

assign add_ln691_324_fu_675_p2 = (c5_V_reg_450 + 2'd1);

assign add_ln691_325_fu_693_p2 = (c6_V_30_reg_461 + 6'd1);

assign add_ln691_326_fu_721_p2 = (c7_V_30_reg_472 + 4'd1);

assign add_ln691_327_fu_771_p2 = (n_V_reg_494 + 4'd1);

assign add_ln691_328_fu_811_p2 = (n_V_30_reg_514 + 4'd1);

assign add_ln691_329_fu_854_p2 = (c9_V_reg_534 + 4'd1);

assign add_ln691_330_fu_737_p2 = (c8_V_reg_483 + 5'd1);

assign add_ln691_fu_583_p2 = (c0_V_reg_395 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state10 = ((icmp_ln890_263_fu_765_p2 == 1'd0) & (fifo_A_PE_2_1_x044_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state11 = (((fifo_C_PE_2_1_x0108_empty_n == 1'b0) & (icmp_ln878_fu_782_p2 == 1'd1)) | ((fifo_B_PE_2_1_x068_empty_n == 1'b0) & (icmp_ln878_fu_782_p2 == 1'd1)));
end

always @ (*) begin
    ap_block_state14 = ((fifo_D_drain_PE_2_1_x0147_full_n == 1'b0) & (ap_predicate_op211_write_state14 == 1'b1));
end

always @ (*) begin
    ap_block_state34 = ((fifo_C_PE_3_1_x0109_full_n == 1'b0) | (fifo_B_PE_3_1_x069_full_n == 1'b0) | (fifo_A_PE_2_2_x045_full_n == 1'b0));
end

always @ (*) begin
    ap_predicate_op211_write_state14 = ((brmerge906_reg_1124 == 1'd0) & (icmp_ln890_264_fu_866_p2 == 1'd1));
end

assign brmerge906_fu_716_p2 = (tmp1_fu_711_p2 | cmp_i_i279_not_reg_1098);

assign c2_V_30_fu_657_p2 = (c2_V_reg_439 + 8'd1);

assign cmp_i_i273_not_fu_687_p2 = ((c5_V_reg_450 != 2'd1) ? 1'b1 : 1'b0);

assign cmp_i_i279_not_fu_669_p2 = ((c2_V_reg_439 != 8'd127) ? 1'b1 : 1'b0);

assign cmp_i_i_not_fu_705_p2 = ((c6_V_30_reg_461 != 6'd31) ? 1'b1 : 1'b0);

assign empty_2503_fu_755_p2 = (tmp_210_cast_fu_747_p3 + zext_ln890_59_reg_1133);

assign empty_fu_743_p1 = c8_V_reg_483[3:0];

assign fifo_A_PE_2_2_x045_din = {{{{{{{{v1_V_30_fu_925_p1}, {v2_V_750_fu_929_p1}}, {v2_V_749_fu_932_p1}}, {v2_V_748_fu_935_p1}}, {v2_V_747_fu_938_p1}}, {v2_V_746_fu_941_p1}}, {v2_V_745_fu_944_p1}}, {v2_V_744_fu_948_p1}};

assign fifo_B_PE_3_1_x069_din = fifo_B_PE_2_1_x068_read_reg_1172;

assign fifo_C_PE_3_1_x0109_din = {{{{{{{{v1_V_fu_877_p1}, {v2_V_743_fu_881_p1}}, {v2_V_742_fu_884_p1}}, {v2_V_741_fu_887_p1}}, {v2_V_740_fu_890_p1}}, {v2_V_739_fu_893_p1}}, {v2_V_738_fu_896_p1}}, {v2_V_fu_900_p1}};

assign fifo_D_drain_PE_2_1_x0147_din = empty_2504_reg_545;

assign icmp_ln6886_fu_663_p2 = ((c2_V_reg_439 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln878_30_fu_822_p2 = ((n_V_30_reg_514 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_782_p2 = ((n_V_reg_494 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_257_fu_601_p2 = ((c1_V_reg_406 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_258_fu_617_p2 = ((c6_V_reg_417 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_259_fu_651_p2 = ((c7_V_reg_428 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_260_fu_681_p2 = ((c5_V_reg_450 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_261_fu_699_p2 = ((c6_V_30_reg_461 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_262_fu_731_p2 = ((c7_V_30_reg_472 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_263_fu_765_p2 = ((c8_V_reg_483 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_264_fu_866_p2 = ((c9_V_reg_534 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_589_p2 = ((c0_V_reg_395 == 3'd4) ? 1'b1 : 1'b0);

assign local_A_0_0_d0 = u_fu_788_p1;

assign local_C_0_d0 = u_30_fu_828_p1;

assign p_cast_fu_760_p1 = empty_2503_fu_755_p2;

assign r_30_fu_837_p4 = {{p_Val2_34_reg_525[255:32]}};

assign r_fu_797_p4 = {{p_Val2_s_reg_505[255:32]}};

assign tmp1_fu_711_p2 = (cmp_i_i_not_fu_705_p2 | cmp_i_i273_not_reg_1111);

assign tmp_111_fu_851_p1 = fifo_B_PE_2_1_x068_read_reg_1172;

assign tmp_209_cast_fu_633_p3 = {{trunc_ln6883_fu_629_p1}, {3'd0}};

assign tmp_210_cast_fu_747_p3 = {{empty_fu_743_p1}, {3'd0}};

assign trunc_ln6883_fu_629_p1 = c7_V_reg_428[3:0];

assign u_30_fu_828_p1 = p_Val2_34_reg_525[31:0];

assign u_fu_788_p1 = p_Val2_s_reg_505[31:0];

assign v1_V_30_fu_925_p1 = reg_565;

assign v1_V_fu_877_p1 = reg_571;

assign v2_V_738_fu_896_p1 = local_C_0_q0;

assign v2_V_739_fu_893_p1 = u2_reg_1264;

assign v2_V_740_fu_890_p1 = u3_reg_1259;

assign v2_V_741_fu_887_p1 = u4_reg_1244;

assign v2_V_742_fu_884_p1 = u5_reg_1239;

assign v2_V_743_fu_881_p1 = u6_reg_1229;

assign v2_V_744_fu_948_p1 = local_A_0_0_q1;

assign v2_V_745_fu_944_p1 = local_A_0_0_q0;

assign v2_V_746_fu_941_p1 = u2_30_reg_1274;

assign v2_V_747_fu_938_p1 = u3_30_reg_1269;

assign v2_V_748_fu_935_p1 = u4_30_reg_1254;

assign v2_V_749_fu_932_p1 = u5_30_reg_1249;

assign v2_V_750_fu_929_p1 = u6_30_reg_1234;

assign v2_V_fu_900_p1 = local_C_0_q1;

assign zext_ln1497_30_fu_847_p1 = r_30_fu_837_p4;

assign zext_ln1497_fu_807_p1 = r_fu_797_p4;

assign zext_ln6883_fu_646_p1 = add_ln6883_fu_641_p2;

assign zext_ln878_30_fu_817_p1 = n_V_30_reg_514;

assign zext_ln878_fu_777_p1 = n_V_reg_494;

assign zext_ln890_59_fu_727_p1 = c7_V_30_reg_472;

assign zext_ln890_60_fu_860_p1 = c9_V_reg_534;

assign zext_ln890_fu_613_p1 = c6_V_reg_417;

always @ (posedge ap_clk) begin
    zext_ln890_reg_1074[6:4] <= 3'b000;
    zext_ln890_59_reg_1133[6:4] <= 3'b000;
end

endmodule //top_PE_wrapper_2_1_x0
