library IEEE;
use IEEE.std_logic_1164.all;

package GLOBAL is

constant nfea : integer := 5;
constant nbit : integer := 8;

type RAM is array (0 to nfea-1) of STD_LOGIC_VECTOR(nbit-1 downto 0);

-- component RAM

--component MAC

constant half_period: time:= 5 ns;

end GLOBAL;