ble_pack ADC_VAC.bit_cnt_i0_LC_2_7_0 { ADC_VAC.add_14_2_lut, ADC_VAC.bit_cnt_i0, ADC_VAC.add_14_2 }
ble_pack ADC_VAC.bit_cnt_i1_LC_2_7_1 { ADC_VAC.add_14_3_lut, ADC_VAC.bit_cnt_i1, ADC_VAC.add_14_3 }
ble_pack ADC_VAC.bit_cnt_i2_LC_2_7_2 { ADC_VAC.add_14_4_lut, ADC_VAC.bit_cnt_i2, ADC_VAC.add_14_4 }
ble_pack ADC_VAC.bit_cnt_i3_LC_2_7_3 { ADC_VAC.add_14_5_lut, ADC_VAC.bit_cnt_i3, ADC_VAC.add_14_5 }
ble_pack ADC_VAC.bit_cnt_i4_LC_2_7_4 { ADC_VAC.add_14_6_lut, ADC_VAC.bit_cnt_i4, ADC_VAC.add_14_6 }
ble_pack ADC_VAC.bit_cnt_i5_LC_2_7_5 { ADC_VAC.add_14_7_lut, ADC_VAC.bit_cnt_i5, ADC_VAC.add_14_7 }
ble_pack ADC_VAC.bit_cnt_i6_LC_2_7_6 { ADC_VAC.add_14_8_lut, ADC_VAC.bit_cnt_i6, ADC_VAC.add_14_8 }
ble_pack ADC_VAC.bit_cnt_i7_LC_2_7_7 { ADC_VAC.add_14_9_lut, ADC_VAC.bit_cnt_i7 }
clb_pack LT_2_7 { ADC_VAC.bit_cnt_i0_LC_2_7_0, ADC_VAC.bit_cnt_i1_LC_2_7_1, ADC_VAC.bit_cnt_i2_LC_2_7_2, ADC_VAC.bit_cnt_i3_LC_2_7_3, ADC_VAC.bit_cnt_i4_LC_2_7_4, ADC_VAC.bit_cnt_i5_LC_2_7_5, ADC_VAC.bit_cnt_i6_LC_2_7_6, ADC_VAC.bit_cnt_i7_LC_2_7_7 }
set_location LT_2_7 2 7
ble_pack ADC_VAC.i6_4_lut_LC_2_8_1 { ADC_VAC.i6_4_lut }
ble_pack ADC_VAC.i19039_4_lut_LC_2_8_6 { ADC_VAC.i19039_4_lut }
ble_pack ADC_VAC.i18824_4_lut_LC_2_8_7 { ADC_VAC.i18824_4_lut }
clb_pack LT_2_8 { ADC_VAC.i6_4_lut_LC_2_8_1, ADC_VAC.i19039_4_lut_LC_2_8_6, ADC_VAC.i18824_4_lut_LC_2_8_7 }
set_location LT_2_8 2 8
ble_pack ADC_VAC.cmd_rdadctmp_i0_LC_3_6_0 { i12_4_lut_adj_151, ADC_VAC.cmd_rdadctmp_i0 }
ble_pack ADC_VAC.cmd_rdadctmp_i1_LC_3_6_5 { i12_4_lut_adj_298, ADC_VAC.cmd_rdadctmp_i1 }
clb_pack LT_3_6 { ADC_VAC.cmd_rdadctmp_i0_LC_3_6_0, ADC_VAC.cmd_rdadctmp_i1_LC_3_6_5 }
set_location LT_3_6 3 6
ble_pack ADC_VAC.cmd_rdadctmp_i4_LC_3_7_3 { i12_4_lut_adj_289, ADC_VAC.cmd_rdadctmp_i4 }
ble_pack ADC_VAC.cmd_rdadctmp_i2_LC_3_7_4 { i12_4_lut_adj_294, ADC_VAC.cmd_rdadctmp_i2 }
ble_pack ADC_VAC.cmd_rdadctmp_i3_LC_3_7_6 { i12_4_lut_adj_291, ADC_VAC.cmd_rdadctmp_i3 }
ble_pack ADC_VAC.i12409_2_lut_LC_3_7_7 { ADC_VAC.i12409_2_lut }
clb_pack LT_3_7 { ADC_VAC.cmd_rdadctmp_i4_LC_3_7_3, ADC_VAC.cmd_rdadctmp_i2_LC_3_7_4, ADC_VAC.cmd_rdadctmp_i3_LC_3_7_6, ADC_VAC.i12409_2_lut_LC_3_7_7 }
set_location LT_3_7 3 7
ble_pack ADC_VAC.adc_state_i2_LC_3_8_0 { ADC_VAC.adc_state_2__I_0_43_Mux_2_i7_3_lut, ADC_VAC.adc_state_i2 }
ble_pack ADC_VAC.adc_state_i1_LC_3_8_1 { ADC_VAC.i15228_3_lut, ADC_VAC.adc_state_i1 }
clb_pack LT_3_8 { ADC_VAC.adc_state_i2_LC_3_8_0, ADC_VAC.adc_state_i1_LC_3_8_1 }
set_location LT_3_8 3 8
ble_pack ADC_VAC.i1_4_lut_LC_3_9_1 { ADC_VAC.i1_4_lut }
ble_pack ADC_VAC.i1_2_lut_adj_3_LC_3_9_2 { ADC_VAC.i1_2_lut_adj_3 }
ble_pack ADC_VAC.adc_state_i0_LC_3_9_3 { ADC_VAC.adc_state_2__I_0_43_Mux_0_i7_4_lut, ADC_VAC.adc_state_i0 }
ble_pack ADC_VAC.i30_4_lut_LC_3_9_5 { ADC_VAC.i30_4_lut }
ble_pack ADC_VAC.i19134_2_lut_LC_3_9_6 { ADC_VAC.i19134_2_lut }
ble_pack ADC_VAC.i1_4_lut_adj_4_LC_3_9_7 { ADC_VAC.i1_4_lut_adj_4 }
clb_pack LT_3_9 { ADC_VAC.i1_4_lut_LC_3_9_1, ADC_VAC.i1_2_lut_adj_3_LC_3_9_2, ADC_VAC.adc_state_i0_LC_3_9_3, ADC_VAC.i30_4_lut_LC_3_9_5, ADC_VAC.i19134_2_lut_LC_3_9_6, ADC_VAC.i1_4_lut_adj_4_LC_3_9_7 }
set_location LT_3_9 3 9
ble_pack ADC_VAC.SCLK_35_LC_3_10_2 { i1_4_lut_4_lut_adj_277, ADC_VAC.SCLK_35 }
clb_pack LT_3_10 { ADC_VAC.SCLK_35_LC_3_10_2 }
set_location LT_3_10 3 10
ble_pack i1_4_lut_adj_140_LC_3_11_0 { i1_4_lut_adj_140 }
ble_pack ADC_VAC.CS_37_LC_3_11_1 { i19159_4_lut, ADC_VAC.CS_37 }
ble_pack i1_2_lut_adj_149_LC_3_11_4 { i1_2_lut_adj_149 }
ble_pack ADC_VAC.i1_3_lut_LC_3_11_5 { ADC_VAC.i1_3_lut }
ble_pack CLK_DDS.dds_state_i2_LC_3_11_6 { CLK_DDS.i1_2_lut, CLK_DDS.dds_state_i2 }
ble_pack CLK_DDS.i3_3_lut_4_lut_LC_3_11_7 { CLK_DDS.i3_3_lut_4_lut }
clb_pack LT_3_11 { i1_4_lut_adj_140_LC_3_11_0, ADC_VAC.CS_37_LC_3_11_1, i1_2_lut_adj_149_LC_3_11_4, ADC_VAC.i1_3_lut_LC_3_11_5, CLK_DDS.dds_state_i2_LC_3_11_6, CLK_DDS.i3_3_lut_4_lut_LC_3_11_7 }
set_location LT_3_11 3 11
ble_pack CLK_DDS.bit_cnt_i3_LC_3_12_0 { i19096_4_lut, CLK_DDS.bit_cnt_i3 }
ble_pack CLK_DDS.bit_cnt_i2_LC_3_12_1 { i19095_3_lut, CLK_DDS.bit_cnt_i2 }
ble_pack CLK_DDS.bit_cnt_i1_LC_3_12_2 { i13_2_lut, CLK_DDS.bit_cnt_i1 }
clb_pack LT_3_12 { CLK_DDS.bit_cnt_i3_LC_3_12_0, CLK_DDS.bit_cnt_i2_LC_3_12_1, CLK_DDS.bit_cnt_i1_LC_3_12_2 }
set_location LT_3_12 3 12
ble_pack CLK_DDS.i1_3_lut_LC_3_13_3 { CLK_DDS.i1_3_lut }
clb_pack LT_3_13 { CLK_DDS.i1_3_lut_LC_3_13_3 }
set_location LT_3_13 3 13
ble_pack ADC_VDC.avg_cnt_i0_LC_5_5_0 { ADC_VDC.add_24_2_lut, ADC_VDC.avg_cnt_i0, ADC_VDC.add_24_2 }
ble_pack ADC_VDC.avg_cnt_i1_LC_5_5_1 { ADC_VDC.add_24_3_lut, ADC_VDC.avg_cnt_i1, ADC_VDC.add_24_3 }
ble_pack ADC_VDC.avg_cnt_i2_LC_5_5_2 { ADC_VDC.add_24_4_lut, ADC_VDC.avg_cnt_i2, ADC_VDC.add_24_4 }
ble_pack ADC_VDC.avg_cnt_i3_LC_5_5_3 { ADC_VDC.add_24_5_lut, ADC_VDC.avg_cnt_i3, ADC_VDC.add_24_5 }
ble_pack ADC_VDC.avg_cnt_i4_LC_5_5_4 { ADC_VDC.add_24_6_lut, ADC_VDC.avg_cnt_i4, ADC_VDC.add_24_6 }
ble_pack ADC_VDC.avg_cnt_i5_LC_5_5_5 { ADC_VDC.add_24_7_lut, ADC_VDC.avg_cnt_i5, ADC_VDC.add_24_7 }
ble_pack ADC_VDC.avg_cnt_i6_LC_5_5_6 { ADC_VDC.add_24_8_lut, ADC_VDC.avg_cnt_i6, ADC_VDC.add_24_8 }
ble_pack ADC_VDC.avg_cnt_i7_LC_5_5_7 { ADC_VDC.add_24_9_lut, ADC_VDC.avg_cnt_i7, ADC_VDC.add_24_9 }
clb_pack LT_5_5 { ADC_VDC.avg_cnt_i0_LC_5_5_0, ADC_VDC.avg_cnt_i1_LC_5_5_1, ADC_VDC.avg_cnt_i2_LC_5_5_2, ADC_VDC.avg_cnt_i3_LC_5_5_3, ADC_VDC.avg_cnt_i4_LC_5_5_4, ADC_VDC.avg_cnt_i5_LC_5_5_5, ADC_VDC.avg_cnt_i6_LC_5_5_6, ADC_VDC.avg_cnt_i7_LC_5_5_7 }
set_location LT_5_5 5 5
ble_pack ADC_VDC.avg_cnt_i8_LC_5_6_0 { ADC_VDC.add_24_10_lut, ADC_VDC.avg_cnt_i8, ADC_VDC.add_24_10 }
ble_pack ADC_VDC.avg_cnt_i9_LC_5_6_1 { ADC_VDC.add_24_11_lut, ADC_VDC.avg_cnt_i9, ADC_VDC.add_24_11 }
ble_pack ADC_VDC.avg_cnt_i10_LC_5_6_2 { ADC_VDC.add_24_12_lut, ADC_VDC.avg_cnt_i10, ADC_VDC.add_24_12 }
ble_pack ADC_VDC.avg_cnt_i11_LC_5_6_3 { ADC_VDC.add_24_13_lut, ADC_VDC.avg_cnt_i11 }
clb_pack LT_5_6 { ADC_VDC.avg_cnt_i8_LC_5_6_0, ADC_VDC.avg_cnt_i9_LC_5_6_1, ADC_VDC.avg_cnt_i10_LC_5_6_2, ADC_VDC.avg_cnt_i11_LC_5_6_3 }
set_location LT_5_6 5 6
ble_pack ADC_VDC.i4_4_lut_adj_31_LC_5_7_0 { ADC_VDC.i4_4_lut_adj_31 }
ble_pack ADC_VDC.i1_2_lut_adj_28_LC_5_7_2 { ADC_VDC.i1_2_lut_adj_28 }
ble_pack ADC_VDC.i8_4_lut_LC_5_7_3 { ADC_VDC.i8_4_lut }
ble_pack CLK_DDS.tmp_buf_i1_LC_5_7_5 { CLK_DDS.dds_state_2__I_0_34_Mux_1_i7_4_lut, CLK_DDS.tmp_buf_i1 }
clb_pack LT_5_7 { ADC_VDC.i4_4_lut_adj_31_LC_5_7_0, ADC_VDC.i1_2_lut_adj_28_LC_5_7_2, ADC_VDC.i8_4_lut_LC_5_7_3, CLK_DDS.tmp_buf_i1_LC_5_7_5 }
set_location LT_5_7 5 7
ble_pack ADC_VDC.i7_4_lut_LC_5_8_2 { ADC_VDC.i7_4_lut }
ble_pack ADC_VDC.i11_3_lut_LC_5_8_3 { ADC_VDC.i11_3_lut }
ble_pack ADC_VDC.i16053_3_lut_LC_5_8_4 { ADC_VDC.i16053_3_lut }
ble_pack ADC_VDC.ADC_DATA_i19_LC_5_8_6 { i12_4_lut_adj_148, ADC_VDC.ADC_DATA_i19 }
clb_pack LT_5_8 { ADC_VDC.i7_4_lut_LC_5_8_2, ADC_VDC.i11_3_lut_LC_5_8_3, ADC_VDC.i16053_3_lut_LC_5_8_4, ADC_VDC.ADC_DATA_i19_LC_5_8_6 }
set_location LT_5_8 5 8
ble_pack CLK_DDS.CS_28_LC_5_9_4 { CLK_DDS.dds_state_2__I_0_i7_3_lut, CLK_DDS.CS_28 }
clb_pack LT_5_9 { CLK_DDS.CS_28_LC_5_9_4 }
set_location LT_5_9 5 9
ble_pack RTD.read_buf_i11_LC_5_10_0 { i12_4_lut_adj_115, RTD.read_buf_i11 }
ble_pack RTD.read_buf_i10_LC_5_10_1 { i12_4_lut_adj_190, RTD.read_buf_i10 }
ble_pack RTD.mode_53_LC_5_10_2 { RTD.i1_4_lut_adj_8, RTD.mode_53 }
ble_pack RTD.read_buf_i12_LC_5_10_3 { i12_4_lut_adj_114, RTD.read_buf_i12 }
ble_pack RTD.read_buf_i0_LC_5_10_4 { i12_4_lut_adj_112, RTD.read_buf_i0 }
ble_pack RTD.read_buf_i14_LC_5_10_5 { i12_4_lut_adj_108, RTD.read_buf_i14 }
ble_pack RTD.read_buf_i15_LC_5_10_6 { i12_4_lut_adj_107, RTD.read_buf_i15 }
ble_pack RTD.read_buf_i13_LC_5_10_7 { i12_4_lut_adj_110, RTD.read_buf_i13 }
clb_pack LT_5_10 { RTD.read_buf_i11_LC_5_10_0, RTD.read_buf_i10_LC_5_10_1, RTD.mode_53_LC_5_10_2, RTD.read_buf_i12_LC_5_10_3, RTD.read_buf_i0_LC_5_10_4, RTD.read_buf_i14_LC_5_10_5, RTD.read_buf_i15_LC_5_10_6, RTD.read_buf_i13_LC_5_10_7 }
set_location LT_5_10 5 10
ble_pack CLK_DDS.tmp_buf_i0_LC_5_11_1 { CLK_DDS.dds_state_2__I_0_34_Mux_0_i7_4_lut, CLK_DDS.tmp_buf_i0 }
clb_pack LT_5_11 { CLK_DDS.tmp_buf_i0_LC_5_11_1 }
set_location LT_5_11 5 11
ble_pack i18807_2_lut_LC_5_12_0 { i18807_2_lut }
ble_pack CLK_DDS.bit_cnt_i0_LC_5_12_3 { CLK_DDS.i14383_3_lut_4_lut, CLK_DDS.bit_cnt_i0 }
clb_pack LT_5_12 { i18807_2_lut_LC_5_12_0, CLK_DDS.bit_cnt_i0_LC_5_12_3 }
set_location LT_5_12 5 12
ble_pack ADC_IAC.cmd_rdadctmp_i6_LC_5_13_0 { i12_4_lut_adj_57, ADC_IAC.cmd_rdadctmp_i6 }
ble_pack ADC_IAC.i30_4_lut_LC_5_13_3 { ADC_IAC.i30_4_lut }
ble_pack ADC_IAC.i19132_2_lut_LC_5_13_4 { ADC_IAC.i19132_2_lut }
ble_pack CLK_DDS.SCLK_27_LC_5_13_5 { i12707_3_lut_4_lut, CLK_DDS.SCLK_27 }
ble_pack ADC_IAC.cmd_rdadctmp_i7_LC_5_13_6 { i12_4_lut_adj_58, ADC_IAC.cmd_rdadctmp_i7 }
clb_pack LT_5_13 { ADC_IAC.cmd_rdadctmp_i6_LC_5_13_0, ADC_IAC.i30_4_lut_LC_5_13_3, ADC_IAC.i19132_2_lut_LC_5_13_4, CLK_DDS.SCLK_27_LC_5_13_5, ADC_IAC.cmd_rdadctmp_i7_LC_5_13_6 }
set_location LT_5_13 5 13
ble_pack ADC_IAC.i1_4_lut_adj_5_LC_5_14_0 { ADC_IAC.i1_4_lut_adj_5 }
ble_pack ADC_IAC.adc_state_i2_LC_5_14_1 { ADC_IAC.adc_state_2__I_0_43_Mux_2_i7_3_lut, ADC_IAC.adc_state_i2 }
ble_pack ADC_IAC.adc_state_i1_LC_5_14_2 { ADC_IAC.i15225_3_lut, ADC_IAC.adc_state_i1 }
ble_pack i1_2_lut_adj_199_LC_5_14_3 { i1_2_lut_adj_199 }
ble_pack ADC_IAC.i1_3_lut_LC_5_14_4 { ADC_IAC.i1_3_lut }
ble_pack i1_2_lut_LC_5_14_7 { i1_2_lut }
clb_pack LT_5_14 { ADC_IAC.i1_4_lut_adj_5_LC_5_14_0, ADC_IAC.adc_state_i2_LC_5_14_1, ADC_IAC.adc_state_i1_LC_5_14_2, i1_2_lut_adj_199_LC_5_14_3, ADC_IAC.i1_3_lut_LC_5_14_4, i1_2_lut_LC_5_14_7 }
set_location LT_5_14 5 14
ble_pack ADC_IAC.i1_2_lut_LC_5_15_0 { ADC_IAC.i1_2_lut }
ble_pack ADC_IAC.i1_4_lut_LC_5_15_1 { ADC_IAC.i1_4_lut }
ble_pack ADC_IAC.i18169_4_lut_LC_5_15_2 { ADC_IAC.i18169_4_lut }
ble_pack ADC_IAC.i18181_4_lut_LC_5_15_3 { ADC_IAC.i18181_4_lut }
ble_pack ADC_IAC.i18845_4_lut_LC_5_15_4 { ADC_IAC.i18845_4_lut }
ble_pack ADC_IAC.adc_state_i0_LC_5_15_5 { ADC_IAC.adc_state_2__I_0_43_Mux_0_i7_4_lut, ADC_IAC.adc_state_i0 }
clb_pack LT_5_15 { ADC_IAC.i1_2_lut_LC_5_15_0, ADC_IAC.i1_4_lut_LC_5_15_1, ADC_IAC.i18169_4_lut_LC_5_15_2, ADC_IAC.i18181_4_lut_LC_5_15_3, ADC_IAC.i18845_4_lut_LC_5_15_4, ADC_IAC.adc_state_i0_LC_5_15_5 }
set_location LT_5_15 5 15
ble_pack ADC_IAC.cmd_rdadctmp_i1_LC_5_16_0 { i12_4_lut, ADC_IAC.cmd_rdadctmp_i1 }
ble_pack ADC_IAC.cmd_rdadctmp_i0_LC_5_16_2 { i12_4_lut_adj_138, ADC_IAC.cmd_rdadctmp_i0 }
ble_pack ADC_IAC.SCLK_35_LC_5_16_4 { i1_4_lut_4_lut_adj_276, ADC_IAC.SCLK_35 }
clb_pack LT_5_16 { ADC_IAC.cmd_rdadctmp_i1_LC_5_16_0, ADC_IAC.cmd_rdadctmp_i0_LC_5_16_2, ADC_IAC.SCLK_35_LC_5_16_4 }
set_location LT_5_16 5 16
ble_pack CLK_DDS.dds_state_i1_LC_5_17_0 { CLK_DDS.i12158_2_lut, CLK_DDS.dds_state_i1 }
clb_pack LT_5_17 { CLK_DDS.dds_state_i1_LC_5_17_0 }
set_location LT_5_17 5 17
ble_pack ADC_VAC.cmd_rdadctmp_i29_LC_6_4_1 { i12_4_lut_adj_256, ADC_VAC.cmd_rdadctmp_i29 }
ble_pack ADC_VAC.cmd_rdadctmp_i28_LC_6_4_5 { i12_4_lut_adj_257, ADC_VAC.cmd_rdadctmp_i28 }
clb_pack LT_6_4 { ADC_VAC.cmd_rdadctmp_i29_LC_6_4_1, ADC_VAC.cmd_rdadctmp_i28_LC_6_4_5 }
set_location LT_6_4 6 4
ble_pack ADC_VAC.ADC_DATA_i20_LC_6_5_0 { ADC_VAC.i12795_3_lut_4_lut, ADC_VAC.ADC_DATA_i20 }
ble_pack ADC_VDC.i16066_3_lut_LC_6_5_4 { ADC_VDC.i16066_3_lut }
ble_pack ADC_VDC.i18135_2_lut_LC_6_5_5 { ADC_VDC.i18135_2_lut }
ble_pack ADC_VDC.i15177_2_lut_LC_6_5_6 { ADC_VDC.i15177_2_lut }
clb_pack LT_6_5 { ADC_VAC.ADC_DATA_i20_LC_6_5_0, ADC_VDC.i16066_3_lut_LC_6_5_4, ADC_VDC.i18135_2_lut_LC_6_5_5, ADC_VDC.i15177_2_lut_LC_6_5_6 }
set_location LT_6_5 6 5
ble_pack ADC_VDC.bit_cnt_3780__i0_LC_6_6_0 { ADC_VDC.bit_cnt_3780_add_4_2_lut, ADC_VDC.bit_cnt_3780__i0, ADC_VDC.bit_cnt_3780_add_4_2 }
ble_pack ADC_VDC.bit_cnt_3780__i1_LC_6_6_1 { ADC_VDC.bit_cnt_3780_add_4_3_lut, ADC_VDC.bit_cnt_3780__i1, ADC_VDC.bit_cnt_3780_add_4_3 }
ble_pack ADC_VDC.bit_cnt_3780__i2_LC_6_6_2 { ADC_VDC.bit_cnt_3780_add_4_4_lut, ADC_VDC.bit_cnt_3780__i2, ADC_VDC.bit_cnt_3780_add_4_4 }
ble_pack ADC_VDC.bit_cnt_3780__i3_LC_6_6_3 { ADC_VDC.bit_cnt_3780_add_4_5_lut, ADC_VDC.bit_cnt_3780__i3, ADC_VDC.bit_cnt_3780_add_4_5 }
ble_pack ADC_VDC.bit_cnt_3780__i4_LC_6_6_4 { ADC_VDC.bit_cnt_3780_add_4_6_lut, ADC_VDC.bit_cnt_3780__i4, ADC_VDC.bit_cnt_3780_add_4_6 }
ble_pack ADC_VDC.bit_cnt_3780__i5_LC_6_6_5 { ADC_VDC.bit_cnt_3780_add_4_7_lut, ADC_VDC.bit_cnt_3780__i5, ADC_VDC.bit_cnt_3780_add_4_7 }
ble_pack ADC_VDC.bit_cnt_3780__i6_LC_6_6_6 { ADC_VDC.bit_cnt_3780_add_4_8_lut, ADC_VDC.bit_cnt_3780__i6, ADC_VDC.bit_cnt_3780_add_4_8 }
ble_pack ADC_VDC.bit_cnt_3780__i7_LC_6_6_7 { ADC_VDC.bit_cnt_3780_add_4_9_lut, ADC_VDC.bit_cnt_3780__i7 }
clb_pack LT_6_6 { ADC_VDC.bit_cnt_3780__i0_LC_6_6_0, ADC_VDC.bit_cnt_3780__i1_LC_6_6_1, ADC_VDC.bit_cnt_3780__i2_LC_6_6_2, ADC_VDC.bit_cnt_3780__i3_LC_6_6_3, ADC_VDC.bit_cnt_3780__i4_LC_6_6_4, ADC_VDC.bit_cnt_3780__i5_LC_6_6_5, ADC_VDC.bit_cnt_3780__i6_LC_6_6_6, ADC_VDC.bit_cnt_3780__i7_LC_6_6_7 }
set_location LT_6_6 6 6
ble_pack ADC_VDC.i18857_4_lut_LC_6_7_0 { ADC_VDC.i18857_4_lut }
ble_pack ADC_VDC.i2_3_lut_LC_6_7_1 { ADC_VDC.i2_3_lut }
ble_pack ADC_VDC.i1_2_lut_3_lut_LC_6_7_2 { ADC_VDC.i1_2_lut_3_lut }
ble_pack ADC_VDC.i5_3_lut_LC_6_7_3 { ADC_VDC.i5_3_lut }
ble_pack ADC_VDC.ADC_DATA_i8_LC_6_7_5 { i12_4_lut_adj_193, ADC_VDC.ADC_DATA_i8 }
ble_pack ADC_VDC.ADC_DATA_i23_LC_6_7_6 { i12_4_lut_adj_145, ADC_VDC.ADC_DATA_i23 }
ble_pack ADC_VDC.i19094_4_lut_LC_6_7_7 { ADC_VDC.i19094_4_lut }
clb_pack LT_6_7 { ADC_VDC.i18857_4_lut_LC_6_7_0, ADC_VDC.i2_3_lut_LC_6_7_1, ADC_VDC.i1_2_lut_3_lut_LC_6_7_2, ADC_VDC.i5_3_lut_LC_6_7_3, ADC_VDC.ADC_DATA_i8_LC_6_7_5, ADC_VDC.ADC_DATA_i23_LC_6_7_6, ADC_VDC.i19094_4_lut_LC_6_7_7 }
set_location LT_6_7 6 7
ble_pack ADC_VDC.n21974_bdd_4_lut_4_lut_LC_6_8_0 { ADC_VDC.n21974_bdd_4_lut_4_lut }
ble_pack ADC_VDC.adc_state_i1_LC_6_8_1 { ADC_VDC.i16055_4_lut, ADC_VDC.adc_state_i1 }
ble_pack ADC_VDC.i4_4_lut_LC_6_8_2 { ADC_VDC.i4_4_lut }
ble_pack ADC_VDC.adc_state_1__bdd_4_lut_4_lut_LC_6_8_3 { ADC_VDC.adc_state_1__bdd_4_lut_4_lut }
ble_pack ADC_VDC.i18952_4_lut_LC_6_8_4 { ADC_VDC.i18952_4_lut }
ble_pack ADC_VDC.i37_4_lut_LC_6_8_5 { ADC_VDC.i37_4_lut }
ble_pack ADC_VDC.i1_4_lut_LC_6_8_6 { ADC_VDC.i1_4_lut }
clb_pack LT_6_8 { ADC_VDC.n21974_bdd_4_lut_4_lut_LC_6_8_0, ADC_VDC.adc_state_i1_LC_6_8_1, ADC_VDC.i4_4_lut_LC_6_8_2, ADC_VDC.adc_state_1__bdd_4_lut_4_lut_LC_6_8_3, ADC_VDC.i18952_4_lut_LC_6_8_4, ADC_VDC.i37_4_lut_LC_6_8_5, ADC_VDC.i1_4_lut_LC_6_8_6 }
set_location LT_6_8 6 8
ble_pack RTD.adress_i6_LC_6_9_1 { i13_4_lut, RTD.adress_i6 }
ble_pack RTD.READ_DATA_i12_LC_6_9_2 { i12_4_lut_adj_85, RTD.READ_DATA_i12 }
ble_pack RTD.adress_i4_LC_6_9_3 { i13_4_lut_adj_133, RTD.adress_i4 }
ble_pack RTD.adress_i3_LC_6_9_4 { i13_4_lut_adj_135, RTD.adress_i3 }
ble_pack RTD.adress_i2_LC_6_9_5 { i13_4_lut_adj_136, RTD.adress_i2 }
ble_pack RTD.adress_i5_LC_6_9_6 { i13_4_lut_adj_131, RTD.adress_i5 }
clb_pack LT_6_9 { RTD.adress_i6_LC_6_9_1, RTD.READ_DATA_i12_LC_6_9_2, RTD.adress_i4_LC_6_9_3, RTD.adress_i3_LC_6_9_4, RTD.adress_i2_LC_6_9_5, RTD.adress_i5_LC_6_9_6 }
set_location LT_6_9 6 9
ble_pack RTD.MOSI_59_LC_6_10_0 { RTD.i15252_4_lut, RTD.MOSI_59 }
ble_pack RTD.i18150_rep_64_2_lut_LC_6_10_1 { RTD.i18150_rep_64_2_lut }
ble_pack RTD.i19089_3_lut_LC_6_10_2 { RTD.i19089_3_lut }
ble_pack RTD.i1_4_lut_adj_7_LC_6_10_3 { RTD.i1_4_lut_adj_7 }
ble_pack RTD.i16303_3_lut_LC_6_10_4 { RTD.i16303_3_lut }
ble_pack RTD.i1_2_lut_adj_11_LC_6_10_5 { RTD.i1_2_lut_adj_11 }
ble_pack RTD.i34_4_lut_4_lut_LC_6_10_6 { RTD.i34_4_lut_4_lut }
ble_pack RTD.i36_4_lut_4_lut_LC_6_10_7 { RTD.i36_4_lut_4_lut }
clb_pack LT_6_10 { RTD.MOSI_59_LC_6_10_0, RTD.i18150_rep_64_2_lut_LC_6_10_1, RTD.i19089_3_lut_LC_6_10_2, RTD.i1_4_lut_adj_7_LC_6_10_3, RTD.i16303_3_lut_LC_6_10_4, RTD.i1_2_lut_adj_11_LC_6_10_5, RTD.i34_4_lut_4_lut_LC_6_10_6, RTD.i36_4_lut_4_lut_LC_6_10_7 }
set_location LT_6_10 6 10
ble_pack RTD.read_buf_i9_LC_6_11_0 { RTD.i12_4_lut_adj_6, RTD.read_buf_i9 }
ble_pack RTD.READ_DATA_i9_LC_6_11_1 { i12_4_lut_adj_90, RTD.READ_DATA_i9 }
ble_pack RTD.READ_DATA_i1_LC_6_11_2 { i12_4_lut_adj_103, RTD.READ_DATA_i1 }
ble_pack RTD.read_buf_i2_LC_6_11_3 { i12_4_lut_adj_124, RTD.read_buf_i2 }
ble_pack RTD.READ_DATA_i3_LC_6_11_4 { i12_4_lut_adj_99, RTD.READ_DATA_i3 }
ble_pack RTD.adress_i1_LC_6_11_5 { i13_4_lut_adj_144, RTD.adress_i1 }
ble_pack RTD.read_buf_i1_LC_6_11_6 { i12_4_lut_adj_126, RTD.read_buf_i1 }
ble_pack RTD.i12602_2_lut_LC_6_11_7 { RTD.i12602_2_lut }
clb_pack LT_6_11 { RTD.read_buf_i9_LC_6_11_0, RTD.READ_DATA_i9_LC_6_11_1, RTD.READ_DATA_i1_LC_6_11_2, RTD.read_buf_i2_LC_6_11_3, RTD.READ_DATA_i3_LC_6_11_4, RTD.adress_i1_LC_6_11_5, RTD.read_buf_i1_LC_6_11_6, RTD.i12602_2_lut_LC_6_11_7 }
set_location LT_6_11 6 11
ble_pack RTD.READ_DATA_i8_LC_6_12_1 { RTD.i12_4_lut, RTD.READ_DATA_i8 }
ble_pack RTD.read_buf_i7_LC_6_12_2 { i12_4_lut_adj_118, RTD.read_buf_i7 }
ble_pack RTD.READ_DATA_i13_LC_6_12_4 { i12_4_lut_adj_82, RTD.READ_DATA_i13 }
ble_pack RTD.read_buf_i8_LC_6_12_5 { i12_4_lut_adj_117, RTD.read_buf_i8 }
ble_pack RTD.read_buf_i6_LC_6_12_6 { i12_4_lut_adj_119, RTD.read_buf_i6 }
ble_pack i18141_2_lut_LC_6_12_7 { i18141_2_lut }
clb_pack LT_6_12 { RTD.READ_DATA_i8_LC_6_12_1, RTD.read_buf_i7_LC_6_12_2, RTD.READ_DATA_i13_LC_6_12_4, RTD.read_buf_i8_LC_6_12_5, RTD.read_buf_i6_LC_6_12_6, i18141_2_lut_LC_6_12_7 }
set_location LT_6_12 6 12
ble_pack ADC_IAC.cmd_rdadctmp_i30_LC_6_13_0 { i12_4_lut_adj_139, ADC_IAC.cmd_rdadctmp_i30 }
ble_pack ADC_IAC.cmd_rdadctmp_i29_LC_6_13_5 { i12_4_lut_adj_71, ADC_IAC.cmd_rdadctmp_i29 }
clb_pack LT_6_13 { ADC_IAC.cmd_rdadctmp_i30_LC_6_13_0, ADC_IAC.cmd_rdadctmp_i29_LC_6_13_5 }
set_location LT_6_13 6 13
ble_pack ADC_IAC.cmd_rdadctmp_i28_LC_6_14_0 { i12_4_lut_adj_72, ADC_IAC.cmd_rdadctmp_i28 }
ble_pack ADC_IAC.cmd_rdadctmp_i5_LC_6_14_1 { i12_4_lut_adj_56, ADC_IAC.cmd_rdadctmp_i5 }
ble_pack ADC_IAC.cmd_rdadctmp_i4_LC_6_14_2 { i12_4_lut_adj_55, ADC_IAC.cmd_rdadctmp_i4 }
ble_pack ADC_IAC.cmd_rdadctmp_i3_LC_6_14_3 { i12_4_lut_adj_54, ADC_IAC.cmd_rdadctmp_i3 }
ble_pack i1_4_lut_adj_137_LC_6_14_4 { i1_4_lut_adj_137 }
ble_pack ADC_IAC.CS_37_LC_6_14_5 { i19156_4_lut, ADC_IAC.CS_37 }
ble_pack ADC_IAC.i12447_2_lut_LC_6_14_6 { ADC_IAC.i12447_2_lut }
clb_pack LT_6_14 { ADC_IAC.cmd_rdadctmp_i28_LC_6_14_0, ADC_IAC.cmd_rdadctmp_i5_LC_6_14_1, ADC_IAC.cmd_rdadctmp_i4_LC_6_14_2, ADC_IAC.cmd_rdadctmp_i3_LC_6_14_3, i1_4_lut_adj_137_LC_6_14_4, ADC_IAC.CS_37_LC_6_14_5, ADC_IAC.i12447_2_lut_LC_6_14_6 }
set_location LT_6_14 6 14
ble_pack ADC_IAC.bit_cnt_i0_LC_6_15_0 { ADC_IAC.add_14_2_lut, ADC_IAC.bit_cnt_i0, ADC_IAC.add_14_2 }
ble_pack ADC_IAC.bit_cnt_i1_LC_6_15_1 { ADC_IAC.add_14_3_lut, ADC_IAC.bit_cnt_i1, ADC_IAC.add_14_3 }
ble_pack ADC_IAC.bit_cnt_i2_LC_6_15_2 { ADC_IAC.add_14_4_lut, ADC_IAC.bit_cnt_i2, ADC_IAC.add_14_4 }
ble_pack ADC_IAC.bit_cnt_i3_LC_6_15_3 { ADC_IAC.add_14_5_lut, ADC_IAC.bit_cnt_i3, ADC_IAC.add_14_5 }
ble_pack ADC_IAC.bit_cnt_i4_LC_6_15_4 { ADC_IAC.add_14_6_lut, ADC_IAC.bit_cnt_i4, ADC_IAC.add_14_6 }
ble_pack ADC_IAC.bit_cnt_i5_LC_6_15_5 { ADC_IAC.add_14_7_lut, ADC_IAC.bit_cnt_i5, ADC_IAC.add_14_7 }
ble_pack ADC_IAC.bit_cnt_i6_LC_6_15_6 { ADC_IAC.add_14_8_lut, ADC_IAC.bit_cnt_i6, ADC_IAC.add_14_8 }
ble_pack ADC_IAC.bit_cnt_i7_LC_6_15_7 { ADC_IAC.add_14_9_lut, ADC_IAC.bit_cnt_i7 }
clb_pack LT_6_15 { ADC_IAC.bit_cnt_i0_LC_6_15_0, ADC_IAC.bit_cnt_i1_LC_6_15_1, ADC_IAC.bit_cnt_i2_LC_6_15_2, ADC_IAC.bit_cnt_i3_LC_6_15_3, ADC_IAC.bit_cnt_i4_LC_6_15_4, ADC_IAC.bit_cnt_i5_LC_6_15_5, ADC_IAC.bit_cnt_i6_LC_6_15_6, ADC_IAC.bit_cnt_i7_LC_6_15_7 }
set_location LT_6_15 6 15
ble_pack CLK_DDS.i19097_4_lut_LC_6_16_2 { CLK_DDS.i19097_4_lut }
clb_pack LT_6_16 { CLK_DDS.i19097_4_lut_LC_6_16_2 }
set_location LT_6_16 6 16
ble_pack ADC_IAC.cmd_rdadctmp_i2_LC_6_17_7 { i12_4_lut_adj_53, ADC_IAC.cmd_rdadctmp_i2 }
clb_pack LT_6_17 { ADC_IAC.cmd_rdadctmp_i2_LC_6_17_7 }
set_location LT_6_17 6 17
ble_pack pll_main.i19670_1_lut_LC_7_1_7 { pll_main.i19670_1_lut }
clb_pack LT_7_1 { pll_main.i19670_1_lut_LC_7_1_7 }
set_location LT_7_1 7 1
ble_pack ADC_IAC.ADC_DATA_i20_LC_7_3_2 { ADC_IAC.i12818_3_lut_4_lut, ADC_IAC.ADC_DATA_i20 }
clb_pack LT_7_3 { ADC_IAC.ADC_DATA_i20_LC_7_3_2 }
set_location LT_7_3 7 3
ble_pack ADC_VDC.adc_state_i2_LC_7_4_2 { ADC_VDC.i12085_2_lut_3_lut, ADC_VDC.adc_state_i2 }
clb_pack LT_7_4 { ADC_VDC.adc_state_i2_LC_7_4_2 }
set_location LT_7_4 7 4
ble_pack ADC_VDC.ADC_DATA_i2_LC_7_5_0 { i12_4_lut_adj_207, ADC_VDC.ADC_DATA_i2 }
ble_pack ADC_VDC.i40_3_lut_4_lut_LC_7_5_1 { ADC_VDC.i40_3_lut_4_lut }
ble_pack ADC_VDC.i19163_4_lut_LC_7_5_2 { ADC_VDC.i19163_4_lut }
ble_pack ADC_VDC.i19168_4_lut_LC_7_5_3 { ADC_VDC.i19168_4_lut }
ble_pack ADC_VDC.i7717_3_lut_4_lut_LC_7_5_4 { ADC_VDC.i7717_3_lut_4_lut }
ble_pack ADC_VDC.i1_4_lut_4_lut_LC_7_5_5 { ADC_VDC.i1_4_lut_4_lut }
ble_pack ADC_VDC.i18137_2_lut_LC_7_5_6 { ADC_VDC.i18137_2_lut }
ble_pack ADC_VDC.i1_4_lut_adj_32_LC_7_5_7 { ADC_VDC.i1_4_lut_adj_32 }
clb_pack LT_7_5 { ADC_VDC.ADC_DATA_i2_LC_7_5_0, ADC_VDC.i40_3_lut_4_lut_LC_7_5_1, ADC_VDC.i19163_4_lut_LC_7_5_2, ADC_VDC.i19168_4_lut_LC_7_5_3, ADC_VDC.i7717_3_lut_4_lut_LC_7_5_4, ADC_VDC.i1_4_lut_4_lut_LC_7_5_5, ADC_VDC.i18137_2_lut_LC_7_5_6, ADC_VDC.i1_4_lut_adj_32_LC_7_5_7 }
set_location LT_7_5 7 5
ble_pack ADC_VDC.i19101_4_lut_4_lut_LC_7_6_0 { ADC_VDC.i19101_4_lut_4_lut }
ble_pack ADC_VDC.SCLK_46_LC_7_6_1 { ADC_VDC.i16082_4_lut, ADC_VDC.SCLK_46 }
ble_pack ADC_VDC.ADC_DATA_i1_LC_7_6_2 { i12_4_lut_adj_208, ADC_VDC.ADC_DATA_i1 }
ble_pack ADC_VDC.i1_2_lut_LC_7_6_3 { ADC_VDC.i1_2_lut }
ble_pack ADC_VDC.i4_4_lut_adj_29_LC_7_6_4 { ADC_VDC.i4_4_lut_adj_29 }
ble_pack ADC_VDC.i18133_2_lut_LC_7_6_5 { ADC_VDC.i18133_2_lut }
ble_pack ADC_VDC.i1_4_lut_adj_33_LC_7_6_6 { ADC_VDC.i1_4_lut_adj_33 }
ble_pack ADC_VDC.ADC_DATA_i7_LC_7_6_7 { i12_4_lut_adj_195, ADC_VDC.ADC_DATA_i7 }
clb_pack LT_7_6 { ADC_VDC.i19101_4_lut_4_lut_LC_7_6_0, ADC_VDC.SCLK_46_LC_7_6_1, ADC_VDC.ADC_DATA_i1_LC_7_6_2, ADC_VDC.i1_2_lut_LC_7_6_3, ADC_VDC.i4_4_lut_adj_29_LC_7_6_4, ADC_VDC.i18133_2_lut_LC_7_6_5, ADC_VDC.i1_4_lut_adj_33_LC_7_6_6, ADC_VDC.ADC_DATA_i7_LC_7_6_7 }
set_location LT_7_6 7 6
ble_pack ADC_VDC.adc_state_i3_LC_7_7_1 { ADC_VDC.i1_4_lut_4_lut_adj_38, ADC_VDC.adc_state_i3 }
ble_pack ADC_VDC.i1_4_lut_4_lut_4_lut_LC_7_7_2 { ADC_VDC.i1_4_lut_4_lut_4_lut }
ble_pack ADC_VDC.i12557_2_lut_LC_7_7_3 { ADC_VDC.i12557_2_lut }
ble_pack ADC_VDC.i1_2_lut_adj_30_LC_7_7_4 { ADC_VDC.i1_2_lut_adj_30 }
ble_pack ADC_VDC.i1_2_lut_adj_36_LC_7_7_5 { ADC_VDC.i1_2_lut_adj_36 }
ble_pack ADC_VDC.i15034_2_lut_LC_7_7_6 { ADC_VDC.i15034_2_lut }
ble_pack ADC_VDC.i1_4_lut_4_lut_adj_35_LC_7_7_7 { ADC_VDC.i1_4_lut_4_lut_adj_35 }
clb_pack LT_7_7 { ADC_VDC.adc_state_i3_LC_7_7_1, ADC_VDC.i1_4_lut_4_lut_4_lut_LC_7_7_2, ADC_VDC.i12557_2_lut_LC_7_7_3, ADC_VDC.i1_2_lut_adj_30_LC_7_7_4, ADC_VDC.i1_2_lut_adj_36_LC_7_7_5, ADC_VDC.i15034_2_lut_LC_7_7_6, ADC_VDC.i1_4_lut_4_lut_adj_35_LC_7_7_7 }
set_location LT_7_7 7 7
ble_pack RTD.cfg_buf_i1_LC_7_8_0 { RTD.i1_4_lut_4_lut_adj_23, RTD.cfg_buf_i1 }
ble_pack RTD.cfg_buf_i5_LC_7_8_1 { RTD.i11_4_lut, RTD.cfg_buf_i5 }
ble_pack RTD.cfg_buf_i3_LC_7_8_2 { RTD.i11_4_lut_adj_10, RTD.cfg_buf_i3 }
ble_pack RTD.cfg_buf_i0_LC_7_8_3 { RTD.i13391_4_lut_4_lut, RTD.cfg_buf_i0 }
ble_pack RTD.READ_DATA_i11_LC_7_8_4 { i12_4_lut_adj_87, RTD.READ_DATA_i11 }
ble_pack RTD.cfg_buf_i6_LC_7_8_5 { RTD.i1_4_lut_4_lut_adj_20, RTD.cfg_buf_i6 }
ble_pack RTD.i1_4_lut_4_lut_adj_17_LC_7_8_6 { RTD.i1_4_lut_4_lut_adj_17 }
ble_pack RTD.READ_DATA_i15_LC_7_8_7 { i12_4_lut_adj_79, RTD.READ_DATA_i15 }
clb_pack LT_7_8 { RTD.cfg_buf_i1_LC_7_8_0, RTD.cfg_buf_i5_LC_7_8_1, RTD.cfg_buf_i3_LC_7_8_2, RTD.cfg_buf_i0_LC_7_8_3, RTD.READ_DATA_i11_LC_7_8_4, RTD.cfg_buf_i6_LC_7_8_5, RTD.i1_4_lut_4_lut_adj_17_LC_7_8_6, RTD.READ_DATA_i15_LC_7_8_7 }
set_location LT_7_8 7 8
ble_pack RTD.adress_i7_LC_7_9_0 { RTD.adc_state_3__I_0_62_Mux_7_i3_4_lut, RTD.adress_i7 }
ble_pack RTD.i1_4_lut_adj_14_LC_7_9_1 { RTD.i1_4_lut_adj_14 }
ble_pack RTD.i7_4_lut_LC_7_9_2 { RTD.i7_4_lut }
ble_pack RTD.i1_2_lut_3_lut_LC_7_9_3 { RTD.i1_2_lut_3_lut }
ble_pack RTD.adress_i0_LC_7_9_4 { RTD.i1_4_lut_4_lut, RTD.adress_i0 }
ble_pack RTD.i3_4_lut_adj_13_LC_7_9_5 { RTD.i3_4_lut_adj_13 }
clb_pack LT_7_9 { RTD.adress_i7_LC_7_9_0, RTD.i1_4_lut_adj_14_LC_7_9_1, RTD.i7_4_lut_LC_7_9_2, RTD.i1_2_lut_3_lut_LC_7_9_3, RTD.adress_i0_LC_7_9_4, RTD.i3_4_lut_adj_13_LC_7_9_5 }
set_location LT_7_9 7 9
ble_pack RTD.i4918_2_lut_LC_7_10_0 { RTD.i4918_2_lut }
ble_pack RTD.i3_4_lut_LC_7_10_1 { RTD.i3_4_lut }
ble_pack RTD.i30_3_lut_4_lut_3_lut_LC_7_10_2 { RTD.i30_3_lut_4_lut_3_lut }
ble_pack RTD.i29_4_lut_LC_7_10_3 { RTD.i29_4_lut }
ble_pack RTD.i27_4_lut_4_lut_LC_7_10_5 { RTD.i27_4_lut_4_lut }
ble_pack RTD.i19144_4_lut_4_lut_LC_7_10_6 { RTD.i19144_4_lut_4_lut }
ble_pack RTD.adc_state_i1_LC_7_10_7 { RTD.adc_state_3__I_0_66_Mux_1_i15_4_lut, RTD.adc_state_i1 }
clb_pack LT_7_10 { RTD.i4918_2_lut_LC_7_10_0, RTD.i3_4_lut_LC_7_10_1, RTD.i30_3_lut_4_lut_3_lut_LC_7_10_2, RTD.i29_4_lut_LC_7_10_3, RTD.i27_4_lut_4_lut_LC_7_10_5, RTD.i19144_4_lut_4_lut_LC_7_10_6, RTD.adc_state_i1_LC_7_10_7 }
set_location LT_7_10 7 10
ble_pack RTD.cfg_tmp_i1_LC_7_11_0 { RTD.adc_state_3__I_0_64_Mux_1_i7_4_lut, RTD.cfg_tmp_i1 }
ble_pack RTD.cfg_tmp_i2_LC_7_11_1 { RTD.adc_state_3__I_0_64_Mux_2_i7_4_lut, RTD.cfg_tmp_i2 }
ble_pack RTD.cfg_tmp_i3_LC_7_11_2 { RTD.adc_state_3__I_0_64_Mux_3_i7_4_lut, RTD.cfg_tmp_i3 }
ble_pack RTD.cfg_tmp_i4_LC_7_11_3 { RTD.adc_state_3__I_0_64_Mux_4_i7_4_lut, RTD.cfg_tmp_i4 }
ble_pack RTD.cfg_tmp_i5_LC_7_11_4 { RTD.adc_state_3__I_0_64_Mux_5_i7_4_lut, RTD.cfg_tmp_i5 }
ble_pack RTD.cfg_tmp_i6_LC_7_11_5 { RTD.adc_state_3__I_0_64_Mux_6_i7_4_lut, RTD.cfg_tmp_i6 }
ble_pack RTD.cfg_tmp_i7_LC_7_11_6 { RTD.adc_state_3__I_0_64_Mux_7_i7_4_lut, RTD.cfg_tmp_i7 }
ble_pack RTD.cfg_tmp_i0_LC_7_11_7 { RTD.i14264_4_lut, RTD.cfg_tmp_i0 }
clb_pack LT_7_11 { RTD.cfg_tmp_i1_LC_7_11_0, RTD.cfg_tmp_i2_LC_7_11_1, RTD.cfg_tmp_i3_LC_7_11_2, RTD.cfg_tmp_i4_LC_7_11_3, RTD.cfg_tmp_i5_LC_7_11_4, RTD.cfg_tmp_i6_LC_7_11_5, RTD.cfg_tmp_i7_LC_7_11_6, RTD.cfg_tmp_i0_LC_7_11_7 }
set_location LT_7_11 7 11
ble_pack RTD.READ_DATA_i4_LC_7_12_0 { i12_4_lut_adj_98, RTD.READ_DATA_i4 }
ble_pack RTD.READ_DATA_i2_LC_7_12_1 { i12_4_lut_adj_100, RTD.READ_DATA_i2 }
ble_pack RTD.read_buf_i4_LC_7_12_2 { i12_4_lut_adj_121, RTD.read_buf_i4 }
ble_pack RTD.READ_DATA_i7_LC_7_12_3 { i12_4_lut_adj_91, RTD.READ_DATA_i7 }
ble_pack RTD.read_buf_i3_LC_7_12_4 { i12_4_lut_adj_123, RTD.read_buf_i3 }
ble_pack RTD.READ_DATA_i5_LC_7_12_5 { i12_4_lut_adj_95, RTD.READ_DATA_i5 }
ble_pack RTD.i2_3_lut_adj_9_LC_7_12_6 { RTD.i2_3_lut_adj_9 }
ble_pack RTD.read_buf_i5_LC_7_12_7 { i12_4_lut_adj_120, RTD.read_buf_i5 }
clb_pack LT_7_12 { RTD.READ_DATA_i4_LC_7_12_0, RTD.READ_DATA_i2_LC_7_12_1, RTD.read_buf_i4_LC_7_12_2, RTD.READ_DATA_i7_LC_7_12_3, RTD.read_buf_i3_LC_7_12_4, RTD.READ_DATA_i5_LC_7_12_5, RTD.i2_3_lut_adj_9_LC_7_12_6, RTD.read_buf_i5_LC_7_12_7 }
set_location LT_7_12 7 12
ble_pack ADC_IAC.cmd_rdadctmp_i26_LC_7_13_1 { i12_4_lut_adj_141, ADC_IAC.cmd_rdadctmp_i26 }
ble_pack ADC_IAC.ADC_DATA_i15_LC_7_13_3 { ADC_IAC.i12813_3_lut_4_lut, ADC_IAC.ADC_DATA_i15 }
ble_pack ADC_IAC.ADC_DATA_i21_LC_7_13_5 { ADC_IAC.i12819_3_lut_4_lut, ADC_IAC.ADC_DATA_i21 }
ble_pack ADC_IAC.cmd_rdadctmp_i31_LC_7_13_6 { i12_4_lut_adj_74, ADC_IAC.cmd_rdadctmp_i31 }
ble_pack ADC_IAC.ADC_DATA_i22_LC_7_13_7 { ADC_IAC.i12820_3_lut_4_lut, ADC_IAC.ADC_DATA_i22 }
clb_pack LT_7_13 { ADC_IAC.cmd_rdadctmp_i26_LC_7_13_1, ADC_IAC.ADC_DATA_i15_LC_7_13_3, ADC_IAC.ADC_DATA_i21_LC_7_13_5, ADC_IAC.cmd_rdadctmp_i31_LC_7_13_6, ADC_IAC.ADC_DATA_i22_LC_7_13_7 }
set_location LT_7_13 7 13
ble_pack ADC_IAC.cmd_rdadctmp_i27_LC_7_14_0 { i12_4_lut_adj_73, ADC_IAC.cmd_rdadctmp_i27 }
ble_pack ADC_IAC.ADC_DATA_i16_LC_7_14_1 { ADC_IAC.i12814_3_lut_4_lut, ADC_IAC.ADC_DATA_i16 }
ble_pack CLK_DDS.MOSI_31_LC_7_14_2 { i12710_3_lut, CLK_DDS.MOSI_31 }
ble_pack ADC_IAC.cmd_rdadctmp_i23_LC_7_14_3 { i12_4_lut_adj_203, ADC_IAC.cmd_rdadctmp_i23 }
ble_pack ADC_IAC.cmd_rdadctmp_i24_LC_7_14_5 { i12_4_lut_adj_312, ADC_IAC.cmd_rdadctmp_i24 }
ble_pack ADC_IAC.cmd_rdadctmp_i25_LC_7_14_6 { i12_4_lut_adj_142, ADC_IAC.cmd_rdadctmp_i25 }
ble_pack ADC_IAC.ADC_DATA_i18_LC_7_14_7 { ADC_IAC.i12816_3_lut_4_lut, ADC_IAC.ADC_DATA_i18 }
clb_pack LT_7_14 { ADC_IAC.cmd_rdadctmp_i27_LC_7_14_0, ADC_IAC.ADC_DATA_i16_LC_7_14_1, CLK_DDS.MOSI_31_LC_7_14_2, ADC_IAC.cmd_rdadctmp_i23_LC_7_14_3, ADC_IAC.cmd_rdadctmp_i24_LC_7_14_5, ADC_IAC.cmd_rdadctmp_i25_LC_7_14_6, ADC_IAC.ADC_DATA_i18_LC_7_14_7 }
set_location LT_7_14 7 14
ble_pack CLK_DDS.tmp_buf_i5_LC_7_15_1 { CLK_DDS.dds_state_2__I_0_34_Mux_5_i7_4_lut, CLK_DDS.tmp_buf_i5 }
ble_pack CLK_DDS.tmp_buf_i2_LC_7_15_5 { CLK_DDS.dds_state_2__I_0_34_Mux_2_i7_4_lut, CLK_DDS.tmp_buf_i2 }
ble_pack CLK_DDS.tmp_buf_i3_LC_7_15_6 { CLK_DDS.dds_state_2__I_0_34_Mux_3_i7_4_lut, CLK_DDS.tmp_buf_i3 }
ble_pack CLK_DDS.tmp_buf_i4_LC_7_15_7 { CLK_DDS.dds_state_2__I_0_34_Mux_4_i7_4_lut, CLK_DDS.tmp_buf_i4 }
clb_pack LT_7_15 { CLK_DDS.tmp_buf_i5_LC_7_15_1, CLK_DDS.tmp_buf_i2_LC_7_15_5, CLK_DDS.tmp_buf_i3_LC_7_15_6, CLK_DDS.tmp_buf_i4_LC_7_15_7 }
set_location LT_7_15 7 15
ble_pack CLK_DDS.tmp_buf_i6_LC_7_16_2 { CLK_DDS.dds_state_2__I_0_34_Mux_6_i7_4_lut, CLK_DDS.tmp_buf_i6 }
ble_pack CLK_DDS.tmp_buf_i7_LC_7_16_3 { CLK_DDS.dds_state_2__I_0_34_Mux_7_i7_4_lut, CLK_DDS.tmp_buf_i7 }
ble_pack CLK_DDS.tmp_buf_i8_LC_7_16_4 { CLK_DDS.dds_state_2__I_0_34_Mux_8_i7_4_lut, CLK_DDS.tmp_buf_i8 }
ble_pack CLK_DDS.i23_4_lut_LC_7_16_6 { CLK_DDS.i23_4_lut }
ble_pack CLK_DDS.i19153_4_lut_LC_7_16_7 { CLK_DDS.i19153_4_lut }
clb_pack LT_7_16 { CLK_DDS.tmp_buf_i6_LC_7_16_2, CLK_DDS.tmp_buf_i7_LC_7_16_3, CLK_DDS.tmp_buf_i8_LC_7_16_4, CLK_DDS.i23_4_lut_LC_7_16_6, CLK_DDS.i19153_4_lut_LC_7_16_7 }
set_location LT_7_16 7 16
ble_pack ADC_VAC.cmd_rdadctmp_i12_LC_8_2_0 { i12_4_lut_adj_280, ADC_VAC.cmd_rdadctmp_i12 }
clb_pack LT_8_2 { ADC_VAC.cmd_rdadctmp_i12_LC_8_2_0 }
set_location LT_8_2 8 2
ble_pack ADC_VAC.ADC_DATA_i4_LC_8_3_0 { ADC_VAC.i12779_3_lut_4_lut, ADC_VAC.ADC_DATA_i4 }
ble_pack ADC_IAC.ADC_DATA_i4_LC_8_3_1 { ADC_IAC.i12802_3_lut_4_lut, ADC_IAC.ADC_DATA_i4 }
ble_pack mux_136_Mux_5_i22_3_lut_LC_8_3_2 { mux_136_Mux_5_i22_3_lut }
ble_pack mux_136_Mux_4_i19_3_lut_LC_8_3_4 { mux_136_Mux_4_i19_3_lut }
ble_pack mux_136_Mux_4_i22_3_lut_LC_8_3_5 { mux_136_Mux_4_i22_3_lut }
ble_pack mux_136_Mux_4_i30_3_lut_LC_8_3_6 { mux_136_Mux_4_i30_3_lut }
clb_pack LT_8_3 { ADC_VAC.ADC_DATA_i4_LC_8_3_0, ADC_IAC.ADC_DATA_i4_LC_8_3_1, mux_136_Mux_5_i22_3_lut_LC_8_3_2, mux_136_Mux_4_i19_3_lut_LC_8_3_4, mux_136_Mux_4_i22_3_lut_LC_8_3_5, mux_136_Mux_4_i30_3_lut_LC_8_3_6 }
set_location LT_8_3 8 3
ble_pack ADC_VAC.cmd_rdadctmp_i16_LC_8_4_0 { i12_4_lut_adj_273, ADC_VAC.cmd_rdadctmp_i16 }
ble_pack ADC_VAC.cmd_rdadctmp_i5_LC_8_4_1 { i12_4_lut_adj_288, ADC_VAC.cmd_rdadctmp_i5 }
ble_pack ADC_VAC.ADC_DATA_i21_LC_8_4_2 { ADC_VAC.i12796_3_lut_4_lut, ADC_VAC.ADC_DATA_i21 }
ble_pack ADC_VAC.ADC_DATA_i7_LC_8_4_3 { ADC_VAC.i12782_3_lut_4_lut, ADC_VAC.ADC_DATA_i7 }
ble_pack ADC_VAC.cmd_rdadctmp_i6_LC_8_4_4 { i12_4_lut_adj_287, ADC_VAC.cmd_rdadctmp_i6 }
ble_pack ADC_VAC.ADC_DATA_i6_LC_8_4_5 { ADC_VAC.i12781_3_lut_4_lut, ADC_VAC.ADC_DATA_i6 }
ble_pack ADC_VAC.cmd_rdadctmp_i15_LC_8_4_6 { i12_4_lut_adj_274, ADC_VAC.cmd_rdadctmp_i15 }
ble_pack mux_136_Mux_5_i19_3_lut_LC_8_4_7 { mux_136_Mux_5_i19_3_lut }
clb_pack LT_8_4 { ADC_VAC.cmd_rdadctmp_i16_LC_8_4_0, ADC_VAC.cmd_rdadctmp_i5_LC_8_4_1, ADC_VAC.ADC_DATA_i21_LC_8_4_2, ADC_VAC.ADC_DATA_i7_LC_8_4_3, ADC_VAC.cmd_rdadctmp_i6_LC_8_4_4, ADC_VAC.ADC_DATA_i6_LC_8_4_5, ADC_VAC.cmd_rdadctmp_i15_LC_8_4_6, mux_136_Mux_5_i19_3_lut_LC_8_4_7 }
set_location LT_8_4 8 4
ble_pack ADC_VAC.ADC_DATA_i5_LC_8_5_0 { ADC_VAC.i12780_3_lut_4_lut, ADC_VAC.ADC_DATA_i5 }
ble_pack ADC_VAC.ADC_DATA_i23_LC_8_5_1 { ADC_VAC.i12798_3_lut_4_lut, ADC_VAC.ADC_DATA_i23 }
ble_pack ADC_VDC.i1_3_lut_4_lut_LC_8_5_3 { ADC_VDC.i1_3_lut_4_lut }
ble_pack n22202_bdd_4_lut_LC_8_5_4 { n22202_bdd_4_lut }
ble_pack ADC_VAC.ADC_DATA_i22_LC_8_5_5 { ADC_VAC.i12797_3_lut_4_lut, ADC_VAC.ADC_DATA_i22 }
ble_pack ADC_VAC.cmd_rdadctmp_i30_LC_8_5_6 { i12_4_lut_adj_268, ADC_VAC.cmd_rdadctmp_i30 }
ble_pack ADC_VAC.cmd_rdadctmp_i31_LC_8_5_7 { i12_4_lut_adj_300, ADC_VAC.cmd_rdadctmp_i31 }
clb_pack LT_8_5 { ADC_VAC.ADC_DATA_i5_LC_8_5_0, ADC_VAC.ADC_DATA_i23_LC_8_5_1, ADC_VDC.i1_3_lut_4_lut_LC_8_5_3, n22202_bdd_4_lut_LC_8_5_4, ADC_VAC.ADC_DATA_i22_LC_8_5_5, ADC_VAC.cmd_rdadctmp_i30_LC_8_5_6, ADC_VAC.cmd_rdadctmp_i31_LC_8_5_7 }
set_location LT_8_5 8 5
ble_pack ADC_VDC.ADC_DATA_i5_LC_8_6_0 { i12_4_lut_adj_204, ADC_VDC.ADC_DATA_i5 }
ble_pack ADC_VDC.ADC_DATA_i10_LC_8_6_1 { i12_4_lut_adj_163, ADC_VDC.ADC_DATA_i10 }
ble_pack ADC_VDC.ADC_DATA_i4_LC_8_6_2 { i12_4_lut_adj_205, ADC_VDC.ADC_DATA_i4 }
ble_pack ADC_VDC.ADC_DATA_i17_LC_8_6_3 { i12_4_lut_adj_152, ADC_VDC.ADC_DATA_i17 }
ble_pack ADC_VDC.ADC_DATA_i20_LC_8_6_4 { i12_4_lut_adj_147, ADC_VDC.ADC_DATA_i20 }
ble_pack ADC_VDC.ADC_DATA_i6_LC_8_6_5 { i12_4_lut_adj_198, ADC_VDC.ADC_DATA_i6 }
ble_pack ADC_VDC.ADC_DATA_i3_LC_8_6_6 { i12_4_lut_adj_206, ADC_VDC.ADC_DATA_i3 }
ble_pack ADC_VDC.ADC_DATA_i21_LC_8_6_7 { i12_4_lut_adj_146, ADC_VDC.ADC_DATA_i21 }
clb_pack LT_8_6 { ADC_VDC.ADC_DATA_i5_LC_8_6_0, ADC_VDC.ADC_DATA_i10_LC_8_6_1, ADC_VDC.ADC_DATA_i4_LC_8_6_2, ADC_VDC.ADC_DATA_i17_LC_8_6_3, ADC_VDC.ADC_DATA_i20_LC_8_6_4, ADC_VDC.ADC_DATA_i6_LC_8_6_5, ADC_VDC.ADC_DATA_i3_LC_8_6_6, ADC_VDC.ADC_DATA_i21_LC_8_6_7 }
set_location LT_8_6 8 6
ble_pack ADC_VDC.adc_state_i0_LC_8_7_0 { ADC_VDC.i1_4_lut_4_lut_adj_34, ADC_VDC.adc_state_i0 }
ble_pack i15243_2_lut_3_lut_LC_8_7_1 { i15243_2_lut_3_lut }
ble_pack i15253_2_lut_3_lut_LC_8_7_2 { i15253_2_lut_3_lut }
ble_pack i15255_2_lut_3_lut_LC_8_7_4 { i15255_2_lut_3_lut }
ble_pack i15256_2_lut_3_lut_LC_8_7_5 { i15256_2_lut_3_lut }
ble_pack i15257_2_lut_3_lut_LC_8_7_6 { i15257_2_lut_3_lut }
clb_pack LT_8_7 { ADC_VDC.adc_state_i0_LC_8_7_0, i15243_2_lut_3_lut_LC_8_7_1, i15253_2_lut_3_lut_LC_8_7_2, i15255_2_lut_3_lut_LC_8_7_4, i15256_2_lut_3_lut_LC_8_7_5, i15257_2_lut_3_lut_LC_8_7_6 }
set_location LT_8_7 8 7
ble_pack RTD.SCLK_51_LC_8_8_0 { RTD.adc_state_3__I_0_69_i15_4_lut, RTD.SCLK_51 }
ble_pack RTD.i19171_4_lut_4_lut_LC_8_8_2 { RTD.i19171_4_lut_4_lut }
ble_pack RTD.i1_3_lut_4_lut_LC_8_8_3 { RTD.i1_3_lut_4_lut }
ble_pack RTD.i1_4_lut_4_lut_adj_16_LC_8_8_4 { RTD.i1_4_lut_4_lut_adj_16 }
ble_pack RTD.i19100_3_lut_3_lut_LC_8_8_6 { RTD.i19100_3_lut_3_lut }
clb_pack LT_8_8 { RTD.SCLK_51_LC_8_8_0, RTD.i19171_4_lut_4_lut_LC_8_8_2, RTD.i1_3_lut_4_lut_LC_8_8_3, RTD.i1_4_lut_4_lut_adj_16_LC_8_8_4, RTD.i19100_3_lut_3_lut_LC_8_8_6 }
set_location LT_8_8 8 8
ble_pack RTD.i1_2_lut_adj_15_LC_8_9_1 { RTD.i1_2_lut_adj_15 }
ble_pack RTD.CS_52_LC_8_9_2 { RTD.i19166_4_lut_4_lut, RTD.CS_52 }
ble_pack RTD.i4_4_lut_LC_8_9_3 { RTD.i4_4_lut }
ble_pack ADC_VDC.i16108_3_lut_LC_8_9_4 { ADC_VDC.i16108_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_19474_LC_8_9_5 { comm_cmd_1__bdd_4_lut_19474 }
ble_pack n22076_bdd_4_lut_LC_8_9_6 { n22076_bdd_4_lut }
ble_pack mux_134_Mux_7_i20_3_lut_LC_8_9_7 { mux_134_Mux_7_i20_3_lut }
clb_pack LT_8_9 { RTD.i1_2_lut_adj_15_LC_8_9_1, RTD.CS_52_LC_8_9_2, RTD.i4_4_lut_LC_8_9_3, ADC_VDC.i16108_3_lut_LC_8_9_4, comm_cmd_1__bdd_4_lut_19474_LC_8_9_5, n22076_bdd_4_lut_LC_8_9_6, mux_134_Mux_7_i20_3_lut_LC_8_9_7 }
set_location LT_8_9 8 9
ble_pack RTD.adc_state_i0_LC_8_10_0 { RTD.i1_4_lut, RTD.adc_state_i0 }
ble_pack RTD.i19088_2_lut_LC_8_10_1 { RTD.i19088_2_lut }
ble_pack RTD.i45_4_lut_LC_8_10_2 { RTD.i45_4_lut }
ble_pack RTD.i19023_4_lut_LC_8_10_3 { RTD.i19023_4_lut }
ble_pack RTD.adc_state_i2_LC_8_10_4 { RTD.i19_4_lut, RTD.adc_state_i2 }
ble_pack RTD.i1_2_lut_adj_12_LC_8_10_5 { RTD.i1_2_lut_adj_12 }
ble_pack RTD.i4948_2_lut_LC_8_10_6 { RTD.i4948_2_lut }
ble_pack RTD.i22_4_lut_4_lut_LC_8_10_7 { RTD.i22_4_lut_4_lut }
clb_pack LT_8_10 { RTD.adc_state_i0_LC_8_10_0, RTD.i19088_2_lut_LC_8_10_1, RTD.i45_4_lut_LC_8_10_2, RTD.i19023_4_lut_LC_8_10_3, RTD.adc_state_i2_LC_8_10_4, RTD.i1_2_lut_adj_12_LC_8_10_5, RTD.i4948_2_lut_LC_8_10_6, RTD.i22_4_lut_4_lut_LC_8_10_7 }
set_location LT_8_10 8 10
ble_pack CLK_DDS.dds_state_i0_LC_8_11_1 { i14361_4_lut, CLK_DDS.dds_state_i0 }
ble_pack RTD.i18725_4_lut_LC_8_11_3 { RTD.i18725_4_lut }
ble_pack RTD.i19037_3_lut_LC_8_11_4 { RTD.i19037_3_lut }
ble_pack RTD.i1_2_lut_LC_8_11_6 { RTD.i1_2_lut }
ble_pack RTD.adc_state_3__I_0_66_Mux_1_i7_4_lut_4_lut_LC_8_11_7 { RTD.adc_state_3__I_0_66_Mux_1_i7_4_lut_4_lut }
clb_pack LT_8_11 { CLK_DDS.dds_state_i0_LC_8_11_1, RTD.i18725_4_lut_LC_8_11_3, RTD.i19037_3_lut_LC_8_11_4, RTD.i1_2_lut_LC_8_11_6, RTD.adc_state_3__I_0_66_Mux_1_i7_4_lut_4_lut_LC_8_11_7 }
set_location LT_8_11 8 11
ble_pack RTD.adc_state_i3_LC_8_12_0 { RTD.adc_state_3__I_0_66_Mux_3_i15_4_lut, RTD.adc_state_i3 }
ble_pack i15266_2_lut_3_lut_LC_8_12_1 { i15266_2_lut_3_lut }
ble_pack mux_135_Mux_3_i16_3_lut_LC_8_12_3 { mux_135_Mux_3_i16_3_lut }
ble_pack i18264_3_lut_LC_8_12_4 { i18264_3_lut }
ble_pack i18225_3_lut_LC_8_12_5 { i18225_3_lut }
ble_pack i1_3_lut_adj_218_LC_8_12_7 { i1_3_lut_adj_218 }
clb_pack LT_8_12 { RTD.adc_state_i3_LC_8_12_0, i15266_2_lut_3_lut_LC_8_12_1, mux_135_Mux_3_i16_3_lut_LC_8_12_3, i18264_3_lut_LC_8_12_4, i18225_3_lut_LC_8_12_5, i1_3_lut_adj_218_LC_8_12_7 }
set_location LT_8_12 8 12
ble_pack buf_dds0_i3_LC_8_13_0 { i12719_3_lut_4_lut, buf_dds0_i3 }
ble_pack ADC_IAC.ADC_DATA_i17_LC_8_13_1 { ADC_IAC.i12815_3_lut_4_lut, ADC_IAC.ADC_DATA_i17 }
ble_pack buf_device_acadc_i8_LC_8_13_2 { i14305_3_lut_4_lut, buf_device_acadc_i8 }
ble_pack buf_device_acadc_i6_LC_8_13_3 { i12736_3_lut_4_lut, buf_device_acadc_i6 }
ble_pack ADC_IAC.ADC_DATA_i23_LC_8_13_4 { ADC_IAC.i14312_3_lut_4_lut, ADC_IAC.ADC_DATA_i23 }
ble_pack comm_cmd_0__bdd_4_lut_19469_LC_8_13_5 { comm_cmd_0__bdd_4_lut_19469 }
ble_pack i14314_3_lut_LC_8_13_6 { i14314_3_lut }
clb_pack LT_8_13 { buf_dds0_i3_LC_8_13_0, ADC_IAC.ADC_DATA_i17_LC_8_13_1, buf_device_acadc_i8_LC_8_13_2, buf_device_acadc_i6_LC_8_13_3, ADC_IAC.ADC_DATA_i23_LC_8_13_4, comm_cmd_0__bdd_4_lut_19469_LC_8_13_5, i14314_3_lut_LC_8_13_6 }
set_location LT_8_13 8 13
ble_pack comm_cmd_0__bdd_4_lut_19444_LC_8_14_0 { comm_cmd_0__bdd_4_lut_19444 }
ble_pack buf_device_acadc_i1_LC_8_14_2 { i12692_3_lut, buf_device_acadc_i1 }
ble_pack n22100_bdd_4_lut_LC_8_14_3 { n22100_bdd_4_lut }
ble_pack buf_control_i5_LC_8_14_4 { i12715_3_lut_4_lut, buf_control_i5 }
ble_pack buf_cfgRTD_i7_LC_8_14_5 { i12745_3_lut_4_lut, buf_cfgRTD_i7 }
ble_pack buf_control_i2_LC_8_14_6 { i12712_3_lut_4_lut, buf_control_i2 }
ble_pack mux_135_Mux_4_i16_3_lut_LC_8_14_7 { mux_135_Mux_4_i16_3_lut }
clb_pack LT_8_14 { comm_cmd_0__bdd_4_lut_19444_LC_8_14_0, buf_device_acadc_i1_LC_8_14_2, n22100_bdd_4_lut_LC_8_14_3, buf_control_i5_LC_8_14_4, buf_cfgRTD_i7_LC_8_14_5, buf_control_i2_LC_8_14_6, mux_135_Mux_4_i16_3_lut_LC_8_14_7 }
set_location LT_8_14 8 14
ble_pack CLK_DDS.tmp_buf_i10_LC_8_15_0 { CLK_DDS.dds_state_2__I_0_34_Mux_10_i7_4_lut, CLK_DDS.tmp_buf_i10 }
ble_pack CLK_DDS.tmp_buf_i11_LC_8_15_1 { CLK_DDS.dds_state_2__I_0_34_Mux_11_i7_4_lut, CLK_DDS.tmp_buf_i11 }
ble_pack CLK_DDS.tmp_buf_i12_LC_8_15_2 { CLK_DDS.dds_state_2__I_0_34_Mux_12_i7_4_lut, CLK_DDS.tmp_buf_i12 }
ble_pack CLK_DDS.tmp_buf_i13_LC_8_15_4 { CLK_DDS.dds_state_2__I_0_34_Mux_13_i7_4_lut, CLK_DDS.tmp_buf_i13 }
ble_pack CLK_DDS.tmp_buf_i14_LC_8_15_5 { CLK_DDS.dds_state_2__I_0_34_Mux_14_i7_4_lut, CLK_DDS.tmp_buf_i14 }
ble_pack CLK_DDS.tmp_buf_i15_LC_8_15_6 { CLK_DDS.dds_state_2__I_0_34_Mux_15_i7_4_lut, CLK_DDS.tmp_buf_i15 }
ble_pack CLK_DDS.tmp_buf_i9_LC_8_15_7 { CLK_DDS.dds_state_2__I_0_34_Mux_9_i7_4_lut, CLK_DDS.tmp_buf_i9 }
clb_pack LT_8_15 { CLK_DDS.tmp_buf_i10_LC_8_15_0, CLK_DDS.tmp_buf_i11_LC_8_15_1, CLK_DDS.tmp_buf_i12_LC_8_15_2, CLK_DDS.tmp_buf_i13_LC_8_15_4, CLK_DDS.tmp_buf_i14_LC_8_15_5, CLK_DDS.tmp_buf_i15_LC_8_15_6, CLK_DDS.tmp_buf_i9_LC_8_15_7 }
set_location LT_8_15 8 15
ble_pack trig_dds1_315_LC_8_16_0 { i19_4_lut_adj_270, trig_dds1_315 }
ble_pack i1_4_lut_adj_219_LC_8_16_1 { i1_4_lut_adj_219 }
ble_pack buf_dds0_i13_LC_8_16_3 { i12729_3_lut_4_lut, buf_dds0_i13 }
ble_pack buf_dds0_i4_LC_8_16_4 { i12720_3_lut_4_lut, buf_dds0_i4 }
ble_pack i1_2_lut_4_lut_LC_8_16_5 { i1_2_lut_4_lut }
ble_pack buf_dds0_i9_LC_8_16_6 { i12725_3_lut_4_lut, buf_dds0_i9 }
clb_pack LT_8_16 { trig_dds1_315_LC_8_16_0, i1_4_lut_adj_219_LC_8_16_1, buf_dds0_i13_LC_8_16_3, buf_dds0_i4_LC_8_16_4, i1_2_lut_4_lut_LC_8_16_5, buf_dds0_i9_LC_8_16_6 }
set_location LT_8_16 8 16
ble_pack ICE_GPMO_1_I_0_3_lut_LC_9_2_6 { ICE_GPMO_1_I_0_3_lut }
clb_pack LT_9_2 { ICE_GPMO_1_I_0_3_lut_LC_9_2_6 }
set_location LT_9_2 9 2
ble_pack ADC_VAC.cmd_rdadctmp_i14_LC_9_3_0 { i12_4_lut_adj_275, ADC_VAC.cmd_rdadctmp_i14 }
ble_pack ADC_IAC.ADC_DATA_i7_LC_9_3_1 { ADC_IAC.i12805_3_lut_4_lut, ADC_IAC.ADC_DATA_i7 }
ble_pack mux_136_Mux_7_i19_3_lut_LC_9_3_2 { mux_136_Mux_7_i19_3_lut }
ble_pack mux_136_Mux_7_i22_3_lut_LC_9_3_3 { mux_136_Mux_7_i22_3_lut }
ble_pack mux_136_Mux_7_i30_3_lut_LC_9_3_4 { mux_136_Mux_7_i30_3_lut }
ble_pack ADC_VAC.ADC_DATA_i0_LC_9_3_7 { ADC_VAC.i12700_3_lut_4_lut, ADC_VAC.ADC_DATA_i0 }
clb_pack LT_9_3 { ADC_VAC.cmd_rdadctmp_i14_LC_9_3_0, ADC_IAC.ADC_DATA_i7_LC_9_3_1, mux_136_Mux_7_i19_3_lut_LC_9_3_2, mux_136_Mux_7_i22_3_lut_LC_9_3_3, mux_136_Mux_7_i30_3_lut_LC_9_3_4, ADC_VAC.ADC_DATA_i0_LC_9_3_7 }
set_location LT_9_3 9 3
ble_pack ADC_IAC.cmd_rdadctmp_i13_LC_9_4_0 { i12_4_lut_adj_109, ADC_IAC.cmd_rdadctmp_i13 }
ble_pack ADC_IAC.ADC_DATA_i6_LC_9_4_1 { ADC_IAC.i12804_3_lut_4_lut, ADC_IAC.ADC_DATA_i6 }
ble_pack mux_136_Mux_6_i19_3_lut_LC_9_4_2 { mux_136_Mux_6_i19_3_lut }
ble_pack mux_136_Mux_6_i22_3_lut_LC_9_4_3 { mux_136_Mux_6_i22_3_lut }
ble_pack mux_136_Mux_6_i30_3_lut_LC_9_4_4 { mux_136_Mux_6_i30_3_lut }
ble_pack ADC_IAC.cmd_rdadctmp_i14_LC_9_4_5 { i12_4_lut_adj_125, ADC_IAC.cmd_rdadctmp_i14 }
ble_pack ADC_IAC.cmd_rdadctmp_i15_LC_9_4_6 { i12_4_lut_adj_132, ADC_IAC.cmd_rdadctmp_i15 }
ble_pack ADC_IAC.cmd_rdadctmp_i16_LC_9_4_7 { i12_4_lut_adj_134, ADC_IAC.cmd_rdadctmp_i16 }
clb_pack LT_9_4 { ADC_IAC.cmd_rdadctmp_i13_LC_9_4_0, ADC_IAC.ADC_DATA_i6_LC_9_4_1, mux_136_Mux_6_i19_3_lut_LC_9_4_2, mux_136_Mux_6_i22_3_lut_LC_9_4_3, mux_136_Mux_6_i30_3_lut_LC_9_4_4, ADC_IAC.cmd_rdadctmp_i14_LC_9_4_5, ADC_IAC.cmd_rdadctmp_i15_LC_9_4_6, ADC_IAC.cmd_rdadctmp_i16_LC_9_4_7 }
set_location LT_9_4 9 4
ble_pack ADC_VDC.cmd_rdadctmp_i1_LC_9_5_0 { i12_4_lut_adj_122, ADC_VDC.cmd_rdadctmp_i1 }
ble_pack ADC_VDC.cmd_rdadctmp_i7_LC_9_5_1 { i12_4_lut_adj_65, ADC_VDC.cmd_rdadctmp_i7 }
ble_pack ADC_VDC.cmd_rdadctmp_i6_LC_9_5_2 { i12_4_lut_adj_66, ADC_VDC.cmd_rdadctmp_i6 }
ble_pack ADC_VDC.cmd_rdadctmp_i0_LC_9_5_3 { i12_4_lut_adj_128, ADC_VDC.cmd_rdadctmp_i0 }
ble_pack ADC_VDC.cmd_rdadctmp_i9_LC_9_5_4 { i12_4_lut_adj_61, ADC_VDC.cmd_rdadctmp_i9 }
ble_pack ADC_VDC.cmd_rdadctmp_i5_LC_9_5_5 { i12_4_lut_adj_75, ADC_VDC.cmd_rdadctmp_i5 }
ble_pack ADC_VDC.ADC_DATA_i12_LC_9_5_7 { i12_4_lut_adj_159, ADC_VDC.ADC_DATA_i12 }
clb_pack LT_9_5 { ADC_VDC.cmd_rdadctmp_i1_LC_9_5_0, ADC_VDC.cmd_rdadctmp_i7_LC_9_5_1, ADC_VDC.cmd_rdadctmp_i6_LC_9_5_2, ADC_VDC.cmd_rdadctmp_i0_LC_9_5_3, ADC_VDC.cmd_rdadctmp_i9_LC_9_5_4, ADC_VDC.cmd_rdadctmp_i5_LC_9_5_5, ADC_VDC.ADC_DATA_i12_LC_9_5_7 }
set_location LT_9_5 9 5
ble_pack ADC_VDC.cmd_rdadctmp_i11_LC_9_6_0 { i12_4_lut_adj_52, ADC_VDC.cmd_rdadctmp_i11 }
ble_pack ADC_VDC.cmd_rdadctmp_i12_LC_9_6_1 { i12_4_lut_adj_51, ADC_VDC.cmd_rdadctmp_i12 }
ble_pack ADC_VDC.i1_3_lut_4_lut_adj_27_LC_9_6_2 { ADC_VDC.i1_3_lut_4_lut_adj_27 }
ble_pack ADC_VDC.cmd_rdadctmp_i14_LC_9_6_3 { i12_4_lut_adj_311, ADC_VDC.cmd_rdadctmp_i14 }
ble_pack ADC_VDC.cmd_rdadctmp_i13_LC_9_6_4 { i12_4_lut_adj_49, ADC_VDC.cmd_rdadctmp_i13 }
ble_pack ADC_VDC.cmd_rdadctmp_i19_LC_9_6_5 { i12_4_lut_adj_220, ADC_VDC.cmd_rdadctmp_i19 }
ble_pack ADC_VDC.cmd_rdadctmp_i20_LC_9_6_6 { i12_4_lut_adj_212, ADC_VDC.cmd_rdadctmp_i20 }
ble_pack ADC_VDC.cmd_rdadctmp_i10_LC_9_6_7 { i12_4_lut_adj_60, ADC_VDC.cmd_rdadctmp_i10 }
clb_pack LT_9_6 { ADC_VDC.cmd_rdadctmp_i11_LC_9_6_0, ADC_VDC.cmd_rdadctmp_i12_LC_9_6_1, ADC_VDC.i1_3_lut_4_lut_adj_27_LC_9_6_2, ADC_VDC.cmd_rdadctmp_i14_LC_9_6_3, ADC_VDC.cmd_rdadctmp_i13_LC_9_6_4, ADC_VDC.cmd_rdadctmp_i19_LC_9_6_5, ADC_VDC.cmd_rdadctmp_i20_LC_9_6_6, ADC_VDC.cmd_rdadctmp_i10_LC_9_6_7 }
set_location LT_9_6 9 6
ble_pack ADC_VDC.ADC_DATA_i18_LC_9_7_0 { i12_4_lut_adj_150, ADC_VDC.ADC_DATA_i18 }
ble_pack ADC_VDC.ADC_DATA_i11_LC_9_7_1 { i12_4_lut_adj_161, ADC_VDC.ADC_DATA_i11 }
ble_pack n22214_bdd_4_lut_LC_9_7_2 { n22214_bdd_4_lut }
ble_pack ADC_VDC.cmd_rdadctmp_i15_LC_9_7_3 { i12_4_lut_adj_304, ADC_VDC.cmd_rdadctmp_i15 }
ble_pack ADC_VDC.cmd_rdadctmp_i17_LC_9_7_4 { i12_4_lut_adj_241, ADC_VDC.cmd_rdadctmp_i17 }
ble_pack ADC_VDC.cmd_rdadctmp_i8_LC_9_7_5 { i12_4_lut_adj_63, ADC_VDC.cmd_rdadctmp_i8 }
ble_pack ADC_VDC.cmd_rdadctmp_i16_LC_9_7_6 { i12_4_lut_adj_293, ADC_VDC.cmd_rdadctmp_i16 }
ble_pack ADC_VDC.cmd_rdadctmp_i18_LC_9_7_7 { i12_4_lut_adj_221, ADC_VDC.cmd_rdadctmp_i18 }
clb_pack LT_9_7 { ADC_VDC.ADC_DATA_i18_LC_9_7_0, ADC_VDC.ADC_DATA_i11_LC_9_7_1, n22214_bdd_4_lut_LC_9_7_2, ADC_VDC.cmd_rdadctmp_i15_LC_9_7_3, ADC_VDC.cmd_rdadctmp_i17_LC_9_7_4, ADC_VDC.cmd_rdadctmp_i8_LC_9_7_5, ADC_VDC.cmd_rdadctmp_i16_LC_9_7_6, ADC_VDC.cmd_rdadctmp_i18_LC_9_7_7 }
set_location LT_9_7 9 7
ble_pack ADC_VDC.i9_4_lut_LC_9_8_1 { ADC_VDC.i9_4_lut }
ble_pack ADC_VDC.i18888_3_lut_LC_9_8_2 { ADC_VDC.i18888_3_lut }
ble_pack ADC_VDC.cmd_rdadcbuf_i34_LC_9_8_3 { ADC_VDC.adc_state_3__I_0_58_Mux_34_i15_4_lut, ADC_VDC.cmd_rdadcbuf_i34 }
ble_pack ADC_VDC.i1_3_lut_4_lut_4_lut_LC_9_8_5 { ADC_VDC.i1_3_lut_4_lut_4_lut }
clb_pack LT_9_8 { ADC_VDC.i9_4_lut_LC_9_8_1, ADC_VDC.i18888_3_lut_LC_9_8_2, ADC_VDC.cmd_rdadcbuf_i34_LC_9_8_3, ADC_VDC.i1_3_lut_4_lut_4_lut_LC_9_8_5 }
set_location LT_9_8 9 8
ble_pack RTD.READ_DATA_i10_LC_9_9_0 { i12_4_lut_adj_89, RTD.READ_DATA_i10 }
ble_pack i12112_2_lut_LC_9_9_1 { i12112_2_lut }
ble_pack i18219_3_lut_LC_9_9_2 { i18219_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_19484_LC_9_9_3 { comm_cmd_1__bdd_4_lut_19484 }
ble_pack RTD.READ_DATA_i14_LC_9_9_4 { i12_4_lut_adj_81, RTD.READ_DATA_i14 }
ble_pack comm_cmd_0__bdd_4_lut_19562_LC_9_9_5 { comm_cmd_0__bdd_4_lut_19562 }
ble_pack RTD.i2_4_lut_LC_9_9_6 { RTD.i2_4_lut }
clb_pack LT_9_9 { RTD.READ_DATA_i10_LC_9_9_0, i12112_2_lut_LC_9_9_1, i18219_3_lut_LC_9_9_2, comm_cmd_1__bdd_4_lut_19484_LC_9_9_3, RTD.READ_DATA_i14_LC_9_9_4, comm_cmd_0__bdd_4_lut_19562_LC_9_9_5, RTD.i2_4_lut_LC_9_9_6 }
set_location LT_9_9 9 9
ble_pack RTD.cfg_buf_i2_LC_9_10_0 { RTD.i1_4_lut_4_lut_adj_22, RTD.cfg_buf_i2 }
ble_pack RTD.READ_DATA_i0_LC_9_10_1 { i12_4_lut_adj_111, RTD.READ_DATA_i0 }
ble_pack RTD.i1_2_lut_3_lut_4_lut_LC_9_10_2 { RTD.i1_2_lut_3_lut_4_lut }
ble_pack mux_134_Mux_7_i16_3_lut_LC_9_10_3 { mux_134_Mux_7_i16_3_lut }
ble_pack RTD.cfg_buf_i4_LC_9_10_4 { RTD.i1_4_lut_4_lut_adj_21, RTD.cfg_buf_i4 }
ble_pack RTD.READ_DATA_i6_LC_9_10_5 { i12_4_lut_adj_94, RTD.READ_DATA_i6 }
ble_pack RTD.cfg_buf_i7_LC_9_10_7 { RTD.i1_4_lut_4_lut_adj_18, RTD.cfg_buf_i7 }
clb_pack LT_9_10 { RTD.cfg_buf_i2_LC_9_10_0, RTD.READ_DATA_i0_LC_9_10_1, RTD.i1_2_lut_3_lut_4_lut_LC_9_10_2, mux_134_Mux_7_i16_3_lut_LC_9_10_3, RTD.cfg_buf_i4_LC_9_10_4, RTD.READ_DATA_i6_LC_9_10_5, RTD.cfg_buf_i7_LC_9_10_7 }
set_location LT_9_10 9 10
ble_pack comm_cmd_i3_LC_9_11_0 { i11_4_lut_adj_78, comm_cmd_i3 }
ble_pack buf_cfgRTD_i3_LC_9_11_2 { i12741_3_lut_4_lut, buf_cfgRTD_i3 }
ble_pack ADC_IAC.cmd_rdadctmp_i8_LC_9_11_3 { i12_4_lut_adj_59, ADC_IAC.cmd_rdadctmp_i8 }
ble_pack buf_cfgRTD_i2_LC_9_11_4 { i12740_3_lut_4_lut, buf_cfgRTD_i2 }
ble_pack comm_cmd_0__bdd_4_lut_19542_LC_9_11_5 { comm_cmd_0__bdd_4_lut_19542 }
ble_pack i18220_3_lut_LC_9_11_6 { i18220_3_lut }
ble_pack RTD.i1_2_lut_3_lut_adj_19_LC_9_11_7 { RTD.i1_2_lut_3_lut_adj_19 }
clb_pack LT_9_11 { comm_cmd_i3_LC_9_11_0, buf_cfgRTD_i3_LC_9_11_2, ADC_IAC.cmd_rdadctmp_i8_LC_9_11_3, buf_cfgRTD_i2_LC_9_11_4, comm_cmd_0__bdd_4_lut_19542_LC_9_11_5, i18220_3_lut_LC_9_11_6, RTD.i1_2_lut_3_lut_adj_19_LC_9_11_7 }
set_location LT_9_11 9 11
ble_pack i1_4_lut_adj_216_LC_9_12_0 { i1_4_lut_adj_216 }
ble_pack buf_device_acadc_i7_LC_9_12_1 { i12737_3_lut_4_lut, buf_device_acadc_i7 }
ble_pack i1_2_lut_3_lut_adj_251_LC_9_12_2 { i1_2_lut_3_lut_adj_251 }
ble_pack n22184_bdd_4_lut_LC_9_12_4 { n22184_bdd_4_lut }
ble_pack comm_cmd_0__bdd_4_lut_19552_LC_9_12_5 { comm_cmd_0__bdd_4_lut_19552 }
ble_pack buf_cfgRTD_i1_LC_9_12_6 { i12739_3_lut_4_lut, buf_cfgRTD_i1 }
ble_pack comm_cmd_0__bdd_4_lut_19395_LC_9_12_7 { comm_cmd_0__bdd_4_lut_19395 }
clb_pack LT_9_12 { i1_4_lut_adj_216_LC_9_12_0, buf_device_acadc_i7_LC_9_12_1, i1_2_lut_3_lut_adj_251_LC_9_12_2, n22184_bdd_4_lut_LC_9_12_4, comm_cmd_0__bdd_4_lut_19552_LC_9_12_5, buf_cfgRTD_i1_LC_9_12_6, comm_cmd_0__bdd_4_lut_19395_LC_9_12_7 }
set_location LT_9_12 9 12
ble_pack buf_cfgRTD_i0_LC_9_13_0 { i12693_3_lut, buf_cfgRTD_i0 }
ble_pack ADC_IAC.ADC_DATA_i19_LC_9_13_2 { ADC_IAC.i12817_3_lut_4_lut, ADC_IAC.ADC_DATA_i19 }
ble_pack buf_dds1_i15_LC_9_13_3 { i13338_4_lut, buf_dds1_i15 }
ble_pack buf_cfgRTD_i4_LC_9_13_4 { i12742_3_lut_4_lut, buf_cfgRTD_i4 }
ble_pack buf_device_acadc_i3_LC_9_13_5 { i12733_3_lut_4_lut, buf_device_acadc_i3 }
ble_pack n22106_bdd_4_lut_LC_9_13_6 { n22106_bdd_4_lut }
clb_pack LT_9_13 { buf_cfgRTD_i0_LC_9_13_0, ADC_IAC.ADC_DATA_i19_LC_9_13_2, buf_dds1_i15_LC_9_13_3, buf_cfgRTD_i4_LC_9_13_4, buf_device_acadc_i3_LC_9_13_5, n22106_bdd_4_lut_LC_9_13_6 }
set_location LT_9_13 9 13
ble_pack comm_cmd_0__bdd_4_lut_19405_LC_9_14_1 { comm_cmd_0__bdd_4_lut_19405 }
ble_pack i18262_4_lut_LC_9_14_3 { i18262_4_lut }
ble_pack comm_cmd_2__bdd_4_lut_19479_LC_9_14_4 { comm_cmd_2__bdd_4_lut_19479 }
ble_pack buf_dds1_i12_LC_9_14_5 { i13346_4_lut, buf_dds1_i12 }
ble_pack mux_135_Mux_1_i16_3_lut_LC_9_14_6 { mux_135_Mux_1_i16_3_lut }
ble_pack i18261_4_lut_LC_9_14_7 { i18261_4_lut }
clb_pack LT_9_14 { comm_cmd_0__bdd_4_lut_19405_LC_9_14_1, i18262_4_lut_LC_9_14_3, comm_cmd_2__bdd_4_lut_19479_LC_9_14_4, buf_dds1_i12_LC_9_14_5, mux_135_Mux_1_i16_3_lut_LC_9_14_6, i18261_4_lut_LC_9_14_7 }
set_location LT_9_14 9 14
ble_pack data_index_i7_LC_9_15_0 { comm_state_3__I_0_365_Mux_7_i15_4_lut_data_index_i7_REP_LUT4_0, data_index_i7 }
ble_pack n22022_bdd_4_lut_LC_9_15_3 { n22022_bdd_4_lut }
ble_pack buf_dds1_i4_LC_9_15_4 { i13370_4_lut, buf_dds1_i4 }
ble_pack i6394_3_lut_LC_9_15_5 { i6394_3_lut }
ble_pack comm_state_3__I_0_365_Mux_8_i15_4_lut_LC_9_15_6 { comm_state_3__I_0_365_Mux_8_i15_4_lut }
ble_pack data_index_i8_LC_9_15_7 { comm_state_3__I_0_365_Mux_8_i15_4_lut_data_index_i8_REP_LUT4_0, data_index_i8 }
clb_pack LT_9_15 { data_index_i7_LC_9_15_0, n22022_bdd_4_lut_LC_9_15_3, buf_dds1_i4_LC_9_15_4, i6394_3_lut_LC_9_15_5, comm_state_3__I_0_365_Mux_8_i15_4_lut_LC_9_15_6, data_index_i8_LC_9_15_7 }
set_location LT_9_15 9 15
ble_pack n22040_bdd_4_lut_LC_9_16_0 { n22040_bdd_4_lut }
ble_pack buf_dds1_i10_LC_9_16_1 { i13352_4_lut, buf_dds1_i10 }
ble_pack buf_dds1_i9_LC_9_16_2 { i13355_4_lut, buf_dds1_i9 }
ble_pack buf_dds1_i8_LC_9_16_3 { i13358_4_lut, buf_dds1_i8 }
ble_pack buf_dds0_i1_LC_9_16_4 { i12717_3_lut_4_lut, buf_dds0_i1 }
ble_pack buf_dds0_i15_LC_9_16_5 { i12731_3_lut_4_lut, buf_dds0_i15 }
ble_pack i1_3_lut_adj_213_LC_9_16_6 { i1_3_lut_adj_213 }
ble_pack buf_dds0_i8_LC_9_16_7 { i12724_3_lut_4_lut, buf_dds0_i8 }
clb_pack LT_9_16 { n22040_bdd_4_lut_LC_9_16_0, buf_dds1_i10_LC_9_16_1, buf_dds1_i9_LC_9_16_2, buf_dds1_i8_LC_9_16_3, buf_dds0_i1_LC_9_16_4, buf_dds0_i15_LC_9_16_5, i1_3_lut_adj_213_LC_9_16_6, buf_dds0_i8_LC_9_16_7 }
set_location LT_9_16 9 16
ble_pack i18210_3_lut_LC_9_17_2 { i18210_3_lut }
ble_pack buf_dds0_i2_LC_9_17_4 { i12718_3_lut_4_lut, buf_dds0_i2 }
ble_pack buf_dds0_i10_LC_9_17_5 { i12726_3_lut_4_lut, buf_dds0_i10 }
ble_pack i1_4_lut_adj_253_LC_9_17_6 { i1_4_lut_adj_253 }
ble_pack trig_dds0_314_LC_9_17_7 { i11_3_lut_4_lut, trig_dds0_314 }
clb_pack LT_9_17 { i18210_3_lut_LC_9_17_2, buf_dds0_i2_LC_9_17_4, buf_dds0_i10_LC_9_17_5, i1_4_lut_adj_253_LC_9_17_6, trig_dds0_314_LC_9_17_7 }
set_location LT_9_17 9 17
ble_pack acadc_rst_I_0_1_lut_LC_9_20_2 { acadc_rst_I_0_1_lut }
clb_pack LT_9_20 { acadc_rst_I_0_1_lut_LC_9_20_2 }
set_location LT_9_20 9 20
ble_pack ADC_VAC.cmd_rdadctmp_i8_LC_10_2_2 { i12_4_lut_adj_285, ADC_VAC.cmd_rdadctmp_i8 }
clb_pack LT_10_2 { ADC_VAC.cmd_rdadctmp_i8_LC_10_2_2 }
set_location LT_10_2 10 2
ble_pack ADC_VAC.cmd_rdadctmp_i13_LC_10_3_0 { i12_4_lut_adj_279, ADC_VAC.cmd_rdadctmp_i13 }
ble_pack ADC_VAC.cmd_rdadctmp_i7_LC_10_3_3 { i12_4_lut_adj_286, ADC_VAC.cmd_rdadctmp_i7 }
ble_pack ADC_IAC.ADC_DATA_i2_LC_10_3_4 { ADC_IAC.i12800_3_lut_4_lut, ADC_IAC.ADC_DATA_i2 }
ble_pack ADC_IAC.ADC_DATA_i5_LC_10_3_5 { ADC_IAC.i12803_3_lut_4_lut, ADC_IAC.ADC_DATA_i5 }
ble_pack mux_136_Mux_5_i30_3_lut_LC_10_3_7 { mux_136_Mux_5_i30_3_lut }
clb_pack LT_10_3 { ADC_VAC.cmd_rdadctmp_i13_LC_10_3_0, ADC_VAC.cmd_rdadctmp_i7_LC_10_3_3, ADC_IAC.ADC_DATA_i2_LC_10_3_4, ADC_IAC.ADC_DATA_i5_LC_10_3_5, mux_136_Mux_5_i30_3_lut_LC_10_3_7 }
set_location LT_10_3 10 3
ble_pack ADC_VDC.cmd_rdadctmp_i2_LC_10_4_0 { i12_4_lut_adj_116, ADC_VDC.cmd_rdadctmp_i2 }
ble_pack ADC_VDC.cmd_rdadctmp_i22_LC_10_4_1 { i12_4_lut_adj_209, ADC_VDC.cmd_rdadctmp_i22 }
ble_pack ADC_VDC.i19104_2_lut_LC_10_4_3 { ADC_VDC.i19104_2_lut }
ble_pack ADC_VDC.cmd_rdadctmp_i21_LC_10_4_4 { i12_4_lut_adj_211, ADC_VDC.cmd_rdadctmp_i21 }
ble_pack ADC_VDC.cmd_rdadctmp_i4_LC_10_4_6 { i12_4_lut_adj_76, ADC_VDC.cmd_rdadctmp_i4 }
ble_pack ADC_VDC.cmd_rdadctmp_i3_LC_10_4_7 { i12_4_lut_adj_113, ADC_VDC.cmd_rdadctmp_i3 }
clb_pack LT_10_4 { ADC_VDC.cmd_rdadctmp_i2_LC_10_4_0, ADC_VDC.cmd_rdadctmp_i22_LC_10_4_1, ADC_VDC.i19104_2_lut_LC_10_4_3, ADC_VDC.cmd_rdadctmp_i21_LC_10_4_4, ADC_VDC.cmd_rdadctmp_i4_LC_10_4_6, ADC_VDC.cmd_rdadctmp_i3_LC_10_4_7 }
set_location LT_10_4 10 4
ble_pack ADC_VDC.cmd_rdadcbuf_i0_LC_10_5_0 { ADC_VDC.add_23_2_lut, ADC_VDC.cmd_rdadcbuf_i0, ADC_VDC.add_23_2 }
ble_pack ADC_VDC.cmd_rdadcbuf_i1_LC_10_5_1 { ADC_VDC.add_23_3_lut, ADC_VDC.cmd_rdadcbuf_i1, ADC_VDC.add_23_3 }
ble_pack ADC_VDC.cmd_rdadcbuf_i2_LC_10_5_2 { ADC_VDC.add_23_4_lut, ADC_VDC.cmd_rdadcbuf_i2, ADC_VDC.add_23_4 }
ble_pack ADC_VDC.cmd_rdadcbuf_i3_LC_10_5_3 { ADC_VDC.add_23_5_lut, ADC_VDC.cmd_rdadcbuf_i3, ADC_VDC.add_23_5 }
ble_pack ADC_VDC.cmd_rdadcbuf_i4_LC_10_5_4 { ADC_VDC.add_23_6_lut, ADC_VDC.cmd_rdadcbuf_i4, ADC_VDC.add_23_6 }
ble_pack ADC_VDC.cmd_rdadcbuf_i5_LC_10_5_5 { ADC_VDC.add_23_7_lut, ADC_VDC.cmd_rdadcbuf_i5, ADC_VDC.add_23_7 }
ble_pack ADC_VDC.cmd_rdadcbuf_i6_LC_10_5_6 { ADC_VDC.add_23_8_lut, ADC_VDC.cmd_rdadcbuf_i6, ADC_VDC.add_23_8 }
ble_pack ADC_VDC.cmd_rdadcbuf_i7_LC_10_5_7 { ADC_VDC.add_23_9_lut, ADC_VDC.cmd_rdadcbuf_i7, ADC_VDC.add_23_9 }
clb_pack LT_10_5 { ADC_VDC.cmd_rdadcbuf_i0_LC_10_5_0, ADC_VDC.cmd_rdadcbuf_i1_LC_10_5_1, ADC_VDC.cmd_rdadcbuf_i2_LC_10_5_2, ADC_VDC.cmd_rdadcbuf_i3_LC_10_5_3, ADC_VDC.cmd_rdadcbuf_i4_LC_10_5_4, ADC_VDC.cmd_rdadcbuf_i5_LC_10_5_5, ADC_VDC.cmd_rdadcbuf_i6_LC_10_5_6, ADC_VDC.cmd_rdadcbuf_i7_LC_10_5_7 }
set_location LT_10_5 10 5
ble_pack ADC_VDC.cmd_rdadcbuf_i8_LC_10_6_0 { ADC_VDC.add_23_10_lut, ADC_VDC.cmd_rdadcbuf_i8, ADC_VDC.add_23_10 }
ble_pack ADC_VDC.cmd_rdadcbuf_i9_LC_10_6_1 { ADC_VDC.add_23_11_lut, ADC_VDC.cmd_rdadcbuf_i9, ADC_VDC.add_23_11 }
ble_pack ADC_VDC.cmd_rdadcbuf_i10_LC_10_6_2 { ADC_VDC.add_23_12_lut, ADC_VDC.cmd_rdadcbuf_i10, ADC_VDC.add_23_12 }
ble_pack ADC_VDC.cmd_rdadcbuf_i11_LC_10_6_3 { ADC_VDC.add_23_13_lut, ADC_VDC.cmd_rdadcbuf_i11, ADC_VDC.add_23_13 }
ble_pack ADC_VDC.cmd_rdadcbuf_i12_LC_10_6_4 { ADC_VDC.add_23_14_lut, ADC_VDC.cmd_rdadcbuf_i12, ADC_VDC.add_23_14 }
ble_pack ADC_VDC.cmd_rdadcbuf_i13_LC_10_6_5 { ADC_VDC.add_23_15_lut, ADC_VDC.cmd_rdadcbuf_i13, ADC_VDC.add_23_15 }
ble_pack ADC_VDC.cmd_rdadcbuf_i14_LC_10_6_6 { ADC_VDC.add_23_16_lut, ADC_VDC.cmd_rdadcbuf_i14, ADC_VDC.add_23_16 }
ble_pack ADC_VDC.cmd_rdadcbuf_i15_LC_10_6_7 { ADC_VDC.add_23_17_lut, ADC_VDC.cmd_rdadcbuf_i15, ADC_VDC.add_23_17 }
clb_pack LT_10_6 { ADC_VDC.cmd_rdadcbuf_i8_LC_10_6_0, ADC_VDC.cmd_rdadcbuf_i9_LC_10_6_1, ADC_VDC.cmd_rdadcbuf_i10_LC_10_6_2, ADC_VDC.cmd_rdadcbuf_i11_LC_10_6_3, ADC_VDC.cmd_rdadcbuf_i12_LC_10_6_4, ADC_VDC.cmd_rdadcbuf_i13_LC_10_6_5, ADC_VDC.cmd_rdadcbuf_i14_LC_10_6_6, ADC_VDC.cmd_rdadcbuf_i15_LC_10_6_7 }
set_location LT_10_6 10 6
ble_pack ADC_VDC.cmd_rdadcbuf_i16_LC_10_7_0 { ADC_VDC.add_23_18_lut, ADC_VDC.cmd_rdadcbuf_i16, ADC_VDC.add_23_18 }
ble_pack ADC_VDC.cmd_rdadcbuf_i17_LC_10_7_1 { ADC_VDC.add_23_19_lut, ADC_VDC.cmd_rdadcbuf_i17, ADC_VDC.add_23_19 }
ble_pack ADC_VDC.cmd_rdadcbuf_i18_LC_10_7_2 { ADC_VDC.add_23_20_lut, ADC_VDC.cmd_rdadcbuf_i18, ADC_VDC.add_23_20 }
ble_pack ADC_VDC.cmd_rdadcbuf_i19_LC_10_7_3 { ADC_VDC.add_23_21_lut, ADC_VDC.cmd_rdadcbuf_i19, ADC_VDC.add_23_21 }
ble_pack ADC_VDC.cmd_rdadcbuf_i20_LC_10_7_4 { ADC_VDC.add_23_22_lut, ADC_VDC.cmd_rdadcbuf_i20, ADC_VDC.add_23_22 }
ble_pack ADC_VDC.cmd_rdadcbuf_i21_LC_10_7_5 { ADC_VDC.add_23_23_lut, ADC_VDC.cmd_rdadcbuf_i21, ADC_VDC.add_23_23 }
ble_pack ADC_VDC.cmd_rdadcbuf_i22_LC_10_7_6 { ADC_VDC.add_23_24_lut, ADC_VDC.cmd_rdadcbuf_i22, ADC_VDC.add_23_24 }
ble_pack ADC_VDC.cmd_rdadcbuf_i23_LC_10_7_7 { ADC_VDC.add_23_25_lut, ADC_VDC.cmd_rdadcbuf_i23, ADC_VDC.add_23_25 }
clb_pack LT_10_7 { ADC_VDC.cmd_rdadcbuf_i16_LC_10_7_0, ADC_VDC.cmd_rdadcbuf_i17_LC_10_7_1, ADC_VDC.cmd_rdadcbuf_i18_LC_10_7_2, ADC_VDC.cmd_rdadcbuf_i19_LC_10_7_3, ADC_VDC.cmd_rdadcbuf_i20_LC_10_7_4, ADC_VDC.cmd_rdadcbuf_i21_LC_10_7_5, ADC_VDC.cmd_rdadcbuf_i22_LC_10_7_6, ADC_VDC.cmd_rdadcbuf_i23_LC_10_7_7 }
set_location LT_10_7 10 7
ble_pack ADC_VDC.cmd_rdadcbuf_i24_LC_10_8_0 { ADC_VDC.add_23_26_lut, ADC_VDC.cmd_rdadcbuf_i24, ADC_VDC.add_23_26 }
ble_pack ADC_VDC.cmd_rdadcbuf_i25_LC_10_8_1 { ADC_VDC.add_23_27_lut, ADC_VDC.cmd_rdadcbuf_i25, ADC_VDC.add_23_27 }
ble_pack ADC_VDC.cmd_rdadcbuf_i26_LC_10_8_2 { ADC_VDC.add_23_28_lut, ADC_VDC.cmd_rdadcbuf_i26, ADC_VDC.add_23_28 }
ble_pack ADC_VDC.cmd_rdadcbuf_i27_LC_10_8_3 { ADC_VDC.add_23_29_lut, ADC_VDC.cmd_rdadcbuf_i27, ADC_VDC.add_23_29 }
ble_pack ADC_VDC.cmd_rdadcbuf_i28_LC_10_8_4 { ADC_VDC.add_23_30_lut, ADC_VDC.cmd_rdadcbuf_i28, ADC_VDC.add_23_30 }
ble_pack ADC_VDC.cmd_rdadcbuf_i29_LC_10_8_5 { ADC_VDC.add_23_31_lut, ADC_VDC.cmd_rdadcbuf_i29, ADC_VDC.add_23_31 }
ble_pack ADC_VDC.cmd_rdadcbuf_i30_LC_10_8_6 { ADC_VDC.add_23_32_lut, ADC_VDC.cmd_rdadcbuf_i30, ADC_VDC.add_23_32 }
ble_pack ADC_VDC.cmd_rdadcbuf_i31_LC_10_8_7 { ADC_VDC.add_23_33_lut, ADC_VDC.cmd_rdadcbuf_i31, ADC_VDC.add_23_33 }
clb_pack LT_10_8 { ADC_VDC.cmd_rdadcbuf_i24_LC_10_8_0, ADC_VDC.cmd_rdadcbuf_i25_LC_10_8_1, ADC_VDC.cmd_rdadcbuf_i26_LC_10_8_2, ADC_VDC.cmd_rdadcbuf_i27_LC_10_8_3, ADC_VDC.cmd_rdadcbuf_i28_LC_10_8_4, ADC_VDC.cmd_rdadcbuf_i29_LC_10_8_5, ADC_VDC.cmd_rdadcbuf_i30_LC_10_8_6, ADC_VDC.cmd_rdadcbuf_i31_LC_10_8_7 }
set_location LT_10_8 10 8
ble_pack ADC_VDC.cmd_rdadcbuf_i32_LC_10_9_0 { ADC_VDC.add_23_34_lut, ADC_VDC.cmd_rdadcbuf_i32, ADC_VDC.add_23_34 }
ble_pack ADC_VDC.cmd_rdadcbuf_i33_LC_10_9_1 { ADC_VDC.add_23_35_lut, ADC_VDC.cmd_rdadcbuf_i33, ADC_VDC.add_23_35 }
ble_pack ADC_VDC.add_23_36_lut_LC_10_9_2 { ADC_VDC.add_23_36_lut }
clb_pack LT_10_9 { ADC_VDC.cmd_rdadcbuf_i32_LC_10_9_0, ADC_VDC.cmd_rdadcbuf_i33_LC_10_9_1, ADC_VDC.add_23_36_lut_LC_10_9_2 }
set_location LT_10_9 10 9
ble_pack comm_cmd_6__I_0_376_i9_2_lut_3_lut_LC_10_10_0 { comm_cmd_6__I_0_376_i9_2_lut_3_lut }
ble_pack ADC_VAC.cmd_rdadctmp_i10_LC_10_10_1 { i12_4_lut_adj_283, ADC_VAC.cmd_rdadctmp_i10 }
ble_pack n22118_bdd_4_lut_LC_10_10_3 { n22118_bdd_4_lut }
ble_pack equal_194_i9_2_lut_3_lut_LC_10_10_4 { equal_194_i9_2_lut_3_lut }
ble_pack ADC_VAC.cmd_rdadctmp_i9_LC_10_10_5 { i12_4_lut_adj_284, ADC_VAC.cmd_rdadctmp_i9 }
ble_pack buf_cfgRTD_i5_LC_10_10_6 { i12743_3_lut_4_lut, buf_cfgRTD_i5 }
ble_pack ADC_VAC.cmd_rdadctmp_i25_LC_10_10_7 { i12_4_lut_adj_260, ADC_VAC.cmd_rdadctmp_i25 }
clb_pack LT_10_10 { comm_cmd_6__I_0_376_i9_2_lut_3_lut_LC_10_10_0, ADC_VAC.cmd_rdadctmp_i10_LC_10_10_1, n22118_bdd_4_lut_LC_10_10_3, equal_194_i9_2_lut_3_lut_LC_10_10_4, ADC_VAC.cmd_rdadctmp_i9_LC_10_10_5, buf_cfgRTD_i5_LC_10_10_6, ADC_VAC.cmd_rdadctmp_i25_LC_10_10_7 }
set_location LT_10_10 10 10
ble_pack i18211_3_lut_LC_10_11_0 { i18211_3_lut }
ble_pack buf_dds0_i14_LC_10_11_1 { i12730_3_lut_4_lut, buf_dds0_i14 }
ble_pack mux_135_Mux_0_i16_3_lut_LC_10_11_2 { mux_135_Mux_0_i16_3_lut }
ble_pack comm_state_3__I_0_365_Mux_0_i15_4_lut_LC_10_11_3 { comm_state_3__I_0_365_Mux_0_i15_4_lut }
ble_pack i15049_2_lut_3_lut_LC_10_11_4 { i15049_2_lut_3_lut }
ble_pack comm_cmd_i5_LC_10_11_6 { i12_4_lut_adj_77, comm_cmd_i5 }
ble_pack comm_cmd_i6_LC_10_11_7 { i12_4_lut_adj_67, comm_cmd_i6 }
clb_pack LT_10_11 { i18211_3_lut_LC_10_11_0, buf_dds0_i14_LC_10_11_1, mux_135_Mux_0_i16_3_lut_LC_10_11_2, comm_state_3__I_0_365_Mux_0_i15_4_lut_LC_10_11_3, i15049_2_lut_3_lut_LC_10_11_4, comm_cmd_i5_LC_10_11_6, comm_cmd_i6_LC_10_11_7 }
set_location LT_10_11 10 11
ble_pack buf_device_acadc_i2_LC_10_12_1 { i12732_3_lut_4_lut, buf_device_acadc_i2 }
ble_pack comm_cmd_i4_LC_10_12_2 { i11_4_lut, comm_cmd_i4 }
ble_pack buf_dds1_i3_LC_10_12_4 { i13372_4_lut_4_lut, buf_dds1_i3 }
ble_pack comm_cmd_0__bdd_4_lut_LC_10_12_5 { comm_cmd_0__bdd_4_lut }
ble_pack i1_4_lut_adj_210_LC_10_12_6 { i1_4_lut_adj_210 }
ble_pack ADC_IAC.ADC_DATA_i0_LC_10_12_7 { ADC_IAC.i12703_3_lut_4_lut, ADC_IAC.ADC_DATA_i0 }
clb_pack LT_10_12 { buf_device_acadc_i2_LC_10_12_1, comm_cmd_i4_LC_10_12_2, buf_dds1_i3_LC_10_12_4, comm_cmd_0__bdd_4_lut_LC_10_12_5, i1_4_lut_adj_210_LC_10_12_6, ADC_IAC.ADC_DATA_i0_LC_10_12_7 }
set_location LT_10_12 10 12
ble_pack buf_dds1_i14_LC_10_13_0 { i13341_4_lut, buf_dds1_i14 }
ble_pack buf_dds1_i0_LC_10_13_1 { i1_4_lut_adj_222, buf_dds1_i0 }
ble_pack i1_2_lut_3_lut_adj_240_LC_10_13_2 { i1_2_lut_3_lut_adj_240 }
ble_pack i2_3_lut_4_lut_LC_10_13_3 { i2_3_lut_4_lut }
ble_pack i1_2_lut_3_lut_adj_243_LC_10_13_4 { i1_2_lut_3_lut_adj_243 }
ble_pack i15263_2_lut_3_lut_LC_10_13_5 { i15263_2_lut_3_lut }
ble_pack buf_dds0_i0_LC_10_13_6 { i12691_3_lut_4_lut, buf_dds0_i0 }
ble_pack i15302_2_lut_3_lut_LC_10_13_7 { i15302_2_lut_3_lut }
clb_pack LT_10_13 { buf_dds1_i14_LC_10_13_0, buf_dds1_i0_LC_10_13_1, i1_2_lut_3_lut_adj_240_LC_10_13_2, i2_3_lut_4_lut_LC_10_13_3, i1_2_lut_3_lut_adj_243_LC_10_13_4, i15263_2_lut_3_lut_LC_10_13_5, buf_dds0_i0_LC_10_13_6, i15302_2_lut_3_lut_LC_10_13_7 }
set_location LT_10_13 10 13
ble_pack add_131_2_lut_LC_10_14_0 { add_131_2_lut, add_131_2 }
ble_pack add_131_3_lut_LC_10_14_1 { add_131_3_lut, add_131_3 }
ble_pack add_131_4_lut_LC_10_14_2 { add_131_4_lut, add_131_4 }
ble_pack add_131_5_lut_LC_10_14_3 { add_131_5_lut, add_131_5 }
ble_pack add_131_6_lut_LC_10_14_4 { add_131_6_lut, add_131_6 }
ble_pack add_131_7_lut_LC_10_14_5 { add_131_7_lut, add_131_7 }
ble_pack add_131_8_lut_LC_10_14_6 { add_131_8_lut, add_131_8 }
ble_pack add_131_9_lut_LC_10_14_7 { add_131_9_lut, add_131_9 }
clb_pack LT_10_14 { add_131_2_lut_LC_10_14_0, add_131_3_lut_LC_10_14_1, add_131_4_lut_LC_10_14_2, add_131_5_lut_LC_10_14_3, add_131_6_lut_LC_10_14_4, add_131_7_lut_LC_10_14_5, add_131_8_lut_LC_10_14_6, add_131_9_lut_LC_10_14_7 }
set_location LT_10_14 10 14
ble_pack add_131_10_lut_LC_10_15_0 { add_131_10_lut, add_131_10 }
ble_pack add_131_11_lut_LC_10_15_1 { add_131_11_lut }
ble_pack mux_135_Mux_2_i16_3_lut_LC_10_15_2 { mux_135_Mux_2_i16_3_lut }
ble_pack buf_dds1_i2_LC_10_15_3 { i1_4_lut_adj_104, buf_dds1_i2 }
ble_pack i6404_3_lut_LC_10_15_4 { i6404_3_lut }
ble_pack comm_state_3__I_0_365_Mux_7_i15_4_lut_LC_10_15_5 { comm_state_3__I_0_365_Mux_7_i15_4_lut }
ble_pack i6384_3_lut_LC_10_15_6 { i6384_3_lut }
ble_pack data_index_i9_LC_10_15_7 { comm_state_3__I_0_365_Mux_9_i15_4_lut_data_index_i9_REP_LUT4_0, data_index_i9 }
clb_pack LT_10_15 { add_131_10_lut_LC_10_15_0, add_131_11_lut_LC_10_15_1, mux_135_Mux_2_i16_3_lut_LC_10_15_2, buf_dds1_i2_LC_10_15_3, i6404_3_lut_LC_10_15_4, comm_state_3__I_0_365_Mux_7_i15_4_lut_LC_10_15_5, i6384_3_lut_LC_10_15_6, data_index_i9_LC_10_15_7 }
set_location LT_10_15 10 15
ble_pack comm_response_312_LC_10_16_0 { comm_state_3__I_0_374_i15_4_lut_4_lut, comm_response_312 }
ble_pack i1_3_lut_4_lut_adj_297_LC_10_16_1 { i1_3_lut_4_lut_adj_297 }
ble_pack i1_3_lut_adj_227_LC_10_16_3 { i1_3_lut_adj_227 }
ble_pack i18158_2_lut_3_lut_LC_10_16_4 { i18158_2_lut_3_lut }
ble_pack i1_4_lut_adj_183_LC_10_16_5 { i1_4_lut_adj_183 }
ble_pack i1_2_lut_3_lut_4_lut_adj_69_LC_10_16_6 { i1_2_lut_3_lut_4_lut_adj_69 }
ble_pack i2_2_lut_3_lut_adj_282_LC_10_16_7 { i2_2_lut_3_lut_adj_282 }
clb_pack LT_10_16 { comm_response_312_LC_10_16_0, i1_3_lut_4_lut_adj_297_LC_10_16_1, i1_3_lut_adj_227_LC_10_16_3, i18158_2_lut_3_lut_LC_10_16_4, i1_4_lut_adj_183_LC_10_16_5, i1_2_lut_3_lut_4_lut_adj_69_LC_10_16_6, i2_2_lut_3_lut_adj_282_LC_10_16_7 }
set_location LT_10_16 10 16
ble_pack SIG_DDS.tmp_buf_i14_LC_10_17_0 { SIG_DDS.dds_state_2__I_0_34_Mux_14_i7_4_lut, SIG_DDS.tmp_buf_i14 }
ble_pack SIG_DDS.tmp_buf_i11_LC_10_17_1 { SIG_DDS.dds_state_2__I_0_34_Mux_11_i7_4_lut, SIG_DDS.tmp_buf_i11 }
ble_pack SIG_DDS.tmp_buf_i10_LC_10_17_2 { SIG_DDS.dds_state_2__I_0_34_Mux_10_i7_4_lut, SIG_DDS.tmp_buf_i10 }
ble_pack SIG_DDS.tmp_buf_i13_LC_10_17_3 { SIG_DDS.dds_state_2__I_0_34_Mux_13_i7_4_lut, SIG_DDS.tmp_buf_i13 }
ble_pack SIG_DDS.tmp_buf_i6_LC_10_17_4 { SIG_DDS.dds_state_2__I_0_34_Mux_6_i7_4_lut, SIG_DDS.tmp_buf_i6 }
ble_pack SIG_DDS.tmp_buf_i12_LC_10_17_5 { SIG_DDS.dds_state_2__I_0_34_Mux_12_i7_4_lut, SIG_DDS.tmp_buf_i12 }
ble_pack SIG_DDS.tmp_buf_i15_LC_10_17_6 { SIG_DDS.dds_state_2__I_0_34_Mux_15_i7_4_lut, SIG_DDS.tmp_buf_i15 }
ble_pack SIG_DDS.tmp_buf_i9_LC_10_17_7 { SIG_DDS.dds_state_2__I_0_34_Mux_9_i7_4_lut, SIG_DDS.tmp_buf_i9 }
clb_pack LT_10_17 { SIG_DDS.tmp_buf_i14_LC_10_17_0, SIG_DDS.tmp_buf_i11_LC_10_17_1, SIG_DDS.tmp_buf_i10_LC_10_17_2, SIG_DDS.tmp_buf_i13_LC_10_17_3, SIG_DDS.tmp_buf_i6_LC_10_17_4, SIG_DDS.tmp_buf_i12_LC_10_17_5, SIG_DDS.tmp_buf_i15_LC_10_17_6, SIG_DDS.tmp_buf_i9_LC_10_17_7 }
set_location LT_10_17 10 17
ble_pack SIG_DDS.tmp_buf_i7_LC_10_18_1 { SIG_DDS.dds_state_2__I_0_34_Mux_7_i7_4_lut, SIG_DDS.tmp_buf_i7 }
ble_pack SIG_DDS.tmp_buf_i5_LC_10_18_2 { SIG_DDS.dds_state_2__I_0_34_Mux_5_i7_4_lut, SIG_DDS.tmp_buf_i5 }
ble_pack SIG_DDS.tmp_buf_i2_LC_10_18_3 { SIG_DDS.dds_state_2__I_0_34_Mux_2_i7_4_lut, SIG_DDS.tmp_buf_i2 }
ble_pack SIG_DDS.tmp_buf_i4_LC_10_18_4 { SIG_DDS.dds_state_2__I_0_34_Mux_4_i7_4_lut, SIG_DDS.tmp_buf_i4 }
ble_pack SIG_DDS.tmp_buf_i8_LC_10_18_5 { SIG_DDS.dds_state_2__I_0_34_Mux_8_i7_4_lut, SIG_DDS.tmp_buf_i8 }
ble_pack SIG_DDS.tmp_buf_i1_LC_10_18_6 { SIG_DDS.dds_state_2__I_0_34_Mux_1_i7_4_lut, SIG_DDS.tmp_buf_i1 }
ble_pack SIG_DDS.tmp_buf_i3_LC_10_18_7 { SIG_DDS.dds_state_2__I_0_34_Mux_3_i7_4_lut, SIG_DDS.tmp_buf_i3 }
clb_pack LT_10_18 { SIG_DDS.tmp_buf_i7_LC_10_18_1, SIG_DDS.tmp_buf_i5_LC_10_18_2, SIG_DDS.tmp_buf_i2_LC_10_18_3, SIG_DDS.tmp_buf_i4_LC_10_18_4, SIG_DDS.tmp_buf_i8_LC_10_18_5, SIG_DDS.tmp_buf_i1_LC_10_18_6, SIG_DDS.tmp_buf_i3_LC_10_18_7 }
set_location LT_10_18 10 18
ble_pack comm_state_3__I_0_365_Mux_9_i15_4_lut_LC_10_19_6 { comm_state_3__I_0_365_Mux_9_i15_4_lut }
clb_pack LT_10_19 { comm_state_3__I_0_365_Mux_9_i15_4_lut_LC_10_19_6 }
set_location LT_10_19 10 19
ble_pack ADC_VAC.ADC_DATA_i2_LC_11_3_1 { ADC_VAC.i12777_3_lut_4_lut, ADC_VAC.ADC_DATA_i2 }
ble_pack ADC_VDC.genclk.i11_4_lut_LC_11_3_2 { ADC_VDC.genclk.i11_4_lut }
ble_pack mux_136_Mux_2_i19_3_lut_LC_11_3_3 { mux_136_Mux_2_i19_3_lut }
ble_pack mux_136_Mux_2_i22_3_lut_LC_11_3_4 { mux_136_Mux_2_i22_3_lut }
ble_pack mux_136_Mux_2_i30_3_lut_LC_11_3_5 { mux_136_Mux_2_i30_3_lut }
ble_pack ADC_VAC.cmd_rdadctmp_i11_LC_11_3_6 { i12_4_lut_adj_281, ADC_VAC.cmd_rdadctmp_i11 }
clb_pack LT_11_3 { ADC_VAC.ADC_DATA_i2_LC_11_3_1, ADC_VDC.genclk.i11_4_lut_LC_11_3_2, mux_136_Mux_2_i19_3_lut_LC_11_3_3, mux_136_Mux_2_i22_3_lut_LC_11_3_4, mux_136_Mux_2_i30_3_lut_LC_11_3_5, ADC_VAC.cmd_rdadctmp_i11_LC_11_3_6 }
set_location LT_11_3 11 3
ble_pack ADC_VDC.genclk.i19102_2_lut_LC_11_4_1 { ADC_VDC.genclk.i19102_2_lut }
clb_pack LT_11_4 { ADC_VDC.genclk.i19102_2_lut_LC_11_4_1 }
set_location LT_11_4 11 4
ble_pack mux_136_Mux_3_i19_3_lut_LC_11_5_0 { mux_136_Mux_3_i19_3_lut }
ble_pack mux_136_Mux_3_i22_3_lut_LC_11_5_1 { mux_136_Mux_3_i22_3_lut }
ble_pack mux_136_Mux_3_i30_3_lut_LC_11_5_2 { mux_136_Mux_3_i30_3_lut }
ble_pack ADC_IAC.ADC_DATA_i3_LC_11_5_3 { ADC_IAC.i12801_3_lut_4_lut, ADC_IAC.ADC_DATA_i3 }
ble_pack ADC_VAC.ADC_DATA_i3_LC_11_5_4 { ADC_VAC.i12778_3_lut_4_lut, ADC_VAC.ADC_DATA_i3 }
ble_pack ADC_IAC.cmd_rdadctmp_i11_LC_11_5_5 { i12_4_lut_adj_93, ADC_IAC.cmd_rdadctmp_i11 }
ble_pack ADC_IAC.cmd_rdadctmp_i12_LC_11_5_6 { i12_4_lut_adj_101, ADC_IAC.cmd_rdadctmp_i12 }
ble_pack ADC_VAC.cmd_rdadctmp_i17_LC_11_5_7 { i12_4_lut_adj_272, ADC_VAC.cmd_rdadctmp_i17 }
clb_pack LT_11_5 { mux_136_Mux_3_i19_3_lut_LC_11_5_0, mux_136_Mux_3_i22_3_lut_LC_11_5_1, mux_136_Mux_3_i30_3_lut_LC_11_5_2, ADC_IAC.ADC_DATA_i3_LC_11_5_3, ADC_VAC.ADC_DATA_i3_LC_11_5_4, ADC_IAC.cmd_rdadctmp_i11_LC_11_5_5, ADC_IAC.cmd_rdadctmp_i12_LC_11_5_6, ADC_VAC.cmd_rdadctmp_i17_LC_11_5_7 }
set_location LT_11_5 11 5
ble_pack comm_buf_5__i7_LC_11_6_0 { i11526_3_lut, comm_buf_5__i7 }
ble_pack comm_buf_5__i6_LC_11_6_1 { i11530_3_lut, comm_buf_5__i6 }
ble_pack comm_buf_5__i5_LC_11_6_2 { i11534_3_lut, comm_buf_5__i5 }
clb_pack LT_11_6 { comm_buf_5__i7_LC_11_6_0, comm_buf_5__i6_LC_11_6_1, comm_buf_5__i5_LC_11_6_2 }
set_location LT_11_6 11 6
ble_pack ADC_IAC.cmd_rdadctmp_i10_LC_11_7_0 { i12_4_lut_adj_70, ADC_IAC.cmd_rdadctmp_i10 }
ble_pack i36_4_lut_4_lut_LC_11_7_2 { i36_4_lut_4_lut }
ble_pack i1_4_lut_adj_96_LC_11_7_3 { i1_4_lut_adj_96 }
ble_pack mux_136_Mux_1_i19_3_lut_LC_11_7_4 { mux_136_Mux_1_i19_3_lut }
ble_pack mux_136_Mux_1_i22_3_lut_LC_11_7_5 { mux_136_Mux_1_i22_3_lut }
ble_pack ADC_IAC.ADC_DATA_i1_LC_11_7_6 { ADC_IAC.i12799_3_lut_4_lut, ADC_IAC.ADC_DATA_i1 }
ble_pack comm_cmd_0__bdd_4_lut_19528_LC_11_7_7 { comm_cmd_0__bdd_4_lut_19528 }
clb_pack LT_11_7 { ADC_IAC.cmd_rdadctmp_i10_LC_11_7_0, i36_4_lut_4_lut_LC_11_7_2, i1_4_lut_adj_96_LC_11_7_3, mux_136_Mux_1_i19_3_lut_LC_11_7_4, mux_136_Mux_1_i22_3_lut_LC_11_7_5, ADC_IAC.ADC_DATA_i1_LC_11_7_6, comm_cmd_0__bdd_4_lut_19528_LC_11_7_7 }
set_location LT_11_7 11 7
ble_pack ADC_VDC.ADC_DATA_i15_LC_11_8_0 { i12_4_lut_adj_154, ADC_VDC.ADC_DATA_i15 }
ble_pack ADC_VDC.ADC_DATA_i14_LC_11_8_1 { i12_4_lut_adj_155, ADC_VDC.ADC_DATA_i14 }
ble_pack ADC_VDC.ADC_DATA_i13_LC_11_8_2 { i12_4_lut_adj_157, ADC_VDC.ADC_DATA_i13 }
ble_pack ADC_VDC.i1_4_lut_adj_37_LC_11_8_3 { ADC_VDC.i1_4_lut_adj_37 }
ble_pack ADC_VDC.ADC_DATA_i16_LC_11_8_4 { i12_4_lut_adj_153, ADC_VDC.ADC_DATA_i16 }
ble_pack ADC_VDC.ADC_DATA_i0_LC_11_8_5 { i12_4_lut_adj_127, ADC_VDC.ADC_DATA_i0 }
ble_pack ADC_VDC.ADC_DATA_i22_LC_11_8_6 { i12_4_lut_adj_164, ADC_VDC.ADC_DATA_i22 }
ble_pack ADC_VDC.ADC_DATA_i9_LC_11_8_7 { i12_4_lut_adj_167, ADC_VDC.ADC_DATA_i9 }
clb_pack LT_11_8 { ADC_VDC.ADC_DATA_i15_LC_11_8_0, ADC_VDC.ADC_DATA_i14_LC_11_8_1, ADC_VDC.ADC_DATA_i13_LC_11_8_2, ADC_VDC.i1_4_lut_adj_37_LC_11_8_3, ADC_VDC.ADC_DATA_i16_LC_11_8_4, ADC_VDC.ADC_DATA_i0_LC_11_8_5, ADC_VDC.ADC_DATA_i22_LC_11_8_6, ADC_VDC.ADC_DATA_i9_LC_11_8_7 }
set_location LT_11_8 11 8
ble_pack i1_4_lut_adj_166_LC_11_9_0 { i1_4_lut_adj_166 }
ble_pack ADC_VAC.ADC_DATA_i18_LC_11_9_1 { ADC_VAC.i12793_3_lut_4_lut, ADC_VAC.ADC_DATA_i18 }
ble_pack comm_buf_6__i2_LC_11_9_2 { i12_4_lut_adj_48, comm_buf_6__i2 }
ble_pack comm_buf_6__i6_LC_11_9_3 { i12_4_lut_adj_305, comm_buf_6__i6 }
ble_pack ADC_VAC.cmd_rdadctmp_i27_LC_11_9_4 { i12_4_lut_adj_258, ADC_VAC.cmd_rdadctmp_i27 }
ble_pack buf_cfgRTD_i6_LC_11_9_5 { i12744_3_lut_4_lut, buf_cfgRTD_i6 }
ble_pack ADC_VAC.ADC_DATA_i19_LC_11_9_6 { ADC_VAC.i12794_3_lut_4_lut, ADC_VAC.ADC_DATA_i19 }
clb_pack LT_11_9 { i1_4_lut_adj_166_LC_11_9_0, ADC_VAC.ADC_DATA_i18_LC_11_9_1, comm_buf_6__i2_LC_11_9_2, comm_buf_6__i6_LC_11_9_3, ADC_VAC.cmd_rdadctmp_i27_LC_11_9_4, buf_cfgRTD_i6_LC_11_9_5, ADC_VAC.ADC_DATA_i19_LC_11_9_6 }
set_location LT_11_9 11 9
ble_pack ADC_IAC.cmd_rdadctmp_i9_LC_11_10_0 { i12_4_lut_adj_62, ADC_IAC.cmd_rdadctmp_i9 }
ble_pack ADC_VAC.ADC_DATA_i15_LC_11_10_1 { ADC_VAC.i12790_3_lut_4_lut, ADC_VAC.ADC_DATA_i15 }
ble_pack mux_135_Mux_7_i19_3_lut_LC_11_10_2 { mux_135_Mux_7_i19_3_lut }
ble_pack n22016_bdd_4_lut_LC_11_10_3 { n22016_bdd_4_lut }
ble_pack ADC_VAC.cmd_rdadctmp_i23_LC_11_10_4 { i12_4_lut_adj_262, ADC_VAC.cmd_rdadctmp_i23 }
ble_pack ADC_VAC.cmd_rdadctmp_i24_LC_11_10_5 { i12_4_lut_adj_261, ADC_VAC.cmd_rdadctmp_i24 }
ble_pack i1_2_lut_adj_303_LC_11_10_6 { i1_2_lut_adj_303 }
ble_pack ADC_VAC.ADC_DATA_i16_LC_11_10_7 { ADC_VAC.i12791_3_lut_4_lut, ADC_VAC.ADC_DATA_i16 }
clb_pack LT_11_10 { ADC_IAC.cmd_rdadctmp_i9_LC_11_10_0, ADC_VAC.ADC_DATA_i15_LC_11_10_1, mux_135_Mux_7_i19_3_lut_LC_11_10_2, n22016_bdd_4_lut_LC_11_10_3, ADC_VAC.cmd_rdadctmp_i23_LC_11_10_4, ADC_VAC.cmd_rdadctmp_i24_LC_11_10_5, i1_2_lut_adj_303_LC_11_10_6, ADC_VAC.ADC_DATA_i16_LC_11_10_7 }
set_location LT_11_10 11 10
ble_pack data_count_i0_i0_LC_11_11_0 { add_73_2_lut, data_count_i0_i0, add_73_2 }
ble_pack data_count_i0_i1_LC_11_11_1 { add_73_3_lut, data_count_i0_i1, add_73_3 }
ble_pack data_count_i0_i2_LC_11_11_2 { add_73_4_lut, data_count_i0_i2, add_73_4 }
ble_pack data_count_i0_i3_LC_11_11_3 { add_73_5_lut, data_count_i0_i3, add_73_5 }
ble_pack data_count_i0_i4_LC_11_11_4 { add_73_6_lut, data_count_i0_i4, add_73_6 }
ble_pack data_count_i0_i5_LC_11_11_5 { add_73_7_lut, data_count_i0_i5, add_73_7 }
ble_pack data_count_i0_i6_LC_11_11_6 { add_73_8_lut, data_count_i0_i6, add_73_8 }
ble_pack data_count_i0_i7_LC_11_11_7 { add_73_9_lut, data_count_i0_i7, add_73_9 }
clb_pack LT_11_11 { data_count_i0_i0_LC_11_11_0, data_count_i0_i1_LC_11_11_1, data_count_i0_i2_LC_11_11_2, data_count_i0_i3_LC_11_11_3, data_count_i0_i4_LC_11_11_4, data_count_i0_i5_LC_11_11_5, data_count_i0_i6_LC_11_11_6, data_count_i0_i7_LC_11_11_7 }
set_location LT_11_11 11 11
ble_pack data_count_i0_i8_LC_11_12_0 { add_73_10_lut, data_count_i0_i8, add_73_10 }
ble_pack data_count_i0_i9_LC_11_12_1 { add_73_11_lut, data_count_i0_i9 }
clb_pack LT_11_12 { data_count_i0_i8_LC_11_12_0, data_count_i0_i9_LC_11_12_1 }
set_location LT_11_12 11 12
ble_pack ADC_VAC.ADC_DATA_i8_LC_11_13_0 { ADC_VAC.i12783_3_lut_4_lut, ADC_VAC.ADC_DATA_i8 }
ble_pack mux_135_Mux_0_i19_3_lut_LC_11_13_1 { mux_135_Mux_0_i19_3_lut }
ble_pack ADC_VAC.ADC_DATA_i9_LC_11_13_2 { ADC_VAC.i12784_3_lut_4_lut, ADC_VAC.ADC_DATA_i9 }
ble_pack ADC_IAC.cmd_rdadctmp_i21_LC_11_13_3 { i12_4_lut_adj_223, ADC_IAC.cmd_rdadctmp_i21 }
ble_pack ADC_VAC.ADC_DATA_i10_LC_11_13_4 { ADC_VAC.i12785_3_lut_4_lut, ADC_VAC.ADC_DATA_i10 }
ble_pack mux_135_Mux_2_i19_3_lut_LC_11_13_5 { mux_135_Mux_2_i19_3_lut }
ble_pack ADC_VAC.cmd_rdadctmp_i18_LC_11_13_6 { i12_4_lut_adj_269, ADC_VAC.cmd_rdadctmp_i18 }
ble_pack ADC_VAC.cmd_rdadctmp_i19_LC_11_13_7 { i12_4_lut_adj_267, ADC_VAC.cmd_rdadctmp_i19 }
clb_pack LT_11_13 { ADC_VAC.ADC_DATA_i8_LC_11_13_0, mux_135_Mux_0_i19_3_lut_LC_11_13_1, ADC_VAC.ADC_DATA_i9_LC_11_13_2, ADC_IAC.cmd_rdadctmp_i21_LC_11_13_3, ADC_VAC.ADC_DATA_i10_LC_11_13_4, mux_135_Mux_2_i19_3_lut_LC_11_13_5, ADC_VAC.cmd_rdadctmp_i18_LC_11_13_6, ADC_VAC.cmd_rdadctmp_i19_LC_11_13_7 }
set_location LT_11_13 11 13
ble_pack ADC_IAC.ADC_DATA_i12_LC_11_14_0 { ADC_IAC.i12810_3_lut_4_lut, ADC_IAC.ADC_DATA_i12 }
ble_pack ADC_IAC.ADC_DATA_i13_LC_11_14_1 { ADC_IAC.i12811_3_lut_4_lut, ADC_IAC.ADC_DATA_i13 }
ble_pack mux_134_Mux_5_i23_3_lut_LC_11_14_2 { mux_134_Mux_5_i23_3_lut }
ble_pack ADC_IAC.cmd_rdadctmp_i22_LC_11_14_3 { i12_4_lut_adj_186, ADC_IAC.cmd_rdadctmp_i22 }
ble_pack data_index_i0_LC_11_14_4 { comm_state_3__I_0_365_Mux_0_i15_4_lut_data_index_i0_REP_LUT4_0, data_index_i0 }
ble_pack ADC_IAC.ADC_DATA_i14_LC_11_14_5 { ADC_IAC.i12812_3_lut_4_lut, ADC_IAC.ADC_DATA_i14 }
ble_pack buf_dds0_i12_LC_11_14_6 { i12728_3_lut_4_lut, buf_dds0_i12 }
ble_pack mux_135_Mux_1_i19_3_lut_LC_11_14_7 { mux_135_Mux_1_i19_3_lut }
clb_pack LT_11_14 { ADC_IAC.ADC_DATA_i12_LC_11_14_0, ADC_IAC.ADC_DATA_i13_LC_11_14_1, mux_134_Mux_5_i23_3_lut_LC_11_14_2, ADC_IAC.cmd_rdadctmp_i22_LC_11_14_3, data_index_i0_LC_11_14_4, ADC_IAC.ADC_DATA_i14_LC_11_14_5, buf_dds0_i12_LC_11_14_6, mux_135_Mux_1_i19_3_lut_LC_11_14_7 }
set_location LT_11_14 11 14
ble_pack i15012_3_lut_LC_11_15_0 { i15012_3_lut }
ble_pack i15014_4_lut_LC_11_15_1 { i15014_4_lut }
ble_pack data_index_i5_LC_11_15_2 { i15014_4_lut_data_index_i5_REP_LUT4_0, data_index_i5 }
ble_pack i3_4_lut_LC_11_15_3 { i3_4_lut }
ble_pack i4419_3_lut_LC_11_15_4 { i4419_3_lut }
ble_pack buf_dds1_i11_LC_11_15_5 { i13349_4_lut, buf_dds1_i11 }
ble_pack buf_dds1_i13_LC_11_15_6 { i13343_4_lut_4_lut, buf_dds1_i13 }
ble_pack data_index_i2_LC_11_15_7 { comm_state_3__I_0_365_Mux_2_i15_4_lut_data_index_i2_REP_LUT4_0, data_index_i2 }
clb_pack LT_11_15 { i15012_3_lut_LC_11_15_0, i15014_4_lut_LC_11_15_1, data_index_i5_LC_11_15_2, i3_4_lut_LC_11_15_3, i4419_3_lut_LC_11_15_4, buf_dds1_i11_LC_11_15_5, buf_dds1_i13_LC_11_15_6, data_index_i2_LC_11_15_7 }
set_location LT_11_15 11 15
ble_pack mux_135_Mux_6_i16_3_lut_LC_11_16_0 { mux_135_Mux_6_i16_3_lut }
ble_pack i9341_1_lut_LC_11_16_1 { i9341_1_lut }
ble_pack buf_dds1_i7_LC_11_16_2 { i13361_4_lut, buf_dds1_i7 }
ble_pack buf_dds0_i6_LC_11_16_3 { i12722_3_lut_4_lut, buf_dds0_i6 }
ble_pack buf_dds1_i6_LC_11_16_4 { i13364_4_lut, buf_dds1_i6 }
ble_pack acadc_skipCount_i14_LC_11_16_7 { i12759_3_lut_4_lut, acadc_skipCount_i14 }
clb_pack LT_11_16 { mux_135_Mux_6_i16_3_lut_LC_11_16_0, i9341_1_lut_LC_11_16_1, buf_dds1_i7_LC_11_16_2, buf_dds0_i6_LC_11_16_3, buf_dds1_i6_LC_11_16_4, acadc_skipCount_i14_LC_11_16_7 }
set_location LT_11_16 11 16
ble_pack wdtick_cnt_3774_3775__i1_LC_11_17_0 { i1_2_lut_3_lut_adj_255, wdtick_cnt_3774_3775__i1 }
ble_pack wdtick_cnt_3774_3775__i3_LC_11_17_1 { i1_4_lut_4_lut_3_lut, wdtick_cnt_3774_3775__i3 }
ble_pack wdtick_cnt_3774_3775__i2_LC_11_17_2 { i15_2_lut, wdtick_cnt_3774_3775__i2 }
clb_pack LT_11_17 { wdtick_cnt_3774_3775__i1_LC_11_17_0, wdtick_cnt_3774_3775__i3_LC_11_17_1, wdtick_cnt_3774_3775__i2_LC_11_17_2 }
set_location LT_11_17 11 17
ble_pack wdtick_flag_299_LC_11_18_0 { i1_2_lut_3_lut_4_lut_adj_271, wdtick_flag_299 }
clb_pack LT_11_18 { wdtick_flag_299_LC_11_18_0 }
set_location LT_11_18 11 18
ble_pack SIG_DDS.tmp_buf_i0_LC_11_19_0 { SIG_DDS.dds_state_2__I_0_34_Mux_0_i7_4_lut, SIG_DDS.tmp_buf_i0 }
ble_pack SIG_DDS.i19098_4_lut_LC_11_19_3 { SIG_DDS.i19098_4_lut }
clb_pack LT_11_19 { SIG_DDS.tmp_buf_i0_LC_11_19_0, SIG_DDS.i19098_4_lut_LC_11_19_3 }
set_location LT_11_19 11 19
ble_pack i15029_2_lut_LC_12_1_7 { i15029_2_lut }
clb_pack LT_12_1 { i15029_2_lut_LC_12_1_7 }
set_location LT_12_1 12 1
ble_pack ADC_VDC.genclk.t0off_i0_LC_12_3_0 { ADC_VDC.genclk.add_33_2_lut, ADC_VDC.genclk.t0off_i0, ADC_VDC.genclk.add_33_2 }
ble_pack ADC_VDC.genclk.t0off_i1_LC_12_3_1 { ADC_VDC.genclk.add_33_3_lut, ADC_VDC.genclk.t0off_i1, ADC_VDC.genclk.add_33_3 }
ble_pack ADC_VDC.genclk.t0off_i2_LC_12_3_2 { ADC_VDC.genclk.add_33_4_lut, ADC_VDC.genclk.t0off_i2, ADC_VDC.genclk.add_33_4 }
ble_pack ADC_VDC.genclk.t0off_i3_LC_12_3_3 { ADC_VDC.genclk.add_33_5_lut, ADC_VDC.genclk.t0off_i3, ADC_VDC.genclk.add_33_5 }
ble_pack ADC_VDC.genclk.t0off_i4_LC_12_3_4 { ADC_VDC.genclk.add_33_6_lut, ADC_VDC.genclk.t0off_i4, ADC_VDC.genclk.add_33_6 }
ble_pack ADC_VDC.genclk.t0off_i5_LC_12_3_5 { ADC_VDC.genclk.add_33_7_lut, ADC_VDC.genclk.t0off_i5, ADC_VDC.genclk.add_33_7 }
ble_pack ADC_VDC.genclk.t0off_i6_LC_12_3_6 { ADC_VDC.genclk.add_33_8_lut, ADC_VDC.genclk.t0off_i6, ADC_VDC.genclk.add_33_8 }
ble_pack ADC_VDC.genclk.t0off_i7_LC_12_3_7 { ADC_VDC.genclk.add_33_9_lut, ADC_VDC.genclk.t0off_i7, ADC_VDC.genclk.add_33_9 }
clb_pack LT_12_3 { ADC_VDC.genclk.t0off_i0_LC_12_3_0, ADC_VDC.genclk.t0off_i1_LC_12_3_1, ADC_VDC.genclk.t0off_i2_LC_12_3_2, ADC_VDC.genclk.t0off_i3_LC_12_3_3, ADC_VDC.genclk.t0off_i4_LC_12_3_4, ADC_VDC.genclk.t0off_i5_LC_12_3_5, ADC_VDC.genclk.t0off_i6_LC_12_3_6, ADC_VDC.genclk.t0off_i7_LC_12_3_7 }
set_location LT_12_3 12 3
ble_pack ADC_VDC.genclk.t0off_i8_LC_12_4_0 { ADC_VDC.genclk.add_33_10_lut, ADC_VDC.genclk.t0off_i8, ADC_VDC.genclk.add_33_10 }
ble_pack ADC_VDC.genclk.t0off_i9_LC_12_4_1 { ADC_VDC.genclk.add_33_11_lut, ADC_VDC.genclk.t0off_i9, ADC_VDC.genclk.add_33_11 }
ble_pack ADC_VDC.genclk.t0off_i10_LC_12_4_2 { ADC_VDC.genclk.add_33_12_lut, ADC_VDC.genclk.t0off_i10, ADC_VDC.genclk.add_33_12 }
ble_pack ADC_VDC.genclk.t0off_i11_LC_12_4_3 { ADC_VDC.genclk.add_33_13_lut, ADC_VDC.genclk.t0off_i11, ADC_VDC.genclk.add_33_13 }
ble_pack ADC_VDC.genclk.t0off_i12_LC_12_4_4 { ADC_VDC.genclk.add_33_14_lut, ADC_VDC.genclk.t0off_i12, ADC_VDC.genclk.add_33_14 }
ble_pack ADC_VDC.genclk.t0off_i13_LC_12_4_5 { ADC_VDC.genclk.add_33_15_lut, ADC_VDC.genclk.t0off_i13, ADC_VDC.genclk.add_33_15 }
ble_pack ADC_VDC.genclk.t0off_i14_LC_12_4_6 { ADC_VDC.genclk.add_33_16_lut, ADC_VDC.genclk.t0off_i14, ADC_VDC.genclk.add_33_16 }
ble_pack ADC_VDC.genclk.t0off_i15_LC_12_4_7 { ADC_VDC.genclk.add_33_17_lut, ADC_VDC.genclk.t0off_i15 }
clb_pack LT_12_4 { ADC_VDC.genclk.t0off_i8_LC_12_4_0, ADC_VDC.genclk.t0off_i9_LC_12_4_1, ADC_VDC.genclk.t0off_i10_LC_12_4_2, ADC_VDC.genclk.t0off_i11_LC_12_4_3, ADC_VDC.genclk.t0off_i12_LC_12_4_4, ADC_VDC.genclk.t0off_i13_LC_12_4_5, ADC_VDC.genclk.t0off_i14_LC_12_4_6, ADC_VDC.genclk.t0off_i15_LC_12_4_7 }
set_location LT_12_4 12 4
ble_pack i19_4_lut_adj_249_LC_12_5_0 { i19_4_lut_adj_249 }
ble_pack i1_3_lut_adj_250_LC_12_5_1 { i1_3_lut_adj_250 }
ble_pack i12388_2_lut_LC_12_5_2 { i12388_2_lut }
ble_pack comm_buf_5__i0_LC_12_5_3 { i11168_3_lut, comm_buf_5__i0 }
ble_pack comm_buf_5__i1_LC_12_5_4 { i11550_3_lut, comm_buf_5__i1 }
ble_pack comm_buf_5__i2_LC_12_5_5 { i11546_3_lut, comm_buf_5__i2 }
ble_pack comm_buf_5__i3_LC_12_5_6 { i11542_3_lut, comm_buf_5__i3 }
ble_pack comm_buf_5__i4_LC_12_5_7 { i11538_3_lut, comm_buf_5__i4 }
clb_pack LT_12_5 { i19_4_lut_adj_249_LC_12_5_0, i1_3_lut_adj_250_LC_12_5_1, i12388_2_lut_LC_12_5_2, comm_buf_5__i0_LC_12_5_3, comm_buf_5__i1_LC_12_5_4, comm_buf_5__i2_LC_12_5_5, comm_buf_5__i3_LC_12_5_6, comm_buf_5__i4_LC_12_5_7 }
set_location LT_12_5 12 5
ble_pack mux_143_Mux_4_i2_3_lut_LC_12_6_0 { mux_143_Mux_4_i2_3_lut }
ble_pack comm_tx_buf_i4_LC_12_6_1 { n22136_bdd_4_lut, comm_tx_buf_i4 }
ble_pack i18721_2_lut_LC_12_6_2 { i18721_2_lut }
ble_pack mux_143_Mux_4_i4_3_lut_LC_12_6_3 { mux_143_Mux_4_i4_3_lut }
ble_pack comm_index_1__bdd_4_lut_19504_LC_12_6_4 { comm_index_1__bdd_4_lut_19504 }
ble_pack mux_143_Mux_4_i1_3_lut_LC_12_6_5 { mux_143_Mux_4_i1_3_lut }
ble_pack i1_2_lut_3_lut_LC_12_6_6 { i1_2_lut_3_lut }
ble_pack i19_4_lut_adj_246_LC_12_6_7 { i19_4_lut_adj_246 }
clb_pack LT_12_6 { mux_143_Mux_4_i2_3_lut_LC_12_6_0, comm_tx_buf_i4_LC_12_6_1, i18721_2_lut_LC_12_6_2, mux_143_Mux_4_i4_3_lut_LC_12_6_3, comm_index_1__bdd_4_lut_19504_LC_12_6_4, mux_143_Mux_4_i1_3_lut_LC_12_6_5, i1_2_lut_3_lut_LC_12_6_6, i19_4_lut_adj_246_LC_12_6_7 }
set_location LT_12_6 12 6
ble_pack comm_buf_2__i7_LC_12_7_0 { i11606_3_lut, comm_buf_2__i7 }
ble_pack comm_buf_2__i6_LC_12_7_1 { i11610_3_lut, comm_buf_2__i6 }
ble_pack comm_buf_2__i5_LC_12_7_2 { i11616_3_lut, comm_buf_2__i5 }
ble_pack comm_buf_2__i4_LC_12_7_3 { i11620_3_lut, comm_buf_2__i4 }
ble_pack comm_buf_2__i3_LC_12_7_4 { i11624_3_lut, comm_buf_2__i3 }
ble_pack comm_buf_2__i2_LC_12_7_5 { i11628_3_lut, comm_buf_2__i2 }
clb_pack LT_12_7 { comm_buf_2__i7_LC_12_7_0, comm_buf_2__i6_LC_12_7_1, comm_buf_2__i5_LC_12_7_2, comm_buf_2__i4_LC_12_7_3, comm_buf_2__i3_LC_12_7_4, comm_buf_2__i2_LC_12_7_5 }
set_location LT_12_7 12 7
ble_pack ADC_VDC.cmd_rdadctmp_i23_LC_12_8_0 { ADC_VDC.adc_state_3__I_0_57_Mux_23_i6_4_lut, ADC_VDC.cmd_rdadctmp_i23 }
ble_pack RTD.i2_3_lut_LC_12_8_1 { RTD.i2_3_lut }
ble_pack mux_134_Mux_6_i23_3_lut_LC_12_8_6 { mux_134_Mux_6_i23_3_lut }
clb_pack LT_12_8 { ADC_VDC.cmd_rdadctmp_i23_LC_12_8_0, RTD.i2_3_lut_LC_12_8_1, mux_134_Mux_6_i23_3_lut_LC_12_8_6 }
set_location LT_12_8 12 8
ble_pack comm_cmd_i7_LC_12_9_1 { i12_4_lut_adj_64, comm_cmd_i7 }
ble_pack n22160_bdd_4_lut_LC_12_9_2 { n22160_bdd_4_lut }
ble_pack ADC_VAC.cmd_rdadctmp_i20_LC_12_9_3 { i12_4_lut_adj_266, ADC_VAC.cmd_rdadctmp_i20 }
ble_pack comm_buf_6__i3_LC_12_9_4 { i12_4_lut_adj_47, comm_buf_6__i3 }
ble_pack comm_buf_6__i4_LC_12_9_5 { i12_4_lut_adj_46, comm_buf_6__i4 }
ble_pack i18755_2_lut_LC_12_9_6 { i18755_2_lut }
clb_pack LT_12_9 { comm_cmd_i7_LC_12_9_1, n22160_bdd_4_lut_LC_12_9_2, ADC_VAC.cmd_rdadctmp_i20_LC_12_9_3, comm_buf_6__i3_LC_12_9_4, comm_buf_6__i4_LC_12_9_5, i18755_2_lut_LC_12_9_6 }
set_location LT_12_9 12 9
ble_pack comm_cmd_i2_LC_12_10_0 { i11_4_lut_adj_80, comm_cmd_i2 }
ble_pack comm_cmd_i1_LC_12_10_1 { i11_4_lut_adj_83, comm_cmd_i1 }
ble_pack ADC_VAC.cmd_rdadctmp_i22_LC_12_10_2 { i12_4_lut_adj_264, ADC_VAC.cmd_rdadctmp_i22 }
ble_pack i2_2_lut_3_lut_LC_12_10_3 { i2_2_lut_3_lut }
ble_pack ADC_VAC.cmd_rdadctmp_i21_LC_12_10_4 { i12_4_lut_adj_265, ADC_VAC.cmd_rdadctmp_i21 }
ble_pack ADC_VAC.ADC_DATA_i17_LC_12_10_5 { ADC_VAC.i12792_3_lut_4_lut, ADC_VAC.ADC_DATA_i17 }
ble_pack comm_cmd_i0_LC_12_10_6 { i11_4_lut_adj_169, comm_cmd_i0 }
ble_pack ADC_VAC.ADC_DATA_i14_LC_12_10_7 { ADC_VAC.i12789_3_lut_4_lut, ADC_VAC.ADC_DATA_i14 }
clb_pack LT_12_10 { comm_cmd_i2_LC_12_10_0, comm_cmd_i1_LC_12_10_1, ADC_VAC.cmd_rdadctmp_i22_LC_12_10_2, i2_2_lut_3_lut_LC_12_10_3, ADC_VAC.cmd_rdadctmp_i21_LC_12_10_4, ADC_VAC.ADC_DATA_i17_LC_12_10_5, comm_cmd_i0_LC_12_10_6, ADC_VAC.ADC_DATA_i14_LC_12_10_7 }
set_location LT_12_10 12 10
ble_pack data_idxvec_i0_LC_12_11_0 { add_132_2_lut, data_idxvec_i0, add_132_2 }
ble_pack data_idxvec_i1_LC_12_11_1 { add_132_3_lut, data_idxvec_i1, add_132_3 }
ble_pack data_idxvec_i2_LC_12_11_2 { add_132_4_lut, data_idxvec_i2, add_132_4 }
ble_pack data_idxvec_i3_LC_12_11_3 { add_132_5_lut, data_idxvec_i3, add_132_5 }
ble_pack data_idxvec_i4_LC_12_11_4 { add_132_6_lut, data_idxvec_i4, add_132_6 }
ble_pack data_idxvec_i5_LC_12_11_5 { add_132_7_lut, data_idxvec_i5, add_132_7 }
ble_pack data_idxvec_i6_LC_12_11_6 { add_132_8_lut, data_idxvec_i6, add_132_8 }
ble_pack data_idxvec_i7_LC_12_11_7 { add_132_9_lut, data_idxvec_i7, add_132_9 }
clb_pack LT_12_11 { data_idxvec_i0_LC_12_11_0, data_idxvec_i1_LC_12_11_1, data_idxvec_i2_LC_12_11_2, data_idxvec_i3_LC_12_11_3, data_idxvec_i4_LC_12_11_4, data_idxvec_i5_LC_12_11_5, data_idxvec_i6_LC_12_11_6, data_idxvec_i7_LC_12_11_7 }
set_location LT_12_11 12 11
ble_pack data_idxvec_i8_LC_12_12_0 { add_132_10_lut, data_idxvec_i8, add_132_10 }
ble_pack data_idxvec_i9_LC_12_12_1 { add_132_11_lut, data_idxvec_i9, add_132_11 }
ble_pack data_idxvec_i10_LC_12_12_2 { add_132_12_lut, data_idxvec_i10, add_132_12 }
ble_pack data_idxvec_i11_LC_12_12_3 { add_132_13_lut, data_idxvec_i11, add_132_13 }
ble_pack data_idxvec_i12_LC_12_12_4 { add_132_14_lut, data_idxvec_i12, add_132_14 }
ble_pack data_idxvec_i13_LC_12_12_5 { add_132_15_lut, data_idxvec_i13, add_132_15 }
ble_pack data_idxvec_i14_LC_12_12_6 { add_132_16_lut, data_idxvec_i14, add_132_16 }
ble_pack data_idxvec_i15_LC_12_12_7 { add_132_17_lut, data_idxvec_i15 }
clb_pack LT_12_12 { data_idxvec_i8_LC_12_12_0, data_idxvec_i9_LC_12_12_1, data_idxvec_i10_LC_12_12_2, data_idxvec_i11_LC_12_12_3, data_idxvec_i12_LC_12_12_4, data_idxvec_i13_LC_12_12_5, data_idxvec_i14_LC_12_12_6, data_idxvec_i15_LC_12_12_7 }
set_location LT_12_12 12 12
ble_pack i18129_4_lut_LC_12_13_0 { i18129_4_lut }
ble_pack n22166_bdd_4_lut_LC_12_13_1 { n22166_bdd_4_lut }
ble_pack i1545458_i1_3_lut_LC_12_13_2 { i1545458_i1_3_lut }
ble_pack i19099_4_lut_LC_12_13_3 { i19099_4_lut }
ble_pack eis_end_309_LC_12_13_4 { i12709_4_lut_4_lut, eis_end_309 }
ble_pack mux_134_Mux_7_i26_3_lut_LC_12_13_5 { mux_134_Mux_7_i26_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_19523_LC_12_13_6 { comm_cmd_1__bdd_4_lut_19523 }
ble_pack acadc_trig_310_LC_12_13_7 { i12_4_lut_4_lut, acadc_trig_310 }
clb_pack LT_12_13 { i18129_4_lut_LC_12_13_0, n22166_bdd_4_lut_LC_12_13_1, i1545458_i1_3_lut_LC_12_13_2, i19099_4_lut_LC_12_13_3, eis_end_309_LC_12_13_4, mux_134_Mux_7_i26_3_lut_LC_12_13_5, comm_cmd_1__bdd_4_lut_19523_LC_12_13_6, acadc_trig_310_LC_12_13_7 }
set_location LT_12_13 12 13
ble_pack i14176_4_lut_LC_12_14_0 { i14176_4_lut }
ble_pack eis_state_i0_LC_12_14_1 { n22196_bdd_4_lut_4_lut, eis_state_i0 }
ble_pack eis_state_1__bdd_4_lut_LC_12_14_2 { eis_state_1__bdd_4_lut }
ble_pack i1_2_lut_adj_197_LC_12_14_4 { i1_2_lut_adj_197 }
ble_pack eis_state_i1_LC_12_14_5 { i1_4_lut_adj_143, eis_state_i1 }
ble_pack i34_3_lut_LC_12_14_7 { i34_3_lut }
clb_pack LT_12_14 { i14176_4_lut_LC_12_14_0, eis_state_i0_LC_12_14_1, eis_state_1__bdd_4_lut_LC_12_14_2, i1_2_lut_adj_197_LC_12_14_4, eis_state_i1_LC_12_14_5, i34_3_lut_LC_12_14_7 }
set_location LT_12_14 12 14
ble_pack i5_4_lut_adj_168_LC_12_15_0 { i5_4_lut_adj_168 }
ble_pack acadc_skipCount_i0_LC_12_15_1 { i12694_3_lut_4_lut, acadc_skipCount_i0 }
ble_pack acadc_skipCount_i12_LC_12_15_2 { i12757_3_lut_4_lut, acadc_skipCount_i12 }
ble_pack i7_4_lut_LC_12_15_3 { i7_4_lut }
ble_pack acadc_skipCount_i10_LC_12_15_4 { i12755_3_lut_4_lut, acadc_skipCount_i10 }
ble_pack acadc_skipCount_i11_LC_12_15_5 { i12756_3_lut_4_lut, acadc_skipCount_i11 }
ble_pack i1_4_lut_adj_176_LC_12_15_6 { i1_4_lut_adj_176 }
ble_pack acadc_skipCount_i5_LC_12_15_7 { i12750_3_lut_4_lut, acadc_skipCount_i5 }
clb_pack LT_12_15 { i5_4_lut_adj_168_LC_12_15_0, acadc_skipCount_i0_LC_12_15_1, acadc_skipCount_i12_LC_12_15_2, i7_4_lut_LC_12_15_3, acadc_skipCount_i10_LC_12_15_4, acadc_skipCount_i11_LC_12_15_5, i1_4_lut_adj_176_LC_12_15_6, acadc_skipCount_i5_LC_12_15_7 }
set_location LT_12_15 12 15
ble_pack acadc_skipcnt_i0_i0_LC_12_16_0 { add_79_2_lut, acadc_skipcnt_i0_i0, add_79_2 }
ble_pack add_79_2_THRU_CRY_0_LC_12_16_1 { add_79_2_THRU_CRY_0 }
ble_pack add_79_2_THRU_CRY_1_LC_12_16_2 { add_79_2_THRU_CRY_1 }
ble_pack add_79_2_THRU_CRY_2_LC_12_16_3 { add_79_2_THRU_CRY_2 }
ble_pack add_79_2_THRU_CRY_3_LC_12_16_4 { add_79_2_THRU_CRY_3 }
ble_pack add_79_2_THRU_CRY_4_LC_12_16_5 { add_79_2_THRU_CRY_4 }
ble_pack add_79_2_THRU_CRY_5_LC_12_16_6 { add_79_2_THRU_CRY_5 }
ble_pack add_79_2_THRU_CRY_6_LC_12_16_7 { add_79_2_THRU_CRY_6 }
clb_pack LT_12_16 { acadc_skipcnt_i0_i0_LC_12_16_0, add_79_2_THRU_CRY_0_LC_12_16_1, add_79_2_THRU_CRY_1_LC_12_16_2, add_79_2_THRU_CRY_2_LC_12_16_3, add_79_2_THRU_CRY_3_LC_12_16_4, add_79_2_THRU_CRY_4_LC_12_16_5, add_79_2_THRU_CRY_5_LC_12_16_6, add_79_2_THRU_CRY_6_LC_12_16_7 }
set_location LT_12_16 12 16
ble_pack acadc_skipcnt_i0_i1_LC_12_17_0 { add_79_3_lut, acadc_skipcnt_i0_i1, add_79_3 }
ble_pack acadc_skipcnt_i0_i2_LC_12_17_1 { add_79_4_lut, acadc_skipcnt_i0_i2, add_79_4 }
ble_pack acadc_skipcnt_i0_i3_LC_12_17_2 { add_79_5_lut, acadc_skipcnt_i0_i3, add_79_5 }
ble_pack acadc_skipcnt_i0_i4_LC_12_17_3 { add_79_6_lut, acadc_skipcnt_i0_i4, add_79_6 }
ble_pack acadc_skipcnt_i0_i5_LC_12_17_4 { add_79_7_lut, acadc_skipcnt_i0_i5, add_79_7 }
ble_pack acadc_skipcnt_i0_i6_LC_12_17_5 { add_79_8_lut, acadc_skipcnt_i0_i6, add_79_8 }
ble_pack acadc_skipcnt_i0_i7_LC_12_17_6 { add_79_9_lut, acadc_skipcnt_i0_i7, add_79_9 }
ble_pack acadc_skipcnt_i0_i8_LC_12_17_7 { add_79_10_lut, acadc_skipcnt_i0_i8, add_79_10 }
clb_pack LT_12_17 { acadc_skipcnt_i0_i1_LC_12_17_0, acadc_skipcnt_i0_i2_LC_12_17_1, acadc_skipcnt_i0_i3_LC_12_17_2, acadc_skipcnt_i0_i4_LC_12_17_3, acadc_skipcnt_i0_i5_LC_12_17_4, acadc_skipcnt_i0_i6_LC_12_17_5, acadc_skipcnt_i0_i7_LC_12_17_6, acadc_skipcnt_i0_i8_LC_12_17_7 }
set_location LT_12_17 12 17
ble_pack acadc_skipcnt_i0_i9_LC_12_18_0 { add_79_11_lut, acadc_skipcnt_i0_i9, add_79_11 }
ble_pack acadc_skipcnt_i0_i10_LC_12_18_1 { add_79_12_lut, acadc_skipcnt_i0_i10, add_79_12 }
ble_pack acadc_skipcnt_i0_i11_LC_12_18_2 { add_79_13_lut, acadc_skipcnt_i0_i11, add_79_13 }
ble_pack acadc_skipcnt_i0_i12_LC_12_18_3 { add_79_14_lut, acadc_skipcnt_i0_i12, add_79_14 }
ble_pack acadc_skipcnt_i0_i13_LC_12_18_4 { add_79_15_lut, acadc_skipcnt_i0_i13, add_79_15 }
ble_pack acadc_skipcnt_i0_i14_LC_12_18_5 { add_79_16_lut, acadc_skipcnt_i0_i14, add_79_16 }
ble_pack acadc_skipcnt_i0_i15_LC_12_18_6 { add_79_17_lut, acadc_skipcnt_i0_i15 }
clb_pack LT_12_18 { acadc_skipcnt_i0_i9_LC_12_18_0, acadc_skipcnt_i0_i10_LC_12_18_1, acadc_skipcnt_i0_i11_LC_12_18_2, acadc_skipcnt_i0_i12_LC_12_18_3, acadc_skipcnt_i0_i13_LC_12_18_4, acadc_skipcnt_i0_i14_LC_12_18_5, acadc_skipcnt_i0_i15_LC_12_18_6 }
set_location LT_12_18 12 18
ble_pack SecClk_302_LC_12_19_7 { i1_2_lut_adj_215, SecClk_302 }
clb_pack LT_12_19 { SecClk_302_LC_12_19_7 }
set_location LT_12_19 12 19
ble_pack ADC_VDC.genclk.i10_4_lut_LC_13_3_0 { ADC_VDC.genclk.i10_4_lut }
ble_pack ADC_VDC.genclk.i18779_4_lut_LC_13_3_1 { ADC_VDC.genclk.i18779_4_lut }
ble_pack ADC_VDC.genclk.div_state_i0_LC_13_3_2 { ADC_VDC.genclk.i19161_2_lut_4_lut, ADC_VDC.genclk.div_state_i0 }
ble_pack ADC_VDC.genclk.i19076_4_lut_LC_13_3_3 { ADC_VDC.genclk.i19076_4_lut }
ble_pack ADC_VDC.genclk.i12_4_lut_LC_13_3_4 { ADC_VDC.genclk.i12_4_lut }
clb_pack LT_13_3 { ADC_VDC.genclk.i10_4_lut_LC_13_3_0, ADC_VDC.genclk.i18779_4_lut_LC_13_3_1, ADC_VDC.genclk.div_state_i0_LC_13_3_2, ADC_VDC.genclk.i19076_4_lut_LC_13_3_3, ADC_VDC.genclk.i12_4_lut_LC_13_3_4 }
set_location LT_13_3 13 3
ble_pack ADC_VDC.genclk.i19182_2_lut_4_lut_LC_13_4_0 { ADC_VDC.genclk.i19182_2_lut_4_lut }
ble_pack ADC_VDC.genclk.div_state_i1_LC_13_4_1 { ADC_VDC.genclk.i11997_2_lut, ADC_VDC.genclk.div_state_i1 }
ble_pack ADC_VDC.genclk.i12662_2_lut_2_lut_LC_13_4_2 { ADC_VDC.genclk.i12662_2_lut_2_lut }
ble_pack ADC_VDC.genclk.div_state_1__I_0_1_lut_LC_13_4_4 { ADC_VDC.genclk.div_state_1__I_0_1_lut }
ble_pack ADC_VDC.i16075_4_lut_LC_13_4_5 { ADC_VDC.i16075_4_lut }
ble_pack ADC_VDC.i1_2_lut_adj_39_LC_13_4_6 { ADC_VDC.i1_2_lut_adj_39 }
ble_pack ADC_VDC.i24_4_lut_LC_13_4_7 { ADC_VDC.i24_4_lut }
clb_pack LT_13_4 { ADC_VDC.genclk.i19182_2_lut_4_lut_LC_13_4_0, ADC_VDC.genclk.div_state_i1_LC_13_4_1, ADC_VDC.genclk.i12662_2_lut_2_lut_LC_13_4_2, ADC_VDC.genclk.div_state_1__I_0_1_lut_LC_13_4_4, ADC_VDC.i16075_4_lut_LC_13_4_5, ADC_VDC.i1_2_lut_adj_39_LC_13_4_6, ADC_VDC.i24_4_lut_LC_13_4_7 }
set_location LT_13_4 13 4
ble_pack ADC_VDC.genclk.t0on_i0_LC_13_5_0 { ADC_VDC.genclk.add_32_2_lut, ADC_VDC.genclk.t0on_i0, ADC_VDC.genclk.add_32_2 }
ble_pack ADC_VDC.genclk.t0on_i1_LC_13_5_1 { ADC_VDC.genclk.add_32_3_lut, ADC_VDC.genclk.t0on_i1, ADC_VDC.genclk.add_32_3 }
ble_pack ADC_VDC.genclk.t0on_i2_LC_13_5_2 { ADC_VDC.genclk.add_32_4_lut, ADC_VDC.genclk.t0on_i2, ADC_VDC.genclk.add_32_4 }
ble_pack ADC_VDC.genclk.t0on_i3_LC_13_5_3 { ADC_VDC.genclk.add_32_5_lut, ADC_VDC.genclk.t0on_i3, ADC_VDC.genclk.add_32_5 }
ble_pack ADC_VDC.genclk.t0on_i4_LC_13_5_4 { ADC_VDC.genclk.add_32_6_lut, ADC_VDC.genclk.t0on_i4, ADC_VDC.genclk.add_32_6 }
ble_pack ADC_VDC.genclk.t0on_i5_LC_13_5_5 { ADC_VDC.genclk.add_32_7_lut, ADC_VDC.genclk.t0on_i5, ADC_VDC.genclk.add_32_7 }
ble_pack ADC_VDC.genclk.t0on_i6_LC_13_5_6 { ADC_VDC.genclk.add_32_8_lut, ADC_VDC.genclk.t0on_i6, ADC_VDC.genclk.add_32_8 }
ble_pack ADC_VDC.genclk.t0on_i7_LC_13_5_7 { ADC_VDC.genclk.add_32_9_lut, ADC_VDC.genclk.t0on_i7, ADC_VDC.genclk.add_32_9 }
clb_pack LT_13_5 { ADC_VDC.genclk.t0on_i0_LC_13_5_0, ADC_VDC.genclk.t0on_i1_LC_13_5_1, ADC_VDC.genclk.t0on_i2_LC_13_5_2, ADC_VDC.genclk.t0on_i3_LC_13_5_3, ADC_VDC.genclk.t0on_i4_LC_13_5_4, ADC_VDC.genclk.t0on_i5_LC_13_5_5, ADC_VDC.genclk.t0on_i6_LC_13_5_6, ADC_VDC.genclk.t0on_i7_LC_13_5_7 }
set_location LT_13_5 13 5
ble_pack ADC_VDC.genclk.t0on_i8_LC_13_6_0 { ADC_VDC.genclk.add_32_10_lut, ADC_VDC.genclk.t0on_i8, ADC_VDC.genclk.add_32_10 }
ble_pack ADC_VDC.genclk.t0on_i9_LC_13_6_1 { ADC_VDC.genclk.add_32_11_lut, ADC_VDC.genclk.t0on_i9, ADC_VDC.genclk.add_32_11 }
ble_pack ADC_VDC.genclk.t0on_i10_LC_13_6_2 { ADC_VDC.genclk.add_32_12_lut, ADC_VDC.genclk.t0on_i10, ADC_VDC.genclk.add_32_12 }
ble_pack ADC_VDC.genclk.t0on_i11_LC_13_6_3 { ADC_VDC.genclk.add_32_13_lut, ADC_VDC.genclk.t0on_i11, ADC_VDC.genclk.add_32_13 }
ble_pack ADC_VDC.genclk.t0on_i12_LC_13_6_4 { ADC_VDC.genclk.add_32_14_lut, ADC_VDC.genclk.t0on_i12, ADC_VDC.genclk.add_32_14 }
ble_pack ADC_VDC.genclk.t0on_i13_LC_13_6_5 { ADC_VDC.genclk.add_32_15_lut, ADC_VDC.genclk.t0on_i13, ADC_VDC.genclk.add_32_15 }
ble_pack ADC_VDC.genclk.t0on_i14_LC_13_6_6 { ADC_VDC.genclk.add_32_16_lut, ADC_VDC.genclk.t0on_i14, ADC_VDC.genclk.add_32_16 }
ble_pack ADC_VDC.genclk.t0on_i15_LC_13_6_7 { ADC_VDC.genclk.add_32_17_lut, ADC_VDC.genclk.t0on_i15 }
clb_pack LT_13_6 { ADC_VDC.genclk.t0on_i8_LC_13_6_0, ADC_VDC.genclk.t0on_i9_LC_13_6_1, ADC_VDC.genclk.t0on_i10_LC_13_6_2, ADC_VDC.genclk.t0on_i11_LC_13_6_3, ADC_VDC.genclk.t0on_i12_LC_13_6_4, ADC_VDC.genclk.t0on_i13_LC_13_6_5, ADC_VDC.genclk.t0on_i14_LC_13_6_6, ADC_VDC.genclk.t0on_i15_LC_13_6_7 }
set_location LT_13_6 13 6
ble_pack RTD.bit_cnt_3782__i3_LC_13_7_0 { RTD.i16872_3_lut_4_lut, RTD.bit_cnt_3782__i3 }
ble_pack RTD.bit_cnt_3782__i1_LC_13_7_1 { RTD.i16858_2_lut, RTD.bit_cnt_3782__i1 }
ble_pack RTD.bit_cnt_3782__i2_LC_13_7_2 { RTD.i16865_2_lut_3_lut, RTD.bit_cnt_3782__i2 }
ble_pack RTD.bit_cnt_3782__i0_LC_13_7_3 { RTD.i16856_1_lut, RTD.bit_cnt_3782__i0 }
ble_pack i1_3_lut_adj_245_LC_13_7_4 { i1_3_lut_adj_245 }
ble_pack i12374_2_lut_LC_13_7_5 { i12374_2_lut }
ble_pack i1_3_lut_adj_247_LC_13_7_6 { i1_3_lut_adj_247 }
ble_pack i12381_2_lut_LC_13_7_7 { i12381_2_lut }
clb_pack LT_13_7 { RTD.bit_cnt_3782__i3_LC_13_7_0, RTD.bit_cnt_3782__i1_LC_13_7_1, RTD.bit_cnt_3782__i2_LC_13_7_2, RTD.bit_cnt_3782__i0_LC_13_7_3, i1_3_lut_adj_245_LC_13_7_4, i12374_2_lut_LC_13_7_5, i1_3_lut_adj_247_LC_13_7_6, i12381_2_lut_LC_13_7_7 }
set_location LT_13_7 13 7
ble_pack mux_136_Mux_0_i22_3_lut_LC_13_8_0 { mux_136_Mux_0_i22_3_lut }
ble_pack mux_136_Mux_0_i30_3_lut_LC_13_8_1 { mux_136_Mux_0_i30_3_lut }
ble_pack comm_buf_2__i0_LC_13_8_2 { i11156_3_lut, comm_buf_2__i0 }
ble_pack mux_136_Mux_1_i30_3_lut_LC_13_8_3 { mux_136_Mux_1_i30_3_lut }
ble_pack comm_buf_2__i1_LC_13_8_4 { i11632_3_lut, comm_buf_2__i1 }
ble_pack mux_136_Mux_0_i19_3_lut_LC_13_8_5 { mux_136_Mux_0_i19_3_lut }
ble_pack i1_4_lut_adj_242_LC_13_8_6 { i1_4_lut_adj_242 }
ble_pack i12367_2_lut_LC_13_8_7 { i12367_2_lut }
clb_pack LT_13_8 { mux_136_Mux_0_i22_3_lut_LC_13_8_0, mux_136_Mux_0_i30_3_lut_LC_13_8_1, comm_buf_2__i0_LC_13_8_2, mux_136_Mux_1_i30_3_lut_LC_13_8_3, comm_buf_2__i1_LC_13_8_4, mux_136_Mux_0_i19_3_lut_LC_13_8_5, i1_4_lut_adj_242_LC_13_8_6, i12367_2_lut_LC_13_8_7 }
set_location LT_13_8 13 8
ble_pack i18291_3_lut_LC_13_9_0 { i18291_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_19514_LC_13_9_1 { comm_cmd_1__bdd_4_lut_19514 }
ble_pack n22148_bdd_4_lut_LC_13_9_2 { n22148_bdd_4_lut }
ble_pack i18275_3_lut_LC_13_9_3 { i18275_3_lut }
ble_pack comm_buf_0__i2_LC_13_9_4 { i11688_3_lut, comm_buf_0__i2 }
ble_pack i18735_2_lut_LC_13_9_5 { i18735_2_lut }
ble_pack comm_cmd_6__I_0_i8_2_lut_LC_13_9_6 { comm_cmd_6__I_0_i8_2_lut }
ble_pack i1_2_lut_4_lut_adj_278_LC_13_9_7 { i1_2_lut_4_lut_adj_278 }
clb_pack LT_13_9 { i18291_3_lut_LC_13_9_0, comm_cmd_1__bdd_4_lut_19514_LC_13_9_1, n22148_bdd_4_lut_LC_13_9_2, i18275_3_lut_LC_13_9_3, comm_buf_0__i2_LC_13_9_4, i18735_2_lut_LC_13_9_5, comm_cmd_6__I_0_i8_2_lut_LC_13_9_6, i1_2_lut_4_lut_adj_278_LC_13_9_7 }
set_location LT_13_9 13 9
ble_pack ADC_VAC.ADC_DATA_i1_LC_13_10_0 { ADC_VAC.i12776_3_lut_4_lut, ADC_VAC.ADC_DATA_i1 }
ble_pack i18226_3_lut_LC_13_10_1 { i18226_3_lut }
ble_pack ADC_VAC.ADC_DATA_i13_LC_13_10_2 { ADC_VAC.i12788_3_lut_4_lut, ADC_VAC.ADC_DATA_i13 }
ble_pack ADC_VAC.ADC_DATA_i12_LC_13_10_3 { ADC_VAC.i12787_3_lut_4_lut, ADC_VAC.ADC_DATA_i12 }
ble_pack ADC_VAC.ADC_DATA_i11_LC_13_10_4 { ADC_VAC.i12786_3_lut_4_lut, ADC_VAC.ADC_DATA_i11 }
ble_pack ADC_VAC.cmd_rdadctmp_i26_LC_13_10_5 { i12_4_lut_adj_259, ADC_VAC.cmd_rdadctmp_i26 }
ble_pack i39_3_lut_LC_13_10_6 { i39_3_lut }
ble_pack i41_3_lut_LC_13_10_7 { i41_3_lut }
clb_pack LT_13_10 { ADC_VAC.ADC_DATA_i1_LC_13_10_0, i18226_3_lut_LC_13_10_1, ADC_VAC.ADC_DATA_i13_LC_13_10_2, ADC_VAC.ADC_DATA_i12_LC_13_10_3, ADC_VAC.ADC_DATA_i11_LC_13_10_4, ADC_VAC.cmd_rdadctmp_i26_LC_13_10_5, i39_3_lut_LC_13_10_6, i41_3_lut_LC_13_10_7 }
set_location LT_13_10 13 10
ble_pack mux_135_Mux_4_i19_3_lut_LC_13_11_0 { mux_135_Mux_4_i19_3_lut }
ble_pack i1_2_lut_adj_214_LC_13_11_1 { i1_2_lut_adj_214 }
ble_pack i3798_3_lut_3_lut_4_lut_LC_13_11_2 { i3798_3_lut_3_lut_4_lut }
ble_pack i24_4_lut_LC_13_11_3 { i24_4_lut }
ble_pack ADC_VAC.DTRIG_39_LC_13_11_4 { i1_4_lut_adj_200, ADC_VAC.DTRIG_39 }
ble_pack eis_start_340_LC_13_11_5 { i12699_3_lut, eis_start_340 }
ble_pack i2_4_lut_LC_13_11_6 { i2_4_lut }
ble_pack auxmode_337_LC_13_11_7 { i12696_3_lut, auxmode_337 }
clb_pack LT_13_11 { mux_135_Mux_4_i19_3_lut_LC_13_11_0, i1_2_lut_adj_214_LC_13_11_1, i3798_3_lut_3_lut_4_lut_LC_13_11_2, i24_4_lut_LC_13_11_3, ADC_VAC.DTRIG_39_LC_13_11_4, eis_start_340_LC_13_11_5, i2_4_lut_LC_13_11_6, auxmode_337_LC_13_11_7 }
set_location LT_13_11 13 11
ble_pack i14180_1_lut_2_lut_3_lut_LC_13_12_0 { i14180_1_lut_2_lut_3_lut }
ble_pack ADC_VAC.i1_2_lut_LC_13_12_1 { ADC_VAC.i1_2_lut }
ble_pack i18743_2_lut_3_lut_LC_13_12_2 { i18743_2_lut_3_lut }
ble_pack ADC_IAC.DTRIG_39_LC_13_12_3 { i1_4_lut_adj_202, ADC_IAC.DTRIG_39 }
ble_pack ICE_GPMO_0_I_0_3_lut_LC_13_12_4 { ICE_GPMO_0_I_0_3_lut }
ble_pack i2_4_lut_4_lut_4_lut_LC_13_12_5 { i2_4_lut_4_lut_4_lut }
ble_pack tacadc_rst_338_LC_13_12_6 { i12697_3_lut, tacadc_rst_338 }
ble_pack i18184_3_lut_LC_13_12_7 { i18184_3_lut }
clb_pack LT_13_12 { i14180_1_lut_2_lut_3_lut_LC_13_12_0, ADC_VAC.i1_2_lut_LC_13_12_1, i18743_2_lut_3_lut_LC_13_12_2, ADC_IAC.DTRIG_39_LC_13_12_3, ICE_GPMO_0_I_0_3_lut_LC_13_12_4, i2_4_lut_4_lut_4_lut_LC_13_12_5, tacadc_rst_338_LC_13_12_6, i18184_3_lut_LC_13_12_7 }
set_location LT_13_12 13 12
ble_pack i24_4_lut_adj_201_LC_13_13_0 { i24_4_lut_adj_201 }
ble_pack i19147_3_lut_LC_13_13_1 { i19147_3_lut }
ble_pack i18865_2_lut_LC_13_13_2 { i18865_2_lut }
ble_pack eis_state_i2_LC_13_13_3 { i33_4_lut, eis_state_i2 }
ble_pack i15032_2_lut_LC_13_13_4 { i15032_2_lut }
ble_pack i1_2_lut_3_lut_adj_263_LC_13_13_6 { i1_2_lut_3_lut_adj_263 }
clb_pack LT_13_13 { i24_4_lut_adj_201_LC_13_13_0, i19147_3_lut_LC_13_13_1, i18865_2_lut_LC_13_13_2, eis_state_i2_LC_13_13_3, i15032_2_lut_LC_13_13_4, i1_2_lut_3_lut_adj_263_LC_13_13_6 }
set_location LT_13_13 13 13
ble_pack data_index_i3_LC_13_14_0 { comm_state_3__I_0_365_Mux_3_i15_4_lut_data_index_i3_REP_LUT4_0, data_index_i3 }
ble_pack i6444_3_lut_LC_13_14_1 { i6444_3_lut }
ble_pack comm_state_3__I_0_365_Mux_3_i15_4_lut_LC_13_14_2 { comm_state_3__I_0_365_Mux_3_i15_4_lut }
ble_pack acadc_skipCount_i3_LC_13_14_3 { i12748_3_lut_4_lut, acadc_skipCount_i3 }
ble_pack acadc_skipCount_i8_LC_13_14_4 { i12753_3_lut_4_lut, acadc_skipCount_i8 }
ble_pack i4_4_lut_LC_13_14_5 { i4_4_lut }
ble_pack i10_4_lut_LC_13_14_6 { i10_4_lut }
ble_pack i15_4_lut_adj_179_LC_13_14_7 { i15_4_lut_adj_179 }
clb_pack LT_13_14 { data_index_i3_LC_13_14_0, i6444_3_lut_LC_13_14_1, comm_state_3__I_0_365_Mux_3_i15_4_lut_LC_13_14_2, acadc_skipCount_i3_LC_13_14_3, acadc_skipCount_i8_LC_13_14_4, i4_4_lut_LC_13_14_5, i10_4_lut_LC_13_14_6, i15_4_lut_adj_179_LC_13_14_7 }
set_location LT_13_14 13 14
ble_pack i6434_3_lut_LC_13_15_1 { i6434_3_lut }
ble_pack acadc_skipCount_i6_LC_13_15_2 { i12751_3_lut_4_lut, acadc_skipCount_i6 }
ble_pack acadc_skipCount_i9_LC_13_15_3 { i12754_3_lut_4_lut, acadc_skipCount_i9 }
ble_pack acadc_skipCount_i7_LC_13_15_4 { i12752_3_lut_4_lut, acadc_skipCount_i7 }
ble_pack i6454_3_lut_LC_13_15_5 { i6454_3_lut }
ble_pack i8_4_lut_LC_13_15_6 { i8_4_lut }
ble_pack i14_4_lut_LC_13_15_7 { i14_4_lut }
clb_pack LT_13_15 { i6434_3_lut_LC_13_15_1, acadc_skipCount_i6_LC_13_15_2, acadc_skipCount_i9_LC_13_15_3, acadc_skipCount_i7_LC_13_15_4, i6454_3_lut_LC_13_15_5, i8_4_lut_LC_13_15_6, i14_4_lut_LC_13_15_7 }
set_location LT_13_15 13 15
ble_pack i19175_2_lut_3_lut_LC_13_16_0 { i19175_2_lut_3_lut }
ble_pack buf_dds1_i5_LC_13_16_1 { i13367_4_lut_4_lut, buf_dds1_i5 }
ble_pack buf_dds0_i7_LC_13_16_3 { i12723_3_lut_4_lut, buf_dds0_i7 }
ble_pack i19179_3_lut_4_lut_LC_13_16_5 { i19179_3_lut_4_lut }
ble_pack mux_135_Mux_5_i16_3_lut_LC_13_16_6 { mux_135_Mux_5_i16_3_lut }
clb_pack LT_13_16 { i19175_2_lut_3_lut_LC_13_16_0, buf_dds1_i5_LC_13_16_1, buf_dds0_i7_LC_13_16_3, i19179_3_lut_4_lut_LC_13_16_5, mux_135_Mux_5_i16_3_lut_LC_13_16_6 }
set_location LT_13_16 13 16
ble_pack comm_spi.data_tx_i3_12224_12225_set_LC_13_17_0 { comm_spi.i12222_3_lut, comm_spi.data_tx_i3_12224_12225_set }
ble_pack i19065_2_lut_LC_13_17_3 { i19065_2_lut }
ble_pack i19118_2_lut_LC_13_17_5 { i19118_2_lut }
ble_pack i1_2_lut_adj_237_LC_13_17_6 { i1_2_lut_adj_237 }
clb_pack LT_13_17 { comm_spi.data_tx_i3_12224_12225_set_LC_13_17_0, i19065_2_lut_LC_13_17_3, i19118_2_lut_LC_13_17_5, i1_2_lut_adj_237_LC_13_17_6 }
set_location LT_13_17 13 17
ble_pack i9_4_lut_LC_13_18_3 { i9_4_lut }
ble_pack buf_dds0_i5_LC_13_18_4 { i12721_3_lut_4_lut, buf_dds0_i5 }
ble_pack i18827_2_lut_LC_13_18_7 { i18827_2_lut }
clb_pack LT_13_18 { i9_4_lut_LC_13_18_3, buf_dds0_i5_LC_13_18_4, i18827_2_lut_LC_13_18_7 }
set_location LT_13_18 13 18
ble_pack i11_4_lut_adj_174_LC_13_19_0 { i11_4_lut_adj_174 }
ble_pack i15_4_lut_LC_13_19_1 { i15_4_lut }
ble_pack i7_4_lut_adj_187_LC_13_19_2 { i7_4_lut_adj_187 }
ble_pack i2_2_lut_adj_175_LC_13_19_3 { i2_2_lut_adj_175 }
ble_pack i10_4_lut_adj_173_LC_13_19_4 { i10_4_lut_adj_173 }
ble_pack i12_4_lut_adj_172_LC_13_19_5 { i12_4_lut_adj_172 }
clb_pack LT_13_19 { i11_4_lut_adj_174_LC_13_19_0, i15_4_lut_LC_13_19_1, i7_4_lut_adj_187_LC_13_19_2, i2_2_lut_adj_175_LC_13_19_3, i10_4_lut_adj_173_LC_13_19_4, i12_4_lut_adj_172_LC_13_19_5 }
set_location LT_13_19 13 19
ble_pack i6_4_lut_adj_177_LC_13_20_1 { i6_4_lut_adj_177 }
clb_pack LT_13_20 { i6_4_lut_adj_177_LC_13_20_1 }
set_location LT_13_20 13 20
ble_pack n22112_bdd_4_lut_LC_14_4_0 { n22112_bdd_4_lut }
ble_pack i18242_3_lut_LC_14_4_1 { i18242_3_lut }
ble_pack comm_cmd_0__bdd_4_lut_19509_LC_14_4_3 { comm_cmd_0__bdd_4_lut_19509 }
ble_pack comm_cmd_1__bdd_4_lut_19439_LC_14_4_4 { comm_cmd_1__bdd_4_lut_19439 }
ble_pack n22070_bdd_4_lut_LC_14_4_5 { n22070_bdd_4_lut }
ble_pack i1544855_i1_3_lut_LC_14_4_6 { i1544855_i1_3_lut }
ble_pack comm_buf_0__i6_LC_14_4_7 { i11672_3_lut, comm_buf_0__i6 }
clb_pack LT_14_4 { n22112_bdd_4_lut_LC_14_4_0, i18242_3_lut_LC_14_4_1, comm_cmd_0__bdd_4_lut_19509_LC_14_4_3, comm_cmd_1__bdd_4_lut_19439_LC_14_4_4, n22070_bdd_4_lut_LC_14_4_5, i1544855_i1_3_lut_LC_14_4_6, comm_buf_0__i6_LC_14_4_7 }
set_location LT_14_4 14 4
ble_pack ADC_VDC.genclk.i18784_4_lut_LC_14_5_0 { ADC_VDC.genclk.i18784_4_lut }
ble_pack ADC_VDC.genclk.i18825_4_lut_LC_14_5_1 { ADC_VDC.genclk.i18825_4_lut }
ble_pack ADC_VDC.genclk.i10_4_lut_adj_25_LC_14_5_2 { ADC_VDC.genclk.i10_4_lut_adj_25 }
ble_pack ADC_VDC.genclk.i12_4_lut_adj_24_LC_14_5_3 { ADC_VDC.genclk.i12_4_lut_adj_24 }
ble_pack ADC_VDC.genclk.i11_4_lut_adj_26_LC_14_5_4 { ADC_VDC.genclk.i11_4_lut_adj_26 }
clb_pack LT_14_5 { ADC_VDC.genclk.i18784_4_lut_LC_14_5_0, ADC_VDC.genclk.i18825_4_lut_LC_14_5_1, ADC_VDC.genclk.i10_4_lut_adj_25_LC_14_5_2, ADC_VDC.genclk.i12_4_lut_adj_24_LC_14_5_3, ADC_VDC.genclk.i11_4_lut_adj_26_LC_14_5_4 }
set_location LT_14_5 14 5
ble_pack comm_buf_3__i0_LC_14_6_0 { i11160_3_lut, comm_buf_3__i0 }
ble_pack comm_buf_3__i4_LC_14_6_1 { i11224_3_lut, comm_buf_3__i4 }
ble_pack comm_buf_3__i7_LC_14_6_2 { i11582_3_lut, comm_buf_3__i7 }
ble_pack comm_buf_3__i6_LC_14_6_3 { i11586_3_lut, comm_buf_3__i6 }
ble_pack comm_buf_3__i5_LC_14_6_4 { i11590_3_lut, comm_buf_3__i5 }
ble_pack comm_buf_3__i3_LC_14_6_5 { i11594_3_lut, comm_buf_3__i3 }
ble_pack comm_buf_3__i2_LC_14_6_6 { i11598_3_lut, comm_buf_3__i2 }
ble_pack comm_buf_3__i1_LC_14_6_7 { i11602_3_lut, comm_buf_3__i1 }
clb_pack LT_14_6 { comm_buf_3__i0_LC_14_6_0, comm_buf_3__i4_LC_14_6_1, comm_buf_3__i7_LC_14_6_2, comm_buf_3__i6_LC_14_6_3, comm_buf_3__i5_LC_14_6_4, comm_buf_3__i3_LC_14_6_5, comm_buf_3__i2_LC_14_6_6, comm_buf_3__i1_LC_14_6_7 }
set_location LT_14_6 14 6
ble_pack mux_143_Mux_0_i1_3_lut_LC_14_7_0 { mux_143_Mux_0_i1_3_lut }
ble_pack comm_tx_buf_i0_LC_14_7_1 { n21980_bdd_4_lut, comm_tx_buf_i0 }
ble_pack i18722_2_lut_LC_14_7_2 { i18722_2_lut }
ble_pack mux_143_Mux_0_i2_3_lut_LC_14_7_3 { mux_143_Mux_0_i2_3_lut }
ble_pack mux_143_Mux_0_i4_3_lut_LC_14_7_4 { mux_143_Mux_0_i4_3_lut }
ble_pack comm_index_1__bdd_4_lut_19366_LC_14_7_5 { comm_index_1__bdd_4_lut_19366 }
ble_pack i19011_2_lut_3_lut_LC_14_7_6 { i19011_2_lut_3_lut }
ble_pack i19_4_lut_LC_14_7_7 { i19_4_lut }
clb_pack LT_14_7 { mux_143_Mux_0_i1_3_lut_LC_14_7_0, comm_tx_buf_i0_LC_14_7_1, i18722_2_lut_LC_14_7_2, mux_143_Mux_0_i2_3_lut_LC_14_7_3, mux_143_Mux_0_i4_3_lut_LC_14_7_4, comm_index_1__bdd_4_lut_19366_LC_14_7_5, i19011_2_lut_3_lut_LC_14_7_6, i19_4_lut_LC_14_7_7 }
set_location LT_14_7 14 7
ble_pack comm_buf_4__i0_LC_14_8_0 { i11164_3_lut, comm_buf_4__i0 }
ble_pack comm_buf_4__i7_LC_14_8_1 { i11554_3_lut, comm_buf_4__i7 }
ble_pack comm_buf_4__i6_LC_14_8_2 { i11558_3_lut, comm_buf_4__i6 }
ble_pack comm_buf_4__i5_LC_14_8_3 { i11562_3_lut, comm_buf_4__i5 }
ble_pack comm_buf_4__i4_LC_14_8_4 { i11566_3_lut, comm_buf_4__i4 }
ble_pack comm_buf_4__i3_LC_14_8_5 { i11570_3_lut, comm_buf_4__i3 }
ble_pack comm_buf_4__i2_LC_14_8_6 { i11574_3_lut, comm_buf_4__i2 }
ble_pack comm_buf_4__i1_LC_14_8_7 { i11578_3_lut, comm_buf_4__i1 }
clb_pack LT_14_8 { comm_buf_4__i0_LC_14_8_0, comm_buf_4__i7_LC_14_8_1, comm_buf_4__i6_LC_14_8_2, comm_buf_4__i5_LC_14_8_3, comm_buf_4__i4_LC_14_8_4, comm_buf_4__i3_LC_14_8_5, comm_buf_4__i2_LC_14_8_6, comm_buf_4__i1_LC_14_8_7 }
set_location LT_14_8 14 8
ble_pack mux_143_Mux_3_i1_3_lut_LC_14_9_0 { mux_143_Mux_3_i1_3_lut }
ble_pack comm_tx_buf_i3_LC_14_9_1 { n22154_bdd_4_lut, comm_tx_buf_i3 }
ble_pack i19059_2_lut_LC_14_9_2 { i19059_2_lut }
ble_pack comm_index_1__bdd_4_lut_LC_14_9_3 { comm_index_1__bdd_4_lut }
ble_pack mux_143_Mux_3_i4_3_lut_LC_14_9_4 { mux_143_Mux_3_i4_3_lut }
ble_pack mux_143_Mux_3_i2_3_lut_LC_14_9_5 { mux_143_Mux_3_i2_3_lut }
ble_pack i18879_3_lut_LC_14_9_6 { i18879_3_lut }
ble_pack i40_4_lut_LC_14_9_7 { i40_4_lut }
clb_pack LT_14_9 { mux_143_Mux_3_i1_3_lut_LC_14_9_0, comm_tx_buf_i3_LC_14_9_1, i19059_2_lut_LC_14_9_2, comm_index_1__bdd_4_lut_LC_14_9_3, mux_143_Mux_3_i4_3_lut_LC_14_9_4, mux_143_Mux_3_i2_3_lut_LC_14_9_5, i18879_3_lut_LC_14_9_6, i40_4_lut_LC_14_9_7 }
set_location LT_14_9 14 9
ble_pack mux_135_Mux_6_i26_3_lut_LC_14_10_0 { mux_135_Mux_6_i26_3_lut }
ble_pack i18316_4_lut_LC_14_10_1 { i18316_4_lut }
ble_pack comm_cmd_2__bdd_4_lut_19424_LC_14_10_2 { comm_cmd_2__bdd_4_lut_19424 }
ble_pack n21962_bdd_4_lut_LC_14_10_3 { n21962_bdd_4_lut }
ble_pack comm_buf_1__i6_LC_14_10_4 { i11640_3_lut, comm_buf_1__i6 }
ble_pack mux_135_Mux_6_i19_3_lut_LC_14_10_5 { mux_135_Mux_6_i19_3_lut }
ble_pack i18340_3_lut_LC_14_10_6 { i18340_3_lut }
ble_pack i18315_3_lut_LC_14_10_7 { i18315_3_lut }
clb_pack LT_14_10 { mux_135_Mux_6_i26_3_lut_LC_14_10_0, i18316_4_lut_LC_14_10_1, comm_cmd_2__bdd_4_lut_19424_LC_14_10_2, n21962_bdd_4_lut_LC_14_10_3, comm_buf_1__i6_LC_14_10_4, mux_135_Mux_6_i19_3_lut_LC_14_10_5, i18340_3_lut_LC_14_10_6, i18315_3_lut_LC_14_10_7 }
set_location LT_14_10 14 10
ble_pack comm_buf_1__i3_LC_14_11_0 { i11652_3_lut, comm_buf_1__i3 }
ble_pack i18270_3_lut_LC_14_11_1 { i18270_3_lut }
ble_pack comm_cmd_2__bdd_4_lut_19557_LC_14_11_2 { comm_cmd_2__bdd_4_lut_19557 }
ble_pack n22124_bdd_4_lut_LC_14_11_3 { n22124_bdd_4_lut }
ble_pack mux_135_Mux_3_i26_3_lut_LC_14_11_4 { mux_135_Mux_3_i26_3_lut }
ble_pack i18271_4_lut_LC_14_11_5 { i18271_4_lut }
ble_pack i18265_3_lut_LC_14_11_6 { i18265_3_lut }
ble_pack mux_135_Mux_3_i19_3_lut_LC_14_11_7 { mux_135_Mux_3_i19_3_lut }
clb_pack LT_14_11 { comm_buf_1__i3_LC_14_11_0, i18270_3_lut_LC_14_11_1, comm_cmd_2__bdd_4_lut_19557_LC_14_11_2, n22124_bdd_4_lut_LC_14_11_3, mux_135_Mux_3_i26_3_lut_LC_14_11_4, i18271_4_lut_LC_14_11_5, i18265_3_lut_LC_14_11_6, mux_135_Mux_3_i19_3_lut_LC_14_11_7 }
set_location LT_14_11 14 11
ble_pack comm_cmd_1__bdd_4_lut_19533_LC_14_12_0 { comm_cmd_1__bdd_4_lut_19533 }
ble_pack n22178_bdd_4_lut_LC_14_12_1 { n22178_bdd_4_lut }
ble_pack i1547870_i1_3_lut_LC_14_12_2 { i1547870_i1_3_lut }
ble_pack comm_buf_1__i4_LC_14_12_3 { i11648_3_lut, comm_buf_1__i4 }
ble_pack mux_135_Mux_4_i26_3_lut_LC_14_12_5 { mux_135_Mux_4_i26_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_19400_LC_14_12_6 { comm_cmd_1__bdd_4_lut_19400 }
ble_pack n22010_bdd_4_lut_LC_14_12_7 { n22010_bdd_4_lut }
clb_pack LT_14_12 { comm_cmd_1__bdd_4_lut_19533_LC_14_12_0, n22178_bdd_4_lut_LC_14_12_1, i1547870_i1_3_lut_LC_14_12_2, comm_buf_1__i4_LC_14_12_3, mux_135_Mux_4_i26_3_lut_LC_14_12_5, comm_cmd_1__bdd_4_lut_19400_LC_14_12_6, n22010_bdd_4_lut_LC_14_12_7 }
set_location LT_14_12 14 12
ble_pack i1_4_lut_adj_228_LC_14_13_0 { i1_4_lut_adj_228 }
ble_pack acadc_skipCount_i1_LC_14_13_1 { i12746_3_lut_4_lut, acadc_skipCount_i1 }
ble_pack i6464_3_lut_LC_14_13_3 { i6464_3_lut }
ble_pack data_index_i1_LC_14_13_4 { comm_state_3__I_0_365_Mux_1_i15_4_lut_data_index_i1_REP_LUT4_0, data_index_i1 }
ble_pack acadc_skipCount_i13_LC_14_13_5 { i12758_3_lut_4_lut, acadc_skipCount_i13 }
ble_pack buf_dds1_i1_LC_14_13_6 { i1_4_lut_adj_106, buf_dds1_i1 }
ble_pack i15262_2_lut_3_lut_LC_14_13_7 { i15262_2_lut_3_lut }
clb_pack LT_14_13 { i1_4_lut_adj_228_LC_14_13_0, acadc_skipCount_i1_LC_14_13_1, i6464_3_lut_LC_14_13_3, data_index_i1_LC_14_13_4, acadc_skipCount_i13_LC_14_13_5, buf_dds1_i1_LC_14_13_6, i15262_2_lut_3_lut_LC_14_13_7 }
set_location LT_14_13 14 13
ble_pack buf_control_i4_LC_14_14_0 { i12714_3_lut_4_lut, buf_control_i4 }
ble_pack i18339_3_lut_LC_14_14_1 { i18339_3_lut }
ble_pack i15_4_lut_adj_239_LC_14_14_2 { i15_4_lut_adj_239 }
ble_pack buf_control_i6_LC_14_14_3 { i12716_3_lut_4_lut, buf_control_i6 }
ble_pack mux_134_Mux_4_i23_3_lut_LC_14_14_4 { mux_134_Mux_4_i23_3_lut }
ble_pack buf_dds0_i11_LC_14_14_6 { i12727_3_lut_4_lut, buf_dds0_i11 }
ble_pack equal_67_i14_2_lut_LC_14_14_7 { equal_67_i14_2_lut }
clb_pack LT_14_14 { buf_control_i4_LC_14_14_0, i18339_3_lut_LC_14_14_1, i15_4_lut_adj_239_LC_14_14_2, buf_control_i6_LC_14_14_3, mux_134_Mux_4_i23_3_lut_LC_14_14_4, buf_dds0_i11_LC_14_14_6, equal_67_i14_2_lut_LC_14_14_7 }
set_location LT_14_14 14 14
ble_pack i2_4_lut_adj_170_LC_14_15_0 { i2_4_lut_adj_170 }
ble_pack data_index_i4_LC_14_15_1 { comm_state_3__I_0_365_Mux_4_i15_4_lut_data_index_i4_REP_LUT4_0, data_index_i4 }
ble_pack comm_state_3__I_0_365_Mux_4_i15_4_lut_LC_14_15_2 { comm_state_3__I_0_365_Mux_4_i15_4_lut }
ble_pack comm_state_3__I_0_365_Mux_2_i15_4_lut_LC_14_15_3 { comm_state_3__I_0_365_Mux_2_i15_4_lut }
ble_pack req_data_cnt_i10_LC_14_15_4 { i12770_3_lut, req_data_cnt_i10 }
ble_pack acadc_skipCount_i15_LC_14_15_5 { i12760_3_lut_4_lut, acadc_skipCount_i15 }
ble_pack req_data_cnt_i11_LC_14_15_6 { i12771_3_lut, req_data_cnt_i11 }
ble_pack i6_4_lut_LC_14_15_7 { i6_4_lut }
clb_pack LT_14_15 { i2_4_lut_adj_170_LC_14_15_0, data_index_i4_LC_14_15_1, comm_state_3__I_0_365_Mux_4_i15_4_lut_LC_14_15_2, comm_state_3__I_0_365_Mux_2_i15_4_lut_LC_14_15_3, req_data_cnt_i10_LC_14_15_4, acadc_skipCount_i15_LC_14_15_5, req_data_cnt_i11_LC_14_15_6, i6_4_lut_LC_14_15_7 }
set_location LT_14_15 14 15
ble_pack i15172_2_lut_LC_14_16_0 { i15172_2_lut }
ble_pack equal_193_i9_2_lut_3_lut_LC_14_16_2 { equal_193_i9_2_lut_3_lut }
ble_pack req_data_cnt_i14_LC_14_16_3 { i12774_3_lut, req_data_cnt_i14 }
ble_pack i18828_2_lut_LC_14_16_4 { i18828_2_lut }
ble_pack req_data_cnt_i12_LC_14_16_5 { i12772_3_lut, req_data_cnt_i12 }
ble_pack buf_control_i1_LC_14_16_6 { i12711_3_lut_4_lut, buf_control_i1 }
ble_pack i17_3_lut_3_lut_LC_14_16_7 { i17_3_lut_3_lut }
clb_pack LT_14_16 { i15172_2_lut_LC_14_16_0, equal_193_i9_2_lut_3_lut_LC_14_16_2, req_data_cnt_i14_LC_14_16_3, i18828_2_lut_LC_14_16_4, req_data_cnt_i12_LC_14_16_5, buf_control_i1_LC_14_16_6, i17_3_lut_3_lut_LC_14_16_7 }
set_location LT_14_16 14 16
ble_pack dds0_mclkcnt_i7_3783__i0_LC_14_17_0 { dds0_mclkcnt_i7_3783_add_4_2_lut, dds0_mclkcnt_i7_3783__i0, dds0_mclkcnt_i7_3783_add_4_2 }
ble_pack dds0_mclkcnt_i7_3783__i1_LC_14_17_1 { dds0_mclkcnt_i7_3783_add_4_3_lut, dds0_mclkcnt_i7_3783__i1, dds0_mclkcnt_i7_3783_add_4_3 }
ble_pack dds0_mclkcnt_i7_3783__i2_LC_14_17_2 { dds0_mclkcnt_i7_3783_add_4_4_lut, dds0_mclkcnt_i7_3783__i2, dds0_mclkcnt_i7_3783_add_4_4 }
ble_pack dds0_mclkcnt_i7_3783__i3_LC_14_17_3 { dds0_mclkcnt_i7_3783_add_4_5_lut, dds0_mclkcnt_i7_3783__i3, dds0_mclkcnt_i7_3783_add_4_5 }
ble_pack dds0_mclkcnt_i7_3783__i4_LC_14_17_4 { dds0_mclkcnt_i7_3783_add_4_6_lut, dds0_mclkcnt_i7_3783__i4, dds0_mclkcnt_i7_3783_add_4_6 }
ble_pack dds0_mclkcnt_i7_3783__i5_LC_14_17_5 { dds0_mclkcnt_i7_3783_add_4_7_lut, dds0_mclkcnt_i7_3783__i5, dds0_mclkcnt_i7_3783_add_4_7 }
ble_pack dds0_mclkcnt_i7_3783__i6_LC_14_17_6 { dds0_mclkcnt_i7_3783_add_4_8_lut, dds0_mclkcnt_i7_3783__i6, dds0_mclkcnt_i7_3783_add_4_8 }
ble_pack dds0_mclkcnt_i7_3783__i7_LC_14_17_7 { dds0_mclkcnt_i7_3783_add_4_9_lut, dds0_mclkcnt_i7_3783__i7 }
clb_pack LT_14_17 { dds0_mclkcnt_i7_3783__i0_LC_14_17_0, dds0_mclkcnt_i7_3783__i1_LC_14_17_1, dds0_mclkcnt_i7_3783__i2_LC_14_17_2, dds0_mclkcnt_i7_3783__i3_LC_14_17_3, dds0_mclkcnt_i7_3783__i4_LC_14_17_4, dds0_mclkcnt_i7_3783__i5_LC_14_17_5, dds0_mclkcnt_i7_3783__i6_LC_14_17_6, dds0_mclkcnt_i7_3783__i7_LC_14_17_7 }
set_location LT_14_17 14 17
ble_pack secclk_cnt_3776_3777__i1_LC_14_18_0 { secclk_cnt_3776_3777_add_4_2_lut, secclk_cnt_3776_3777__i1, secclk_cnt_3776_3777_add_4_2 }
ble_pack secclk_cnt_3776_3777__i2_LC_14_18_1 { secclk_cnt_3776_3777_add_4_3_lut, secclk_cnt_3776_3777__i2, secclk_cnt_3776_3777_add_4_3 }
ble_pack secclk_cnt_3776_3777__i3_LC_14_18_2 { secclk_cnt_3776_3777_add_4_4_lut, secclk_cnt_3776_3777__i3, secclk_cnt_3776_3777_add_4_4 }
ble_pack secclk_cnt_3776_3777__i4_LC_14_18_3 { secclk_cnt_3776_3777_add_4_5_lut, secclk_cnt_3776_3777__i4, secclk_cnt_3776_3777_add_4_5 }
ble_pack secclk_cnt_3776_3777__i5_LC_14_18_4 { secclk_cnt_3776_3777_add_4_6_lut, secclk_cnt_3776_3777__i5, secclk_cnt_3776_3777_add_4_6 }
ble_pack secclk_cnt_3776_3777__i6_LC_14_18_5 { secclk_cnt_3776_3777_add_4_7_lut, secclk_cnt_3776_3777__i6, secclk_cnt_3776_3777_add_4_7 }
ble_pack secclk_cnt_3776_3777__i7_LC_14_18_6 { secclk_cnt_3776_3777_add_4_8_lut, secclk_cnt_3776_3777__i7, secclk_cnt_3776_3777_add_4_8 }
ble_pack secclk_cnt_3776_3777__i8_LC_14_18_7 { secclk_cnt_3776_3777_add_4_9_lut, secclk_cnt_3776_3777__i8, secclk_cnt_3776_3777_add_4_9 }
clb_pack LT_14_18 { secclk_cnt_3776_3777__i1_LC_14_18_0, secclk_cnt_3776_3777__i2_LC_14_18_1, secclk_cnt_3776_3777__i3_LC_14_18_2, secclk_cnt_3776_3777__i4_LC_14_18_3, secclk_cnt_3776_3777__i5_LC_14_18_4, secclk_cnt_3776_3777__i6_LC_14_18_5, secclk_cnt_3776_3777__i7_LC_14_18_6, secclk_cnt_3776_3777__i8_LC_14_18_7 }
set_location LT_14_18 14 18
ble_pack secclk_cnt_3776_3777__i9_LC_14_19_0 { secclk_cnt_3776_3777_add_4_10_lut, secclk_cnt_3776_3777__i9, secclk_cnt_3776_3777_add_4_10 }
ble_pack secclk_cnt_3776_3777__i10_LC_14_19_1 { secclk_cnt_3776_3777_add_4_11_lut, secclk_cnt_3776_3777__i10, secclk_cnt_3776_3777_add_4_11 }
ble_pack secclk_cnt_3776_3777__i11_LC_14_19_2 { secclk_cnt_3776_3777_add_4_12_lut, secclk_cnt_3776_3777__i11, secclk_cnt_3776_3777_add_4_12 }
ble_pack secclk_cnt_3776_3777__i12_LC_14_19_3 { secclk_cnt_3776_3777_add_4_13_lut, secclk_cnt_3776_3777__i12, secclk_cnt_3776_3777_add_4_13 }
ble_pack secclk_cnt_3776_3777__i13_LC_14_19_4 { secclk_cnt_3776_3777_add_4_14_lut, secclk_cnt_3776_3777__i13, secclk_cnt_3776_3777_add_4_14 }
ble_pack secclk_cnt_3776_3777__i14_LC_14_19_5 { secclk_cnt_3776_3777_add_4_15_lut, secclk_cnt_3776_3777__i14, secclk_cnt_3776_3777_add_4_15 }
ble_pack secclk_cnt_3776_3777__i15_LC_14_19_6 { secclk_cnt_3776_3777_add_4_16_lut, secclk_cnt_3776_3777__i15, secclk_cnt_3776_3777_add_4_16 }
ble_pack secclk_cnt_3776_3777__i16_LC_14_19_7 { secclk_cnt_3776_3777_add_4_17_lut, secclk_cnt_3776_3777__i16, secclk_cnt_3776_3777_add_4_17 }
clb_pack LT_14_19 { secclk_cnt_3776_3777__i9_LC_14_19_0, secclk_cnt_3776_3777__i10_LC_14_19_1, secclk_cnt_3776_3777__i11_LC_14_19_2, secclk_cnt_3776_3777__i12_LC_14_19_3, secclk_cnt_3776_3777__i13_LC_14_19_4, secclk_cnt_3776_3777__i14_LC_14_19_5, secclk_cnt_3776_3777__i15_LC_14_19_6, secclk_cnt_3776_3777__i16_LC_14_19_7 }
set_location LT_14_19 14 19
ble_pack secclk_cnt_3776_3777__i17_LC_14_20_0 { secclk_cnt_3776_3777_add_4_18_lut, secclk_cnt_3776_3777__i17, secclk_cnt_3776_3777_add_4_18 }
ble_pack secclk_cnt_3776_3777__i18_LC_14_20_1 { secclk_cnt_3776_3777_add_4_19_lut, secclk_cnt_3776_3777__i18, secclk_cnt_3776_3777_add_4_19 }
ble_pack secclk_cnt_3776_3777__i19_LC_14_20_2 { secclk_cnt_3776_3777_add_4_20_lut, secclk_cnt_3776_3777__i19, secclk_cnt_3776_3777_add_4_20 }
ble_pack secclk_cnt_3776_3777__i20_LC_14_20_3 { secclk_cnt_3776_3777_add_4_21_lut, secclk_cnt_3776_3777__i20, secclk_cnt_3776_3777_add_4_21 }
ble_pack secclk_cnt_3776_3777__i21_LC_14_20_4 { secclk_cnt_3776_3777_add_4_22_lut, secclk_cnt_3776_3777__i21, secclk_cnt_3776_3777_add_4_22 }
ble_pack secclk_cnt_3776_3777__i22_LC_14_20_5 { secclk_cnt_3776_3777_add_4_23_lut, secclk_cnt_3776_3777__i22, secclk_cnt_3776_3777_add_4_23 }
ble_pack secclk_cnt_3776_3777__i23_LC_14_20_6 { secclk_cnt_3776_3777_add_4_24_lut, secclk_cnt_3776_3777__i23 }
clb_pack LT_14_20 { secclk_cnt_3776_3777__i17_LC_14_20_0, secclk_cnt_3776_3777__i18_LC_14_20_1, secclk_cnt_3776_3777__i19_LC_14_20_2, secclk_cnt_3776_3777__i20_LC_14_20_3, secclk_cnt_3776_3777__i21_LC_14_20_4, secclk_cnt_3776_3777__i22_LC_14_20_5, secclk_cnt_3776_3777__i23_LC_14_20_6 }
set_location LT_14_20 14 20
ble_pack comm_spi.data_rx_i3_LC_15_4_0 { comm_spi.i1_2_lut_3_lut, comm_spi.data_rx_i3 }
ble_pack comm_spi.data_rx_i4_LC_15_4_1 { comm_spi.i1_2_lut_3_lut_adj_44, comm_spi.data_rx_i4 }
ble_pack comm_spi.data_rx_i5_LC_15_4_2 { comm_spi.i1_2_lut_3_lut_adj_42, comm_spi.data_rx_i5 }
ble_pack comm_spi.data_rx_i6_LC_15_4_3 { comm_spi.i1_2_lut_3_lut_adj_41, comm_spi.data_rx_i6 }
ble_pack comm_spi.data_rx_i7_LC_15_4_4 { comm_spi.i1_2_lut_3_lut_adj_40, comm_spi.data_rx_i7 }
ble_pack comm_spi.data_rx_i2_LC_15_4_5 { comm_spi.i1_2_lut_3_lut_adj_43, comm_spi.data_rx_i2 }
ble_pack comm_spi.data_rx_i1_LC_15_4_6 { comm_spi.i1_2_lut_3_lut_adj_45, comm_spi.data_rx_i1 }
clb_pack LT_15_4 { comm_spi.data_rx_i3_LC_15_4_0, comm_spi.data_rx_i4_LC_15_4_1, comm_spi.data_rx_i5_LC_15_4_2, comm_spi.data_rx_i6_LC_15_4_3, comm_spi.data_rx_i7_LC_15_4_4, comm_spi.data_rx_i2_LC_15_4_5, comm_spi.data_rx_i1_LC_15_4_6 }
set_location LT_15_4 15 4
ble_pack ADC_VDC.genclk.t_clk_24_LC_15_5_1 { ADC_VDC.genclk.div_state_1__I_0_1_lut_ADC_VDC.genclk.t_clk_24_REP_LUT4_0, ADC_VDC.genclk.t_clk_24 }
ble_pack comm_spi.i2_3_lut_LC_15_5_3 { comm_spi.i2_3_lut }
ble_pack i12402_3_lut_LC_15_5_4 { i12402_3_lut }
ble_pack i18892_3_lut_LC_15_5_5 { i18892_3_lut }
ble_pack i18269_4_lut_LC_15_5_6 { i18269_4_lut }
ble_pack i12353_2_lut_LC_15_5_7 { i12353_2_lut }
clb_pack LT_15_5 { ADC_VDC.genclk.t_clk_24_LC_15_5_1, comm_spi.i2_3_lut_LC_15_5_3, i12402_3_lut_LC_15_5_4, i18892_3_lut_LC_15_5_5, i18269_4_lut_LC_15_5_6, i12353_2_lut_LC_15_5_7 }
set_location LT_15_5 15 5
ble_pack n22028_bdd_4_lut_LC_15_6_0 { n22028_bdd_4_lut }
ble_pack comm_cmd_1__bdd_4_lut_19429_LC_15_6_2 { comm_cmd_1__bdd_4_lut_19429 }
ble_pack comm_cmd_0__bdd_4_lut_19459_LC_15_6_3 { comm_cmd_0__bdd_4_lut_19459 }
ble_pack n22088_bdd_4_lut_LC_15_6_4 { n22088_bdd_4_lut }
ble_pack i18230_3_lut_LC_15_6_5 { i18230_3_lut }
ble_pack i1543649_i1_3_lut_LC_15_6_6 { i1543649_i1_3_lut }
ble_pack comm_buf_0__i4_LC_15_6_7 { i11680_3_lut, comm_buf_0__i4 }
clb_pack LT_15_6 { n22028_bdd_4_lut_LC_15_6_0, comm_cmd_1__bdd_4_lut_19429_LC_15_6_2, comm_cmd_0__bdd_4_lut_19459_LC_15_6_3, n22088_bdd_4_lut_LC_15_6_4, i18230_3_lut_LC_15_6_5, i1543649_i1_3_lut_LC_15_6_6, comm_buf_0__i4_LC_15_6_7 }
set_location LT_15_6 15 6
ble_pack i1_2_lut_3_lut_4_lut_LC_15_7_0 { i1_2_lut_3_lut_4_lut }
ble_pack i1_2_lut_3_lut_4_lut_adj_68_LC_15_7_1 { i1_2_lut_3_lut_4_lut_adj_68 }
ble_pack i1_2_lut_adj_248_LC_15_7_2 { i1_2_lut_adj_248 }
ble_pack i1_4_lut_adj_231_LC_15_7_3 { i1_4_lut_adj_231 }
ble_pack comm_spi.data_valid_85_LC_15_7_4 { comm_spi.i1_2_lut, comm_spi.data_valid_85 }
ble_pack i22_4_lut_4_lut_LC_15_7_5 { i22_4_lut_4_lut }
ble_pack i2_4_lut_4_lut_LC_15_7_7 { i2_4_lut_4_lut }
clb_pack LT_15_7 { i1_2_lut_3_lut_4_lut_LC_15_7_0, i1_2_lut_3_lut_4_lut_adj_68_LC_15_7_1, i1_2_lut_adj_248_LC_15_7_2, i1_4_lut_adj_231_LC_15_7_3, comm_spi.data_valid_85_LC_15_7_4, i22_4_lut_4_lut_LC_15_7_5, i2_4_lut_4_lut_LC_15_7_7 }
set_location LT_15_7 15 7
ble_pack n22082_bdd_4_lut_LC_15_8_0 { n22082_bdd_4_lut }
ble_pack comm_cmd_0__bdd_4_lut_19449_LC_15_8_1 { comm_cmd_0__bdd_4_lut_19449 }
ble_pack mux_134_Mux_3_i26_3_lut_LC_15_8_2 { mux_134_Mux_3_i26_3_lut }
ble_pack i18223_4_lut_LC_15_8_3 { i18223_4_lut }
ble_pack comm_cmd_2__bdd_4_lut_19464_LC_15_8_4 { comm_cmd_2__bdd_4_lut_19464 }
ble_pack n22094_bdd_4_lut_LC_15_8_5 { n22094_bdd_4_lut }
ble_pack comm_buf_0__i3_LC_15_8_6 { i11684_3_lut, comm_buf_0__i3 }
clb_pack LT_15_8 { n22082_bdd_4_lut_LC_15_8_0, comm_cmd_0__bdd_4_lut_19449_LC_15_8_1, mux_134_Mux_3_i26_3_lut_LC_15_8_2, i18223_4_lut_LC_15_8_3, comm_cmd_2__bdd_4_lut_19464_LC_15_8_4, n22094_bdd_4_lut_LC_15_8_5, comm_buf_0__i3_LC_15_8_6 }
set_location LT_15_8 15 8
ble_pack i6988_2_lut_LC_15_9_1 { i6988_2_lut }
ble_pack i1_4_lut_adj_217_LC_15_9_2 { i1_4_lut_adj_217 }
ble_pack flagcntwd_313_LC_15_9_3 { i15091_2_lut_flagcntwd_313_REP_LUT4_0, flagcntwd_313 }
ble_pack i1_2_lut_3_lut_adj_301_LC_15_9_5 { i1_2_lut_3_lut_adj_301 }
ble_pack i1_2_lut_3_lut_adj_86_LC_15_9_6 { i1_2_lut_3_lut_adj_86 }
ble_pack i1_4_lut_adj_236_LC_15_9_7 { i1_4_lut_adj_236 }
clb_pack LT_15_9 { i6988_2_lut_LC_15_9_1, i1_4_lut_adj_217_LC_15_9_2, flagcntwd_313_LC_15_9_3, i1_2_lut_3_lut_adj_301_LC_15_9_5, i1_2_lut_3_lut_adj_86_LC_15_9_6, i1_4_lut_adj_236_LC_15_9_7 }
set_location LT_15_9 15 9
ble_pack i2_3_lut_adj_254_LC_15_10_0 { i2_3_lut_adj_254 }
ble_pack buf_device_acadc_i4_LC_15_10_1 { i12734_3_lut_4_lut, buf_device_acadc_i4 }
ble_pack i12241_2_lut_LC_15_10_2 { i12241_2_lut }
ble_pack i12360_2_lut_LC_15_10_3 { i12360_2_lut }
ble_pack i18728_2_lut_LC_15_10_4 { i18728_2_lut }
ble_pack i18739_2_lut_LC_15_10_5 { i18739_2_lut }
ble_pack buf_device_acadc_i5_LC_15_10_6 { i12735_3_lut_4_lut, buf_device_acadc_i5 }
ble_pack i18816_2_lut_LC_15_10_7 { i18816_2_lut }
clb_pack LT_15_10 { i2_3_lut_adj_254_LC_15_10_0, buf_device_acadc_i4_LC_15_10_1, i12241_2_lut_LC_15_10_2, i12360_2_lut_LC_15_10_3, i18728_2_lut_LC_15_10_4, i18739_2_lut_LC_15_10_5, buf_device_acadc_i5_LC_15_10_6, i18816_2_lut_LC_15_10_7 }
set_location LT_15_10 15 10
ble_pack n21998_bdd_4_lut_LC_15_11_0 { n21998_bdd_4_lut }
ble_pack comm_cmd_1__bdd_4_lut_19385_LC_15_11_1 { comm_cmd_1__bdd_4_lut_19385 }
ble_pack mux_135_Mux_0_i26_3_lut_LC_15_11_2 { mux_135_Mux_0_i26_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_19380_LC_15_11_3 { comm_cmd_1__bdd_4_lut_19380 }
ble_pack n22004_bdd_4_lut_LC_15_11_4 { n22004_bdd_4_lut }
ble_pack i1548473_i1_3_lut_LC_15_11_5 { i1548473_i1_3_lut }
ble_pack comm_buf_1__i0_LC_15_11_6 { i11152_3_lut, comm_buf_1__i0 }
clb_pack LT_15_11 { n21998_bdd_4_lut_LC_15_11_0, comm_cmd_1__bdd_4_lut_19385_LC_15_11_1, mux_135_Mux_0_i26_3_lut_LC_15_11_2, comm_cmd_1__bdd_4_lut_19380_LC_15_11_3, n22004_bdd_4_lut_LC_15_11_4, i1548473_i1_3_lut_LC_15_11_5, comm_buf_1__i0_LC_15_11_6 }
set_location LT_15_11 15 11
ble_pack n21992_bdd_4_lut_LC_15_12_0 { n21992_bdd_4_lut }
ble_pack comm_cmd_0__bdd_4_lut_19390_LC_15_12_1 { comm_cmd_0__bdd_4_lut_19390 }
ble_pack i18303_3_lut_LC_15_12_2 { i18303_3_lut }
ble_pack i18305_4_lut_LC_15_12_3 { i18305_4_lut }
ble_pack comm_cmd_2__bdd_4_lut_19567_LC_15_12_4 { comm_cmd_2__bdd_4_lut_19567 }
ble_pack n22220_bdd_4_lut_LC_15_12_5 { n22220_bdd_4_lut }
ble_pack comm_buf_0__i0_LC_15_12_6 { i11148_3_lut, comm_buf_0__i0 }
ble_pack i19053_4_lut_4_lut_LC_15_12_7 { i19053_4_lut_4_lut }
clb_pack LT_15_12 { n21992_bdd_4_lut_LC_15_12_0, comm_cmd_0__bdd_4_lut_19390_LC_15_12_1, i18303_3_lut_LC_15_12_2, i18305_4_lut_LC_15_12_3, comm_cmd_2__bdd_4_lut_19567_LC_15_12_4, n22220_bdd_4_lut_LC_15_12_5, comm_buf_0__i0_LC_15_12_6, i19053_4_lut_4_lut_LC_15_12_7 }
set_location LT_15_12 15 12
ble_pack data_cntvec_i0_i0_LC_15_13_0 { add_74_2_lut, data_cntvec_i0_i0, add_74_2 }
ble_pack data_cntvec_i0_i1_LC_15_13_1 { add_74_3_lut, data_cntvec_i0_i1, add_74_3 }
ble_pack data_cntvec_i0_i2_LC_15_13_2 { add_74_4_lut, data_cntvec_i0_i2, add_74_4 }
ble_pack data_cntvec_i0_i3_LC_15_13_3 { add_74_5_lut, data_cntvec_i0_i3, add_74_5 }
ble_pack data_cntvec_i0_i4_LC_15_13_4 { add_74_6_lut, data_cntvec_i0_i4, add_74_6 }
ble_pack data_cntvec_i0_i5_LC_15_13_5 { add_74_7_lut, data_cntvec_i0_i5, add_74_7 }
ble_pack data_cntvec_i0_i6_LC_15_13_6 { add_74_8_lut, data_cntvec_i0_i6, add_74_8 }
ble_pack data_cntvec_i0_i7_LC_15_13_7 { add_74_9_lut, data_cntvec_i0_i7, add_74_9 }
clb_pack LT_15_13 { data_cntvec_i0_i0_LC_15_13_0, data_cntvec_i0_i1_LC_15_13_1, data_cntvec_i0_i2_LC_15_13_2, data_cntvec_i0_i3_LC_15_13_3, data_cntvec_i0_i4_LC_15_13_4, data_cntvec_i0_i5_LC_15_13_5, data_cntvec_i0_i6_LC_15_13_6, data_cntvec_i0_i7_LC_15_13_7 }
set_location LT_15_13 15 13
ble_pack data_cntvec_i0_i8_LC_15_14_0 { add_74_10_lut, data_cntvec_i0_i8, add_74_10 }
ble_pack data_cntvec_i0_i9_LC_15_14_1 { add_74_11_lut, data_cntvec_i0_i9, add_74_11 }
ble_pack data_cntvec_i0_i10_LC_15_14_2 { add_74_12_lut, data_cntvec_i0_i10, add_74_12 }
ble_pack data_cntvec_i0_i11_LC_15_14_3 { add_74_13_lut, data_cntvec_i0_i11, add_74_13 }
ble_pack data_cntvec_i0_i12_LC_15_14_4 { add_74_14_lut, data_cntvec_i0_i12, add_74_14 }
ble_pack data_cntvec_i0_i13_LC_15_14_5 { add_74_15_lut, data_cntvec_i0_i13, add_74_15 }
ble_pack data_cntvec_i0_i14_LC_15_14_6 { add_74_16_lut, data_cntvec_i0_i14, add_74_16 }
ble_pack data_cntvec_i0_i15_LC_15_14_7 { add_74_17_lut, data_cntvec_i0_i15 }
clb_pack LT_15_14 { data_cntvec_i0_i8_LC_15_14_0, data_cntvec_i0_i9_LC_15_14_1, data_cntvec_i0_i10_LC_15_14_2, data_cntvec_i0_i11_LC_15_14_3, data_cntvec_i0_i12_LC_15_14_4, data_cntvec_i0_i13_LC_15_14_5, data_cntvec_i0_i14_LC_15_14_6, data_cntvec_i0_i15_LC_15_14_7 }
set_location LT_15_14 15 14
ble_pack i7_4_lut_adj_182_LC_15_15_0 { i7_4_lut_adj_182 }
ble_pack i6414_3_lut_LC_15_15_1 { i6414_3_lut }
ble_pack comm_state_3__I_0_365_Mux_6_i15_4_lut_LC_15_15_2 { comm_state_3__I_0_365_Mux_6_i15_4_lut }
ble_pack comm_state_3__I_0_365_Mux_1_i15_4_lut_LC_15_15_3 { comm_state_3__I_0_365_Mux_1_i15_4_lut }
ble_pack acadc_skipCount_i2_LC_15_15_4 { i12747_3_lut_4_lut, acadc_skipCount_i2 }
ble_pack i5_4_lut_adj_184_LC_15_15_5 { i5_4_lut_adj_184 }
ble_pack data_index_i6_LC_15_15_6 { comm_state_3__I_0_365_Mux_6_i15_4_lut_data_index_i6_REP_LUT4_0, data_index_i6 }
ble_pack comm_spi.RESET_I_0_96_2_lut_LC_15_15_7 { comm_spi.RESET_I_0_96_2_lut }
clb_pack LT_15_15 { i7_4_lut_adj_182_LC_15_15_0, i6414_3_lut_LC_15_15_1, comm_state_3__I_0_365_Mux_6_i15_4_lut_LC_15_15_2, comm_state_3__I_0_365_Mux_1_i15_4_lut_LC_15_15_3, acadc_skipCount_i2_LC_15_15_4, i5_4_lut_adj_184_LC_15_15_5, data_index_i6_LC_15_15_6, comm_spi.RESET_I_0_96_2_lut_LC_15_15_7 }
set_location LT_15_15 15 15
ble_pack clk_cnt_3772_3773__i1_LC_15_16_0 { clk_cnt_3772_3773_add_4_2_lut, clk_cnt_3772_3773__i1, clk_cnt_3772_3773_add_4_2 }
ble_pack clk_cnt_3772_3773__i2_LC_15_16_1 { clk_cnt_3772_3773_add_4_3_lut, clk_cnt_3772_3773__i2, clk_cnt_3772_3773_add_4_3 }
ble_pack clk_cnt_3772_3773__i3_LC_15_16_2 { clk_cnt_3772_3773_add_4_4_lut, clk_cnt_3772_3773__i3, clk_cnt_3772_3773_add_4_4 }
ble_pack clk_cnt_3772_3773__i4_LC_15_16_3 { clk_cnt_3772_3773_add_4_5_lut, clk_cnt_3772_3773__i4, clk_cnt_3772_3773_add_4_5 }
ble_pack clk_cnt_3772_3773__i5_LC_15_16_4 { clk_cnt_3772_3773_add_4_6_lut, clk_cnt_3772_3773__i5 }
clb_pack LT_15_16 { clk_cnt_3772_3773__i1_LC_15_16_0, clk_cnt_3772_3773__i2_LC_15_16_1, clk_cnt_3772_3773__i3_LC_15_16_2, clk_cnt_3772_3773__i4_LC_15_16_3, clk_cnt_3772_3773__i5_LC_15_16_4 }
set_location LT_15_16 15 16
ble_pack i1_2_lut_adj_232_LC_15_17_0 { i1_2_lut_adj_232 }
ble_pack i4_4_lut_adj_234_LC_15_17_1 { i4_4_lut_adj_234 }
ble_pack mux_134_Mux_3_i23_3_lut_LC_15_17_4 { mux_134_Mux_3_i23_3_lut }
ble_pack i5_4_lut_LC_15_17_5 { i5_4_lut }
ble_pack i6_4_lut_adj_165_LC_15_17_6 { i6_4_lut_adj_165 }
ble_pack dds0_mclk_304_LC_15_17_7 { i1_3_lut, dds0_mclk_304 }
clb_pack LT_15_17 { i1_2_lut_adj_232_LC_15_17_0, i4_4_lut_adj_234_LC_15_17_1, mux_134_Mux_3_i23_3_lut_LC_15_17_4, i5_4_lut_LC_15_17_5, i6_4_lut_adj_165_LC_15_17_6, dds0_mclk_304_LC_15_17_7 }
set_location LT_15_17 15 17
ble_pack SIG_DDS.bit_cnt_i3_LC_15_18_0 { SIG_DDS.i3855_3_lut_4_lut, SIG_DDS.bit_cnt_i3 }
ble_pack SIG_DDS.bit_cnt_i1_LC_15_18_1 { SIG_DDS.i3841_2_lut, SIG_DDS.bit_cnt_i1 }
ble_pack SIG_DDS.bit_cnt_i2_LC_15_18_2 { SIG_DDS.i3848_2_lut_3_lut, SIG_DDS.bit_cnt_i2 }
clb_pack LT_15_18 { SIG_DDS.bit_cnt_i3_LC_15_18_0, SIG_DDS.bit_cnt_i1_LC_15_18_1, SIG_DDS.bit_cnt_i2_LC_15_18_2 }
set_location LT_15_18 15 18
ble_pack SIG_DDS.dds_state_i2_LC_15_19_2 { i1_2_lut_adj_97, SIG_DDS.dds_state_i2 }
clb_pack LT_15_19 { SIG_DDS.dds_state_i2_LC_15_19_2 }
set_location LT_15_19 15 19
ble_pack i18840_2_lut_LC_16_2_2 { i18840_2_lut }
clb_pack LT_16_2 { i18840_2_lut_LC_16_2_2 }
set_location LT_16_2 16 2
ble_pack comm_spi.bit_cnt_3778__i3_LC_16_4_0 { comm_spi.i16923_3_lut_4_lut, comm_spi.bit_cnt_3778__i3 }
ble_pack comm_spi.bit_cnt_3778__i2_LC_16_4_1 { comm_spi.i16916_2_lut_3_lut, comm_spi.bit_cnt_3778__i2 }
ble_pack comm_spi.bit_cnt_3778__i1_LC_16_4_2 { comm_spi.i16909_2_lut, comm_spi.bit_cnt_3778__i1 }
ble_pack comm_spi.bit_cnt_3778__i0_LC_16_4_3 { comm_spi.i16907_1_lut, comm_spi.bit_cnt_3778__i0 }
clb_pack LT_16_4 { comm_spi.bit_cnt_3778__i3_LC_16_4_0, comm_spi.bit_cnt_3778__i2_LC_16_4_1, comm_spi.bit_cnt_3778__i1_LC_16_4_2, comm_spi.bit_cnt_3778__i0_LC_16_4_3 }
set_location LT_16_4 16 4
ble_pack comm_buf_0__i7_LC_16_5_0 { i11664_3_lut, comm_buf_0__i7 }
ble_pack comm_buf_0__i5_LC_16_5_1 { i11676_3_lut, comm_buf_0__i5 }
ble_pack comm_buf_0__i1_LC_16_5_2 { i11692_3_lut, comm_buf_0__i1 }
clb_pack LT_16_5 { comm_buf_0__i7_LC_16_5_0, comm_buf_0__i5_LC_16_5_1, comm_buf_0__i1_LC_16_5_2 }
set_location LT_16_5 16 5
ble_pack i18822_2_lut_LC_16_6_0 { i18822_2_lut }
ble_pack comm_state_i3_LC_16_6_1 { comm_state_3__I_0_353_Mux_3_i15_4_lut, comm_state_i3 }
ble_pack i1_3_lut_4_lut_LC_16_6_2 { i1_3_lut_4_lut }
ble_pack i1_2_lut_adj_105_LC_16_6_5 { i1_2_lut_adj_105 }
ble_pack i1_2_lut_3_lut_4_lut_adj_129_LC_16_6_6 { i1_2_lut_3_lut_4_lut_adj_129 }
ble_pack i1_4_lut_adj_233_LC_16_6_7 { i1_4_lut_adj_233 }
clb_pack LT_16_6 { i18822_2_lut_LC_16_6_0, comm_state_i3_LC_16_6_1, i1_3_lut_4_lut_LC_16_6_2, i1_2_lut_adj_105_LC_16_6_5, i1_2_lut_3_lut_4_lut_adj_129_LC_16_6_6, i1_4_lut_adj_233_LC_16_6_7 }
set_location LT_16_6 16 6
ble_pack mux_143_Mux_6_i2_3_lut_LC_16_7_0 { mux_143_Mux_6_i2_3_lut }
ble_pack i19041_2_lut_LC_16_7_1 { i19041_2_lut }
ble_pack comm_index_1__bdd_4_lut_19489_LC_16_7_2 { comm_index_1__bdd_4_lut_19489 }
ble_pack comm_tx_buf_i6_LC_16_7_3 { n21986_bdd_4_lut, comm_tx_buf_i6 }
ble_pack mux_143_Mux_6_i1_3_lut_LC_16_7_5 { mux_143_Mux_6_i1_3_lut }
ble_pack i2_2_lut_3_lut_adj_295_LC_16_7_6 { i2_2_lut_3_lut_adj_295 }
ble_pack i1_4_lut_adj_156_LC_16_7_7 { i1_4_lut_adj_156 }
clb_pack LT_16_7 { mux_143_Mux_6_i2_3_lut_LC_16_7_0, i19041_2_lut_LC_16_7_1, comm_index_1__bdd_4_lut_19489_LC_16_7_2, comm_tx_buf_i6_LC_16_7_3, mux_143_Mux_6_i1_3_lut_LC_16_7_5, i2_2_lut_3_lut_adj_295_LC_16_7_6, i1_4_lut_adj_156_LC_16_7_7 }
set_location LT_16_7 16 7
ble_pack comm_index_0__bdd_4_lut_19419_LC_16_8_0 { comm_index_0__bdd_4_lut_19419 }
ble_pack n22046_bdd_4_lut_LC_16_8_1 { n22046_bdd_4_lut }
ble_pack mux_143_Mux_2_i4_3_lut_LC_16_8_2 { mux_143_Mux_2_i4_3_lut }
ble_pack i18187_4_lut_LC_16_8_3 { i18187_4_lut }
ble_pack comm_tx_buf_i2_LC_16_8_4 { i18188_3_lut, comm_tx_buf_i2 }
ble_pack i18878_3_lut_LC_16_8_5 { i18878_3_lut }
ble_pack i45_4_lut_LC_16_8_6 { i45_4_lut }
clb_pack LT_16_8 { comm_index_0__bdd_4_lut_19419_LC_16_8_0, n22046_bdd_4_lut_LC_16_8_1, mux_143_Mux_2_i4_3_lut_LC_16_8_2, i18187_4_lut_LC_16_8_3, comm_tx_buf_i2_LC_16_8_4, i18878_3_lut_LC_16_8_5, i45_4_lut_LC_16_8_6 }
set_location LT_16_8 16 8
ble_pack comm_state_i0_LC_16_9_1 { comm_state_3__I_0_353_Mux_0_i15_3_lut, comm_state_i0 }
ble_pack i1_2_lut_adj_308_LC_16_9_2 { i1_2_lut_adj_308 }
ble_pack i2_3_lut_4_lut_adj_292_LC_16_9_3 { i2_3_lut_4_lut_adj_292 }
ble_pack i18267_3_lut_LC_16_9_4 { i18267_3_lut }
ble_pack i2_2_lut_LC_16_9_5 { i2_2_lut }
ble_pack i2_3_lut_4_lut_adj_306_LC_16_9_6 { i2_3_lut_4_lut_adj_306 }
clb_pack LT_16_9 { comm_state_i0_LC_16_9_1, i1_2_lut_adj_308_LC_16_9_2, i2_3_lut_4_lut_adj_292_LC_16_9_3, i18267_3_lut_LC_16_9_4, i2_2_lut_LC_16_9_5, i2_3_lut_4_lut_adj_306_LC_16_9_6 }
set_location LT_16_9 16 9
ble_pack comm_buf_1__i7_LC_16_10_0 { i11636_3_lut, comm_buf_1__i7 }
clb_pack LT_16_10 { comm_buf_1__i7_LC_16_10_0 }
set_location LT_16_10 16 10
ble_pack mux_135_Mux_1_i26_3_lut_LC_16_11_0 { mux_135_Mux_1_i26_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_19547_LC_16_11_1 { comm_cmd_1__bdd_4_lut_19547 }
ble_pack n22190_bdd_4_lut_LC_16_11_2 { n22190_bdd_4_lut }
ble_pack i1546061_i1_3_lut_LC_16_11_3 { i1546061_i1_3_lut }
ble_pack comm_buf_1__i1_LC_16_11_4 { i11660_3_lut, comm_buf_1__i1 }
ble_pack comm_cmd_1__bdd_4_lut_19434_LC_16_11_5 { comm_cmd_1__bdd_4_lut_19434 }
ble_pack n22064_bdd_4_lut_LC_16_11_6 { n22064_bdd_4_lut }
clb_pack LT_16_11 { mux_135_Mux_1_i26_3_lut_LC_16_11_0, comm_cmd_1__bdd_4_lut_19547_LC_16_11_1, n22190_bdd_4_lut_LC_16_11_2, i1546061_i1_3_lut_LC_16_11_3, comm_buf_1__i1_LC_16_11_4, comm_cmd_1__bdd_4_lut_19434_LC_16_11_5, n22064_bdd_4_lut_LC_16_11_6 }
set_location LT_16_11 16 11
ble_pack comm_cmd_1__bdd_4_lut_19499_LC_16_12_0 { comm_cmd_1__bdd_4_lut_19499 }
ble_pack n22142_bdd_4_lut_LC_16_12_1 { n22142_bdd_4_lut }
ble_pack n22130_bdd_4_lut_LC_16_12_2 { n22130_bdd_4_lut }
ble_pack i1549076_i1_3_lut_LC_16_12_3 { i1549076_i1_3_lut }
ble_pack comm_buf_1__i5_LC_16_12_4 { i11644_3_lut, comm_buf_1__i5 }
ble_pack mux_135_Mux_5_i26_3_lut_LC_16_12_5 { mux_135_Mux_5_i26_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_19494_LC_16_12_6 { comm_cmd_1__bdd_4_lut_19494 }
clb_pack LT_16_12 { comm_cmd_1__bdd_4_lut_19499_LC_16_12_0, n22142_bdd_4_lut_LC_16_12_1, n22130_bdd_4_lut_LC_16_12_2, i1549076_i1_3_lut_LC_16_12_3, comm_buf_1__i5_LC_16_12_4, mux_135_Mux_5_i26_3_lut_LC_16_12_5, comm_cmd_1__bdd_4_lut_19494_LC_16_12_6 }
set_location LT_16_12 16 12
ble_pack i3_4_lut_adj_189_LC_16_13_0 { i3_4_lut_adj_189 }
ble_pack i13_4_lut_adj_194_LC_16_13_1 { i13_4_lut_adj_194 }
ble_pack i1_3_lut_adj_196_LC_16_13_2 { i1_3_lut_adj_196 }
ble_pack req_data_cnt_i8_LC_16_13_3 { i14208_3_lut, req_data_cnt_i8 }
ble_pack eis_stop_339_LC_16_13_5 { i12698_3_lut, eis_stop_339 }
ble_pack req_data_cnt_i4_LC_16_13_6 { i12764_3_lut, req_data_cnt_i4 }
ble_pack req_data_cnt_i2_LC_16_13_7 { i12762_3_lut, req_data_cnt_i2 }
clb_pack LT_16_13 { i3_4_lut_adj_189_LC_16_13_0, i13_4_lut_adj_194_LC_16_13_1, i1_3_lut_adj_196_LC_16_13_2, req_data_cnt_i8_LC_16_13_3, eis_stop_339_LC_16_13_5, req_data_cnt_i4_LC_16_13_6, req_data_cnt_i2_LC_16_13_7 }
set_location LT_16_13 16 13
ble_pack n22058_bdd_4_lut_LC_16_14_0 { n22058_bdd_4_lut }
ble_pack clk_RTD_297_LC_16_14_2 { i1_2_lut_adj_235, clk_RTD_297 }
ble_pack i6_4_lut_adj_181_LC_16_14_3 { i6_4_lut_adj_181 }
ble_pack i14_4_lut_adj_192_LC_16_14_4 { i14_4_lut_adj_192 }
ble_pack i18198_3_lut_LC_16_14_5 { i18198_3_lut }
ble_pack i18200_4_lut_LC_16_14_6 { i18200_4_lut }
clb_pack LT_16_14 { n22058_bdd_4_lut_LC_16_14_0, clk_RTD_297_LC_16_14_2, i6_4_lut_adj_181_LC_16_14_3, i14_4_lut_adj_192_LC_16_14_4, i18198_3_lut_LC_16_14_5, i18200_4_lut_LC_16_14_6 }
set_location LT_16_14 16 14
ble_pack buf_control_i3_LC_16_15_0 { i12713_3_lut_4_lut, buf_control_i3 }
ble_pack i15254_2_lut_3_lut_LC_16_15_1 { i15254_2_lut_3_lut }
ble_pack i15261_2_lut_3_lut_LC_16_15_2 { i15261_2_lut_3_lut }
ble_pack comm_cmd_2__bdd_4_lut_LC_16_15_3 { comm_cmd_2__bdd_4_lut }
ble_pack n22232_bdd_4_lut_LC_16_15_4 { n22232_bdd_4_lut }
ble_pack n22226_bdd_4_lut_LC_16_15_5 { n22226_bdd_4_lut }
clb_pack LT_16_15 { buf_control_i3_LC_16_15_0, i15254_2_lut_3_lut_LC_16_15_1, i15261_2_lut_3_lut_LC_16_15_2, comm_cmd_2__bdd_4_lut_LC_16_15_3, n22232_bdd_4_lut_LC_16_15_4, n22226_bdd_4_lut_LC_16_15_5 }
set_location LT_16_15 16 15
ble_pack n22034_bdd_4_lut_LC_16_16_0 { n22034_bdd_4_lut }
ble_pack mux_135_Mux_7_i16_3_lut_LC_16_16_1 { mux_135_Mux_7_i16_3_lut }
ble_pack i18222_4_lut_LC_16_16_2 { i18222_4_lut }
ble_pack buf_control_i0_LC_16_16_3 { i12690_3_lut, buf_control_i0 }
ble_pack i18970_2_lut_LC_16_16_4 { i18970_2_lut }
ble_pack i18852_4_lut_LC_16_16_5 { i18852_4_lut }
ble_pack comm_length_i2_LC_16_16_6 { i12_4_lut_adj_92, comm_length_i2 }
clb_pack LT_16_16 { n22034_bdd_4_lut_LC_16_16_0, mux_135_Mux_7_i16_3_lut_LC_16_16_1, i18222_4_lut_LC_16_16_2, buf_control_i0_LC_16_16_3, i18970_2_lut_LC_16_16_4, i18852_4_lut_LC_16_16_5, comm_length_i2_LC_16_16_6 }
set_location LT_16_16 16 16
ble_pack SIG_DDS.i19135_4_lut_LC_16_17_3 { SIG_DDS.i19135_4_lut }
ble_pack SIG_DDS.i12483_3_lut_LC_16_17_4 { SIG_DDS.i12483_3_lut }
ble_pack clk_16MHz_I_0_3_lut_LC_16_17_5 { clk_16MHz_I_0_3_lut }
ble_pack i18183_3_lut_LC_16_17_6 { i18183_3_lut }
ble_pack comm_cmd_0__bdd_4_lut_19410_LC_16_17_7 { comm_cmd_0__bdd_4_lut_19410 }
clb_pack LT_16_17 { SIG_DDS.i19135_4_lut_LC_16_17_3, SIG_DDS.i12483_3_lut_LC_16_17_4, clk_16MHz_I_0_3_lut_LC_16_17_5, i18183_3_lut_LC_16_17_6, comm_cmd_0__bdd_4_lut_19410_LC_16_17_7 }
set_location LT_16_17 16 17
ble_pack SIG_DDS.i4_4_lut_LC_16_18_1 { SIG_DDS.i4_4_lut }
ble_pack SIG_DDS.i18809_2_lut_LC_16_18_2 { SIG_DDS.i18809_2_lut }
ble_pack SIG_DDS.i23_4_lut_LC_16_18_4 { SIG_DDS.i23_4_lut }
ble_pack SIG_DDS.bit_cnt_i0_LC_16_18_5 { i13412_3_lut, SIG_DDS.bit_cnt_i0 }
ble_pack SIG_DDS.MOSI_31_LC_16_18_7 { i12708_3_lut, SIG_DDS.MOSI_31 }
clb_pack LT_16_18 { SIG_DDS.i4_4_lut_LC_16_18_1, SIG_DDS.i18809_2_lut_LC_16_18_2, SIG_DDS.i23_4_lut_LC_16_18_4, SIG_DDS.bit_cnt_i0_LC_16_18_5, SIG_DDS.MOSI_31_LC_16_18_7 }
set_location LT_16_18 16 18
ble_pack SIG_DDS.CS_28_LC_16_19_4 { SIG_DDS.dds_state_2__I_0_i7_3_lut, SIG_DDS.CS_28 }
clb_pack LT_16_19 { SIG_DDS.CS_28_LC_16_19_4 }
set_location LT_16_19 16 19
ble_pack i18846_2_lut_LC_17_3_5 { i18846_2_lut }
clb_pack LT_17_3 { i18846_2_lut_LC_17_3_5 }
set_location LT_17_3 17 3
ble_pack comm_state_3__I_0_353_Mux_3_i7_4_lut_LC_17_5_0 { comm_state_3__I_0_353_Mux_3_i7_4_lut }
ble_pack i11728_2_lut_LC_17_5_1 { i11728_2_lut }
ble_pack i32_4_lut_LC_17_5_2 { i32_4_lut }
ble_pack comm_state_i2_LC_17_5_3 { i1_4_lut_adj_225, comm_state_i2 }
ble_pack i33_3_lut_LC_17_5_4 { i33_3_lut }
clb_pack LT_17_5 { comm_state_3__I_0_353_Mux_3_i7_4_lut_LC_17_5_0, i11728_2_lut_LC_17_5_1, i32_4_lut_LC_17_5_2, comm_state_i2_LC_17_5_3, i33_3_lut_LC_17_5_4 }
set_location LT_17_5 17 5
ble_pack mux_143_Mux_1_i4_3_lut_LC_17_6_0 { mux_143_Mux_1_i4_3_lut }
ble_pack i18193_4_lut_LC_17_6_1 { i18193_4_lut }
ble_pack comm_index_0__bdd_4_lut_LC_17_6_2 { comm_index_0__bdd_4_lut }
ble_pack n22052_bdd_4_lut_LC_17_6_3 { n22052_bdd_4_lut }
ble_pack comm_tx_buf_i1_LC_17_6_4 { i18194_3_lut, comm_tx_buf_i1 }
ble_pack i15005_3_lut_LC_17_6_5 { i15005_3_lut }
ble_pack i18337_4_lut_LC_17_6_6 { i18337_4_lut }
ble_pack comm_tx_buf_i5_LC_17_6_7 { i18338_3_lut, comm_tx_buf_i5 }
clb_pack LT_17_6 { mux_143_Mux_1_i4_3_lut_LC_17_6_0, i18193_4_lut_LC_17_6_1, comm_index_0__bdd_4_lut_LC_17_6_2, n22052_bdd_4_lut_LC_17_6_3, comm_tx_buf_i1_LC_17_6_4, i15005_3_lut_LC_17_6_5, i18337_4_lut_LC_17_6_6, comm_tx_buf_i5_LC_17_6_7 }
set_location LT_17_6 17 6
ble_pack comm_buf_6__i1_LC_17_7_0 { i12_4_lut_adj_50, comm_buf_6__i1 }
ble_pack i1_4_lut_4_lut_adj_307_LC_17_7_1 { i1_4_lut_4_lut_adj_307 }
ble_pack i1_4_lut_adj_84_LC_17_7_2 { i1_4_lut_adj_84 }
ble_pack i235_2_lut_LC_17_7_3 { i235_2_lut }
ble_pack comm_state_3__I_0_353_Mux_1_i8_3_lut_4_lut_LC_17_7_4 { comm_state_3__I_0_353_Mux_1_i8_3_lut_4_lut }
ble_pack n22172_bdd_4_lut_LC_17_7_5 { n22172_bdd_4_lut }
ble_pack i2_4_lut_adj_299_LC_17_7_6 { i2_4_lut_adj_299 }
ble_pack i1_4_lut_LC_17_7_7 { i1_4_lut }
clb_pack LT_17_7 { comm_buf_6__i1_LC_17_7_0, i1_4_lut_4_lut_adj_307_LC_17_7_1, i1_4_lut_adj_84_LC_17_7_2, i235_2_lut_LC_17_7_3, comm_state_3__I_0_353_Mux_1_i8_3_lut_4_lut_LC_17_7_4, n22172_bdd_4_lut_LC_17_7_5, i2_4_lut_adj_299_LC_17_7_6, i1_4_lut_LC_17_7_7 }
set_location LT_17_7 17 7
ble_pack comm_state_1__bdd_4_lut_LC_17_8_0 { comm_state_1__bdd_4_lut }
ble_pack comm_state_3__I_0_353_Mux_1_i2_3_lut_4_lut_LC_17_8_1 { comm_state_3__I_0_353_Mux_1_i2_3_lut_4_lut }
ble_pack n22238_bdd_4_lut_LC_17_8_2 { n22238_bdd_4_lut }
ble_pack comm_state_i1_LC_17_8_3 { comm_state_3__I_0_353_Mux_1_i15_4_lut, comm_state_i1 }
ble_pack i1_4_lut_adj_296_LC_17_8_7 { i1_4_lut_adj_296 }
clb_pack LT_17_8 { comm_state_1__bdd_4_lut_LC_17_8_0, comm_state_3__I_0_353_Mux_1_i2_3_lut_4_lut_LC_17_8_1, n22238_bdd_4_lut_LC_17_8_2, comm_state_i1_LC_17_8_3, i1_4_lut_adj_296_LC_17_8_7 }
set_location LT_17_8 17 8
ble_pack i1_2_lut_4_lut_adj_309_LC_17_9_0 { i1_2_lut_4_lut_adj_309 }
ble_pack comm_index_i1_LC_17_9_1 { i3898_2_lut_3_lut_4_lut, comm_index_i1 }
ble_pack comm_index_i0_LC_17_9_2 { i3890_2_lut_3_lut, comm_index_i0 }
ble_pack i1_4_lut_adj_226_LC_17_9_4 { i1_4_lut_adj_226 }
ble_pack comm_index_i2_LC_17_9_5 { i3905_3_lut_4_lut, comm_index_i2 }
ble_pack i3_3_lut_LC_17_9_6 { i3_3_lut }
ble_pack i1_4_lut_adj_252_LC_17_9_7 { i1_4_lut_adj_252 }
clb_pack LT_17_9 { i1_2_lut_4_lut_adj_309_LC_17_9_0, comm_index_i1_LC_17_9_1, comm_index_i0_LC_17_9_2, i1_4_lut_adj_226_LC_17_9_4, comm_index_i2_LC_17_9_5, i3_3_lut_LC_17_9_6, i1_4_lut_adj_252_LC_17_9_7 }
set_location LT_17_9 17 9
ble_pack mux_143_Mux_7_i2_3_lut_LC_17_10_0 { mux_143_Mux_7_i2_3_lut }
ble_pack comm_tx_buf_i7_LC_17_10_1 { n21968_bdd_4_lut, comm_tx_buf_i7 }
ble_pack i18720_2_lut_LC_17_10_2 { i18720_2_lut }
ble_pack mux_143_Mux_7_i1_3_lut_LC_17_10_3 { mux_143_Mux_7_i1_3_lut }
ble_pack mux_143_Mux_7_i4_3_lut_LC_17_10_4 { mux_143_Mux_7_i4_3_lut }
ble_pack comm_index_1__bdd_4_lut_19361_LC_17_10_5 { comm_index_1__bdd_4_lut_19361 }
ble_pack comm_spi.i19194_4_lut_3_lut_LC_17_10_6 { comm_spi.i19194_4_lut_3_lut }
clb_pack LT_17_10 { mux_143_Mux_7_i2_3_lut_LC_17_10_0, comm_tx_buf_i7_LC_17_10_1, i18720_2_lut_LC_17_10_2, mux_143_Mux_7_i1_3_lut_LC_17_10_3, mux_143_Mux_7_i4_3_lut_LC_17_10_4, comm_index_1__bdd_4_lut_19361_LC_17_10_5, comm_spi.i19194_4_lut_3_lut_LC_17_10_6 }
set_location LT_17_10 17 10
ble_pack i15244_2_lut_3_lut_LC_17_11_0 { i15244_2_lut_3_lut }
ble_pack i19029_2_lut_LC_17_11_1 { i19029_2_lut }
ble_pack i1_4_lut_adj_238_LC_17_11_2 { i1_4_lut_adj_238 }
ble_pack req_data_cnt_i0_LC_17_11_3 { i12695_3_lut, req_data_cnt_i0 }
ble_pack i1_4_lut_adj_191_LC_17_11_4 { i1_4_lut_adj_191 }
ble_pack n21956_bdd_4_lut_LC_17_11_5 { n21956_bdd_4_lut }
ble_pack i1_2_lut_3_lut_adj_102_LC_17_11_6 { i1_2_lut_3_lut_adj_102 }
ble_pack req_data_cnt_i6_LC_17_11_7 { i12766_3_lut, req_data_cnt_i6 }
clb_pack LT_17_11 { i15244_2_lut_3_lut_LC_17_11_0, i19029_2_lut_LC_17_11_1, i1_4_lut_adj_238_LC_17_11_2, req_data_cnt_i0_LC_17_11_3, i1_4_lut_adj_191_LC_17_11_4, n21956_bdd_4_lut_LC_17_11_5, i1_2_lut_3_lut_adj_102_LC_17_11_6, req_data_cnt_i6_LC_17_11_7 }
set_location LT_17_11 17 11
ble_pack comm_cmd_1__bdd_4_lut_LC_17_12_0 { comm_cmd_1__bdd_4_lut }
ble_pack n22208_bdd_4_lut_LC_17_12_1 { n22208_bdd_4_lut }
ble_pack i1546664_i1_3_lut_LC_17_12_2 { i1546664_i1_3_lut }
ble_pack comm_buf_1__i2_LC_17_12_3 { i11656_3_lut, comm_buf_1__i2 }
ble_pack comm_cmd_1__bdd_4_lut_19375_LC_17_12_4 { comm_cmd_1__bdd_4_lut_19375 }
ble_pack mux_135_Mux_2_i26_3_lut_LC_17_12_6 { mux_135_Mux_2_i26_3_lut }
clb_pack LT_17_12 { comm_cmd_1__bdd_4_lut_LC_17_12_0, n22208_bdd_4_lut_LC_17_12_1, i1546664_i1_3_lut_LC_17_12_2, comm_buf_1__i2_LC_17_12_3, comm_cmd_1__bdd_4_lut_19375_LC_17_12_4, mux_135_Mux_2_i26_3_lut_LC_17_12_6 }
set_location LT_17_12 17 12
ble_pack req_data_cnt_i1_LC_17_13_1 { i12761_3_lut, req_data_cnt_i1 }
ble_pack req_data_cnt_i15_LC_17_13_2 { i12775_3_lut, req_data_cnt_i15 }
ble_pack i2_4_lut_adj_188_LC_17_13_3 { i2_4_lut_adj_188 }
ble_pack mux_135_Mux_5_i19_3_lut_LC_17_13_4 { mux_135_Mux_5_i19_3_lut }
ble_pack req_data_cnt_i3_LC_17_13_5 { i12763_3_lut, req_data_cnt_i3 }
ble_pack mux_134_Mux_7_i23_3_lut_LC_17_13_6 { mux_134_Mux_7_i23_3_lut }
ble_pack i4_4_lut_adj_185_LC_17_13_7 { i4_4_lut_adj_185 }
clb_pack LT_17_13 { req_data_cnt_i1_LC_17_13_1, req_data_cnt_i15_LC_17_13_2, i2_4_lut_adj_188_LC_17_13_3, mux_135_Mux_5_i19_3_lut_LC_17_13_4, req_data_cnt_i3_LC_17_13_5, mux_134_Mux_7_i23_3_lut_LC_17_13_6, i4_4_lut_adj_185_LC_17_13_7 }
set_location LT_17_13 17 13
ble_pack i15258_2_lut_3_lut_LC_17_14_1 { i15258_2_lut_3_lut }
ble_pack req_data_cnt_i7_LC_17_14_2 { i12767_3_lut, req_data_cnt_i7 }
ble_pack req_data_cnt_i13_LC_17_14_3 { i12773_3_lut, req_data_cnt_i13 }
ble_pack i8_4_lut_adj_180_LC_17_14_4 { i8_4_lut_adj_180 }
ble_pack req_data_cnt_i9_LC_17_14_5 { i12769_3_lut, req_data_cnt_i9 }
ble_pack req_data_cnt_i5_LC_17_14_6 { i12765_3_lut, req_data_cnt_i5 }
ble_pack acadc_skipCount_i4_LC_17_14_7 { i12749_3_lut_4_lut, acadc_skipCount_i4 }
clb_pack LT_17_14 { i15258_2_lut_3_lut_LC_17_14_1, req_data_cnt_i7_LC_17_14_2, req_data_cnt_i13_LC_17_14_3, i8_4_lut_adj_180_LC_17_14_4, req_data_cnt_i9_LC_17_14_5, req_data_cnt_i5_LC_17_14_6, acadc_skipCount_i4_LC_17_14_7 }
set_location LT_17_14 17 14
ble_pack mux_135_Mux_7_i26_3_lut_LC_17_15_0 { mux_135_Mux_7_i26_3_lut }
ble_pack i18196_4_lut_LC_17_15_1 { i18196_4_lut }
ble_pack comm_cmd_2__bdd_4_lut_19454_LC_17_15_2 { comm_cmd_2__bdd_4_lut_19454 }
ble_pack i18195_3_lut_LC_17_15_3 { i18195_3_lut }
ble_pack comm_length_i0_LC_17_15_4 { mux_133_Mux_0_i30_4_lut_4_lut, comm_length_i0 }
ble_pack comm_length_i1_LC_17_15_5 { mux_133_Mux_1_i30_4_lut_4_lut, comm_length_i1 }
ble_pack i1_4_lut_adj_244_LC_17_15_6 { i1_4_lut_adj_244 }
clb_pack LT_17_15 { mux_135_Mux_7_i26_3_lut_LC_17_15_0, i18196_4_lut_LC_17_15_1, comm_cmd_2__bdd_4_lut_19454_LC_17_15_2, i18195_3_lut_LC_17_15_3, comm_length_i0_LC_17_15_4, comm_length_i1_LC_17_15_5, i1_4_lut_adj_244_LC_17_15_6 }
set_location LT_17_15 17 15
ble_pack comm_spi.RESET_I_0_94_2_lut_LC_17_16_3 { comm_spi.RESET_I_0_94_2_lut }
ble_pack i12253_3_lut_LC_17_16_4 { i12253_3_lut }
clb_pack LT_17_16 { comm_spi.RESET_I_0_94_2_lut_LC_17_16_3, i12253_3_lut_LC_17_16_4 }
set_location LT_17_16 17 16
ble_pack SIG_DDS.dds_state_i1_LC_17_17_7 { SIG_DDS.i12157_2_lut, SIG_DDS.dds_state_i1 }
clb_pack LT_17_17 { SIG_DDS.dds_state_i1_LC_17_17_7 }
set_location LT_17_17 17 17
ble_pack SIG_DDS.dds_state_i0_LC_17_18_2 { SIG_DDS.i12179_4_lut, SIG_DDS.dds_state_i0 }
clb_pack LT_17_18 { SIG_DDS.dds_state_i0_LC_17_18_2 }
set_location LT_17_18 17 18
ble_pack SIG_DDS.SCLK_27_LC_17_19_1 { i12706_3_lut_4_lut, SIG_DDS.SCLK_27 }
ble_pack i15030_2_lut_2_lut_LC_17_19_7 { i15030_2_lut_2_lut }
clb_pack LT_17_19 { SIG_DDS.SCLK_27_LC_17_19_1, i15030_2_lut_2_lut_LC_17_19_7 }
set_location LT_17_19 17 19
ble_pack i15087_2_lut_LC_18_5_1 { i15087_2_lut }
ble_pack i1_2_lut_adj_224_LC_18_5_3 { i1_2_lut_adj_224 }
ble_pack i46_2_lut_LC_18_5_4 { i46_2_lut }
ble_pack i1_4_lut_4_lut_LC_18_5_5 { i1_4_lut_4_lut }
ble_pack i19152_4_lut_LC_18_5_6 { i19152_4_lut }
clb_pack LT_18_5 { i15087_2_lut_LC_18_5_1, i1_2_lut_adj_224_LC_18_5_3, i46_2_lut_LC_18_5_4, i1_4_lut_4_lut_LC_18_5_5, i19152_4_lut_LC_18_5_6 }
set_location LT_18_5 18 5
ble_pack comm_spi.data_rx_i0_12212_12213_set_LC_18_6_6 { comm_spi.i12200_3_lut_comm_spi.data_rx_i0_12212_12213_set_REP_LUT4_0, comm_spi.data_rx_i0_12212_12213_set }
clb_pack LT_18_6 { comm_spi.data_rx_i0_12212_12213_set_LC_18_6_6 }
set_location LT_18_6 18 6
ble_pack comm_spi.i12200_3_lut_LC_18_7_0 { comm_spi.i12200_3_lut }
ble_pack comm_spi.i19204_4_lut_3_lut_LC_18_7_1 { comm_spi.i19204_4_lut_3_lut }
ble_pack comm_spi.i12214_3_lut_LC_18_7_2 { comm_spi.i12214_3_lut }
ble_pack comm_buf_6__i0_LC_18_7_3 { i12_4_lut_adj_158, comm_buf_6__i0 }
ble_pack comm_index_2__bdd_4_lut_LC_18_7_5 { comm_index_2__bdd_4_lut }
ble_pack comm_buf_6__i5_LC_18_7_6 { i12_4_lut_adj_310, comm_buf_6__i5 }
ble_pack comm_spi.i19189_4_lut_3_lut_LC_18_7_7 { comm_spi.i19189_4_lut_3_lut }
clb_pack LT_18_7 { comm_spi.i12200_3_lut_LC_18_7_0, comm_spi.i19204_4_lut_3_lut_LC_18_7_1, comm_spi.i12214_3_lut_LC_18_7_2, comm_buf_6__i0_LC_18_7_3, comm_index_2__bdd_4_lut_LC_18_7_5, comm_buf_6__i5_LC_18_7_6, comm_spi.i19189_4_lut_3_lut_LC_18_7_7 }
set_location LT_18_7 18 7
ble_pack i1_2_lut_adj_290_LC_18_8_0 { i1_2_lut_adj_290 }
ble_pack i1_2_lut_3_lut_adj_130_LC_18_8_1 { i1_2_lut_3_lut_adj_130 }
ble_pack i469_2_lut_LC_18_8_3 { i469_2_lut }
ble_pack i19055_4_lut_LC_18_8_4 { i19055_4_lut }
ble_pack i19149_4_lut_LC_18_8_5 { i19149_4_lut }
ble_pack i15091_2_lut_LC_18_8_6 { i15091_2_lut }
ble_pack i2_3_lut_LC_18_8_7 { i2_3_lut }
clb_pack LT_18_8 { i1_2_lut_adj_290_LC_18_8_0, i1_2_lut_3_lut_adj_130_LC_18_8_1, i469_2_lut_LC_18_8_3, i19055_4_lut_LC_18_8_4, i19149_4_lut_LC_18_8_5, i15091_2_lut_LC_18_8_6, i2_3_lut_LC_18_8_7 }
set_location LT_18_8 18 8
ble_pack i18885_2_lut_3_lut_LC_18_9_0 { i18885_2_lut_3_lut }
ble_pack i18127_2_lut_LC_18_9_2 { i18127_2_lut }
ble_pack i1_2_lut_adj_178_LC_18_9_4 { i1_2_lut_adj_178 }
ble_pack i1_4_lut_adj_229_LC_18_9_5 { i1_4_lut_adj_229 }
ble_pack i1_4_lut_adj_88_LC_18_9_6 { i1_4_lut_adj_88 }
ble_pack comm_buf_6__i7_LC_18_9_7 { i12_4_lut_adj_302, comm_buf_6__i7 }
clb_pack LT_18_9 { i18885_2_lut_3_lut_LC_18_9_0, i18127_2_lut_LC_18_9_2, i1_2_lut_adj_178_LC_18_9_4, i1_4_lut_adj_229_LC_18_9_5, i1_4_lut_adj_88_LC_18_9_6, comm_buf_6__i7_LC_18_9_7 }
set_location LT_18_9 18 9
ble_pack buf_control_i7_LC_18_10_2 { THERMOSTAT_I_0_1_lut, buf_control_i7 }
clb_pack LT_18_10 { buf_control_i7_LC_18_10_2 }
set_location LT_18_10 18 10
ble_pack i15260_2_lut_3_lut_LC_18_11_0 { i15260_2_lut_3_lut }
ble_pack ADC_IAC.cmd_rdadctmp_i20_LC_18_11_1 { i12_4_lut_adj_171, ADC_IAC.cmd_rdadctmp_i20 }
ble_pack i15259_2_lut_3_lut_LC_18_11_2 { i15259_2_lut_3_lut }
ble_pack comm_spi.i19184_4_lut_3_lut_LC_18_11_6 { comm_spi.i19184_4_lut_3_lut }
ble_pack comm_spi.RESET_I_0_92_2_lut_LC_18_11_7 { comm_spi.RESET_I_0_92_2_lut }
clb_pack LT_18_11 { i15260_2_lut_3_lut_LC_18_11_0, ADC_IAC.cmd_rdadctmp_i20_LC_18_11_1, i15259_2_lut_3_lut_LC_18_11_2, comm_spi.i19184_4_lut_3_lut_LC_18_11_6, comm_spi.RESET_I_0_92_2_lut_LC_18_11_7 }
set_location LT_18_11 18 11
ble_pack ADC_IAC.ADC_DATA_i8_LC_18_12_0 { ADC_IAC.i12806_3_lut_4_lut, ADC_IAC.ADC_DATA_i8 }
ble_pack comm_spi.i19199_4_lut_3_lut_LC_18_12_1 { comm_spi.i19199_4_lut_3_lut }
ble_pack ADC_IAC.cmd_rdadctmp_i17_LC_18_12_2 { i12_4_lut_adj_230, ADC_IAC.cmd_rdadctmp_i17 }
ble_pack ADC_IAC.cmd_rdadctmp_i18_LC_18_12_3 { i12_4_lut_adj_160, ADC_IAC.cmd_rdadctmp_i18 }
ble_pack ADC_IAC.cmd_rdadctmp_i19_LC_18_12_4 { i12_4_lut_adj_162, ADC_IAC.cmd_rdadctmp_i19 }
ble_pack ADC_IAC.ADC_DATA_i10_LC_18_12_5 { ADC_IAC.i12808_3_lut_4_lut, ADC_IAC.ADC_DATA_i10 }
ble_pack comm_spi.i19219_4_lut_3_lut_LC_18_12_6 { comm_spi.i19219_4_lut_3_lut }
ble_pack ADC_IAC.ADC_DATA_i11_LC_18_12_7 { ADC_IAC.i12809_3_lut_4_lut, ADC_IAC.ADC_DATA_i11 }
clb_pack LT_18_12 { ADC_IAC.ADC_DATA_i8_LC_18_12_0, comm_spi.i19199_4_lut_3_lut_LC_18_12_1, ADC_IAC.cmd_rdadctmp_i17_LC_18_12_2, ADC_IAC.cmd_rdadctmp_i18_LC_18_12_3, ADC_IAC.cmd_rdadctmp_i19_LC_18_12_4, ADC_IAC.ADC_DATA_i10_LC_18_12_5, comm_spi.i19219_4_lut_3_lut_LC_18_12_6, ADC_IAC.ADC_DATA_i11_LC_18_12_7 }
set_location LT_18_12 18 12
ble_pack ADC_IAC.ADC_DATA_i9_LC_18_13_0 { ADC_IAC.i12807_3_lut_4_lut, ADC_IAC.ADC_DATA_i9 }
ble_pack i18953_2_lut_LC_18_13_2 { i18953_2_lut }
ble_pack comm_spi.RESET_I_0_106_2_lut_LC_18_13_3 { comm_spi.RESET_I_0_106_2_lut }
clb_pack LT_18_13 { ADC_IAC.ADC_DATA_i9_LC_18_13_0, i18953_2_lut_LC_18_13_2, comm_spi.RESET_I_0_106_2_lut_LC_18_13_3 }
set_location LT_18_13 18 13
ble_pack i19021_2_lut_LC_18_14_3 { i19021_2_lut }
ble_pack comm_spi.RESET_I_0_86_2_lut_LC_18_14_5 { comm_spi.RESET_I_0_86_2_lut }
clb_pack LT_18_14 { i19021_2_lut_LC_18_14_3, comm_spi.RESET_I_0_86_2_lut_LC_18_14_5 }
set_location LT_18_14 18 14
ble_pack comm_spi.i19209_4_lut_3_lut_LC_18_15_0 { comm_spi.i19209_4_lut_3_lut }
ble_pack comm_spi.RESET_I_0_104_2_lut_LC_18_15_4 { comm_spi.RESET_I_0_104_2_lut }
ble_pack comm_spi.RESET_I_0_95_2_lut_LC_18_15_6 { comm_spi.RESET_I_0_95_2_lut }
ble_pack comm_spi.RESET_I_0_101_2_lut_LC_18_15_7 { comm_spi.RESET_I_0_101_2_lut }
clb_pack LT_18_15 { comm_spi.i19209_4_lut_3_lut_LC_18_15_0, comm_spi.RESET_I_0_104_2_lut_LC_18_15_4, comm_spi.RESET_I_0_95_2_lut_LC_18_15_6, comm_spi.RESET_I_0_101_2_lut_LC_18_15_7 }
set_location LT_18_15 18 15
ble_pack comm_clear_311_LC_18_16_0 { i15088_2_lut_3_lut, comm_clear_311 }
clb_pack LT_18_16 { comm_clear_311_LC_18_16_0 }
set_location LT_18_16 18 16
ble_pack comm_spi.data_tx_i4_12228_12229_set_LC_18_17_0 { comm_spi.i12226_3_lut, comm_spi.data_tx_i4_12228_12229_set }
clb_pack LT_18_17 { comm_spi.data_tx_i4_12228_12229_set_LC_18_17_0 }
set_location LT_18_17 18 17
ble_pack mux_143_Mux_6_i4_3_lut_LC_19_6_2 { mux_143_Mux_6_i4_3_lut }
ble_pack i6849_2_lut_LC_19_6_7 { i6849_2_lut }
clb_pack LT_19_6 { mux_143_Mux_6_i4_3_lut_LC_19_6_2, i6849_2_lut_LC_19_6_7 }
set_location LT_19_6 19 6
ble_pack comm_spi.data_rx_i0_12212_12213_reset_LC_19_7_2 { comm_spi.i12200_3_lut_comm_spi.data_rx_i0_12212_12213_reset_REP_LUT4_0, comm_spi.data_rx_i0_12212_12213_reset }
clb_pack LT_19_7 { comm_spi.data_rx_i0_12212_12213_reset_LC_19_7_2 }
set_location LT_19_7 19 7
ble_pack comm_spi.imosi_44_12198_12199_set_LC_19_8_0 { comm_spi.imosi_44_12198_12199_set_THRU_LUT4_0, comm_spi.imosi_44_12198_12199_set }
clb_pack LT_19_8 { comm_spi.imosi_44_12198_12199_set_LC_19_8_0 }
set_location LT_19_8 19 8
ble_pack comm_spi.imosi_44_12198_12199_reset_LC_19_9_0 { comm_spi.imosi_44_12198_12199_reset_THRU_LUT4_0, comm_spi.imosi_44_12198_12199_reset }
clb_pack LT_19_9 { comm_spi.imosi_44_12198_12199_reset_LC_19_9_0 }
set_location LT_19_9 19 9
ble_pack comm_spi.imiso_83_12208_12209_set_LC_19_10_0 { comm_spi.i12207_3_lut, comm_spi.imiso_83_12208_12209_set }
ble_pack comm_spi.RESET_I_0_105_2_lut_LC_19_10_1 { comm_spi.RESET_I_0_105_2_lut }
ble_pack comm_spi.RESET_I_0_97_2_lut_LC_19_10_2 { comm_spi.RESET_I_0_97_2_lut }
ble_pack comm_spi.RESET_I_0_87_2_lut_LC_19_10_6 { comm_spi.RESET_I_0_87_2_lut }
ble_pack comm_spi.RESET_I_0_88_2_lut_LC_19_10_7 { comm_spi.RESET_I_0_88_2_lut }
clb_pack LT_19_10 { comm_spi.imiso_83_12208_12209_set_LC_19_10_0, comm_spi.RESET_I_0_105_2_lut_LC_19_10_1, comm_spi.RESET_I_0_97_2_lut_LC_19_10_2, comm_spi.RESET_I_0_87_2_lut_LC_19_10_6, comm_spi.RESET_I_0_88_2_lut_LC_19_10_7 }
set_location LT_19_10 19 10
ble_pack comm_spi.data_tx_i2_12220_12221_reset_LC_19_11_0 { comm_spi.i12218_3_lut_comm_spi.data_tx_i2_12220_12221_reset_REP_LUT4_0, comm_spi.data_tx_i2_12220_12221_reset }
clb_pack LT_19_11 { comm_spi.data_tx_i2_12220_12221_reset_LC_19_11_0 }
set_location LT_19_11 19 11
ble_pack comm_spi.data_tx_i2_12220_12221_set_LC_19_12_5 { comm_spi.i12218_3_lut, comm_spi.data_tx_i2_12220_12221_set }
clb_pack LT_19_12 { comm_spi.data_tx_i2_12220_12221_set_LC_19_12_5 }
set_location LT_19_12 19 12
ble_pack comm_spi.data_tx_i1_12216_12217_set_LC_19_13_0 { comm_spi.i12192_3_lut, comm_spi.data_tx_i1_12216_12217_set }
ble_pack comm_spi.RESET_I_0_98_2_lut_LC_19_13_2 { comm_spi.RESET_I_0_98_2_lut }
clb_pack LT_19_13 { comm_spi.data_tx_i1_12216_12217_set_LC_19_13_0, comm_spi.RESET_I_0_98_2_lut_LC_19_13_2 }
set_location LT_19_13 19 13
ble_pack comm_spi.iclk_40_12194_12195_set_LC_19_14_0 { comm_spi.iclk_40_12194_12195_set_THRU_LUT4_0, comm_spi.iclk_40_12194_12195_set }
clb_pack LT_19_14 { comm_spi.iclk_40_12194_12195_set_LC_19_14_0 }
set_location LT_19_14 19 14
ble_pack comm_spi.data_tx_i3_12224_12225_reset_LC_19_15_0 { comm_spi.i12222_3_lut_comm_spi.data_tx_i3_12224_12225_reset_REP_LUT4_0, comm_spi.data_tx_i3_12224_12225_reset }
clb_pack LT_19_15 { comm_spi.data_tx_i3_12224_12225_reset_LC_19_15_0 }
set_location LT_19_15 19 15
ble_pack comm_spi.i19214_4_lut_3_lut_LC_19_16_0 { comm_spi.i19214_4_lut_3_lut }
ble_pack comm_spi.RESET_I_0_103_2_lut_LC_19_16_2 { comm_spi.RESET_I_0_103_2_lut }
ble_pack comm_spi.RESET_I_0_93_2_lut_LC_19_16_4 { comm_spi.RESET_I_0_93_2_lut }
ble_pack comm_spi.RESET_I_0_102_2_lut_LC_19_16_5 { comm_spi.RESET_I_0_102_2_lut }
ble_pack comm_spi.i19224_4_lut_3_lut_LC_19_16_6 { comm_spi.i19224_4_lut_3_lut }
clb_pack LT_19_16 { comm_spi.i19214_4_lut_3_lut_LC_19_16_0, comm_spi.RESET_I_0_103_2_lut_LC_19_16_2, comm_spi.RESET_I_0_93_2_lut_LC_19_16_4, comm_spi.RESET_I_0_102_2_lut_LC_19_16_5, comm_spi.i19224_4_lut_3_lut_LC_19_16_6 }
set_location LT_19_16 19 16
ble_pack comm_spi.data_tx_i4_12228_12229_reset_LC_19_17_0 { comm_spi.i12226_3_lut_comm_spi.data_tx_i4_12228_12229_reset_REP_LUT4_0, comm_spi.data_tx_i4_12228_12229_reset }
clb_pack LT_19_17 { comm_spi.data_tx_i4_12228_12229_reset_LC_19_17_0 }
set_location LT_19_17 19 17
ble_pack comm_spi.data_tx_i5_12232_12233_reset_LC_19_18_0 { comm_spi.i12230_3_lut_comm_spi.data_tx_i5_12232_12233_reset_REP_LUT4_0, comm_spi.data_tx_i5_12232_12233_reset }
clb_pack LT_19_18 { comm_spi.data_tx_i5_12232_12233_reset_LC_19_18_0 }
set_location LT_19_18 19 18
ble_pack i18943_2_lut_LC_20_2_0 { i18943_2_lut }
clb_pack LT_20_2 { i18943_2_lut_LC_20_2_0 }
set_location LT_20_2 20 2
ble_pack comm_spi.i12204_3_lut_LC_20_6_6 { comm_spi.i12204_3_lut }
clb_pack LT_20_6 { comm_spi.i12204_3_lut_LC_20_6_6 }
set_location LT_20_6 20 6
ble_pack comm_spi.MISO_48_12202_12203_reset_LC_20_7_1 { comm_spi.i12210_3_lut_comm_spi.MISO_48_12202_12203_reset_REP_LUT4_0, comm_spi.MISO_48_12202_12203_reset }
clb_pack LT_20_7 { comm_spi.MISO_48_12202_12203_reset_LC_20_7_1 }
set_location LT_20_7 20 7
ble_pack comm_spi.MISO_48_12202_12203_set_LC_20_8_0 { comm_spi.i12210_3_lut, comm_spi.MISO_48_12202_12203_set }
ble_pack comm_spi.RESET_I_0_91_2_lut_LC_20_8_2 { comm_spi.RESET_I_0_91_2_lut }
ble_pack comm_spi.i19229_4_lut_3_lut_LC_20_8_4 { comm_spi.i19229_4_lut_3_lut }
clb_pack LT_20_8 { comm_spi.MISO_48_12202_12203_set_LC_20_8_0, comm_spi.RESET_I_0_91_2_lut_LC_20_8_2, comm_spi.i19229_4_lut_3_lut_LC_20_8_4 }
set_location LT_20_8 20 8
ble_pack comm_spi.imiso_83_12208_12209_reset_LC_20_9_0 { comm_spi.i12207_3_lut_comm_spi.imiso_83_12208_12209_reset_REP_LUT4_0, comm_spi.imiso_83_12208_12209_reset }
clb_pack LT_20_9 { comm_spi.imiso_83_12208_12209_reset_LC_20_9_0 }
set_location LT_20_9 20 9
ble_pack comm_spi.data_tx_i7_12205_12206_reset_LC_20_10_0 { comm_spi.i12238_3_lut_comm_spi.data_tx_i7_12205_12206_reset_REP_LUT4_0, comm_spi.data_tx_i7_12205_12206_reset }
clb_pack LT_20_10 { comm_spi.data_tx_i7_12205_12206_reset_LC_20_10_0 }
set_location LT_20_10 20 10
ble_pack comm_spi.data_tx_i7_12205_12206_set_LC_20_11_0 { comm_spi.i12238_3_lut, comm_spi.data_tx_i7_12205_12206_set }
clb_pack LT_20_11 { comm_spi.data_tx_i7_12205_12206_set_LC_20_11_0 }
set_location LT_20_11 20 11
ble_pack comm_spi.RESET_I_0_100_2_lut_LC_20_12_7 { comm_spi.RESET_I_0_100_2_lut }
clb_pack LT_20_12 { comm_spi.RESET_I_0_100_2_lut_LC_20_12_7 }
set_location LT_20_12 20 12
ble_pack comm_spi.data_tx_i1_12216_12217_reset_LC_20_13_0 { comm_spi.i12192_3_lut_comm_spi.data_tx_i1_12216_12217_reset_REP_LUT4_0, comm_spi.data_tx_i1_12216_12217_reset }
clb_pack LT_20_13 { comm_spi.data_tx_i1_12216_12217_reset_LC_20_13_0 }
set_location LT_20_13 20 13
ble_pack comm_spi.i12196_3_lut_LC_20_14_0 { comm_spi.i12196_3_lut }
ble_pack comm_spi.RESET_I_0_90_2_lut_LC_20_14_1 { comm_spi.RESET_I_0_90_2_lut }
ble_pack comm_spi.i19234_4_lut_3_lut_LC_20_14_3 { comm_spi.i19234_4_lut_3_lut }
ble_pack i19080_2_lut_LC_20_14_4 { i19080_2_lut }
clb_pack LT_20_14 { comm_spi.i12196_3_lut_LC_20_14_0, comm_spi.RESET_I_0_90_2_lut_LC_20_14_1, comm_spi.i19234_4_lut_3_lut_LC_20_14_3, i19080_2_lut_LC_20_14_4 }
set_location LT_20_14 20 14
ble_pack comm_spi.data_tx_i6_12236_12237_reset_LC_20_15_0 { comm_spi.i12234_3_lut_comm_spi.data_tx_i6_12236_12237_reset_REP_LUT4_0, comm_spi.data_tx_i6_12236_12237_reset }
clb_pack LT_20_15 { comm_spi.data_tx_i6_12236_12237_reset_LC_20_15_0 }
set_location LT_20_15 20 15
ble_pack comm_spi.data_tx_i6_12236_12237_set_LC_20_16_5 { comm_spi.i12234_3_lut, comm_spi.data_tx_i6_12236_12237_set }
clb_pack LT_20_16 { comm_spi.data_tx_i6_12236_12237_set_LC_20_16_5 }
set_location LT_20_16 20 16
ble_pack comm_spi.data_tx_i5_12232_12233_set_LC_20_17_0 { comm_spi.i12230_3_lut, comm_spi.data_tx_i5_12232_12233_set }
clb_pack LT_20_17 { comm_spi.data_tx_i5_12232_12233_set_LC_20_17_0 }
set_location LT_20_17 20 17
ble_pack CONSTANT_ONE_LUT4_LC_22_3_2 { CONSTANT_ONE_LUT4 }
clb_pack LT_22_3 { CONSTANT_ONE_LUT4_LC_22_3_2 }
set_location LT_22_3 22 3
ble_pack comm_spi.RESET_I_0_89_2_lut_LC_22_9_0 { comm_spi.RESET_I_0_89_2_lut }
ble_pack comm_spi.RESET_I_0_99_2_lut_LC_22_9_6 { comm_spi.RESET_I_0_99_2_lut }
clb_pack LT_22_9 { comm_spi.RESET_I_0_89_2_lut_LC_22_9_0, comm_spi.RESET_I_0_99_2_lut_LC_22_9_6 }
set_location LT_22_9 22 9
ble_pack comm_spi.data_tx_i0_12190_12191_set_LC_22_10_7 { comm_spi.data_tx_i0_12190_12191_set_THRU_LUT4_0, comm_spi.data_tx_i0_12190_12191_set }
clb_pack LT_22_10 { comm_spi.data_tx_i0_12190_12191_set_LC_22_10_7 }
set_location LT_22_10 22 10
ble_pack comm_spi.iclk_40_12194_12195_reset_LC_22_12_5 { comm_spi.iclk_40_12194_12195_reset_THRU_LUT4_0, comm_spi.iclk_40_12194_12195_reset }
clb_pack LT_22_12 { comm_spi.iclk_40_12194_12195_reset_LC_22_12_5 }
set_location LT_22_12 22 12
ble_pack comm_spi.data_tx_i0_12190_12191_reset_LC_22_13_1 { comm_spi.data_tx_i0_12190_12191_reset_THRU_LUT4_0, comm_spi.data_tx_i0_12190_12191_reset }
clb_pack LT_22_13 { comm_spi.data_tx_i0_12190_12191_reset_LC_22_13_1 }
set_location LT_22_13 22 13
ble_pack comm_spi.RESET_I_0_2_lut_LC_22_14_7 { comm_spi.RESET_I_0_2_lut }
clb_pack LT_22_14 { comm_spi.RESET_I_0_2_lut_LC_22_14_7 }
set_location LT_22_14 22 14
set_location iac_raw_buf_vac_raw_buf_merged11 21 7
set_location iac_raw_buf_vac_raw_buf_merged3 21 11
set_location iac_raw_buf_vac_raw_buf_merged10 21 5
set_location iac_raw_buf_vac_raw_buf_merged8 4 1
set_location iac_raw_buf_vac_raw_buf_merged4 21 13
set_location iac_raw_buf_vac_raw_buf_merged9 4 3
set_location iac_raw_buf_vac_raw_buf_merged5 21 15
set_location iac_raw_buf_vac_raw_buf_merged0 21 1
set_location iac_raw_buf_vac_raw_buf_merged6 21 17
set_location iac_raw_buf_vac_raw_buf_merged1 21 3
set_location iac_raw_buf_vac_raw_buf_merged7 21 19
set_location iac_raw_buf_vac_raw_buf_merged2 21 9
set_io VAC_DRDY 16
set_io IAC_FLT1 134
set_io DDS_SCK 112
set_io ICE_IOR_166 106
set_io ICE_IOR_119 83
set_io DDS_MOSI 113
set_io VAC_MISO 15
set_io DDS_MOSI1 43
set_io ICE_IOR_146 96
set_io VDC_CLK 24
set_io ICE_IOT_222 144
set_io IAC_CS 136
set_io ICE_IOL_18B 26
set_io ICE_IOL_13A 19
set_io ICE_IOB_81 49
set_io VAC_OSR1 2
set_io IAC_MOSI 138
set_io DDS_CS1 41
set_io ICE_IOL_4B 8
set_io ICE_IOB_94 56
set_io VAC_CS 10
set_io VAC_CLK 9
set_io ICE_SPI_CE0 76
set_io ICE_IOR_167 107
set_io ICE_IOR_118 82
set_io RTD_SDO 34
set_io IAC_OSR0 124
set_io VDC_SCLK 23
set_io VAC_FLT1 4
set_io ICE_SPI_MOSI 74
set_io ICE_IOR_165 105
set_io ICE_IOR_147 97
set_io ICE_IOL_14A 21
set_io ICE_IOL_13B 20
set_io ICE_IOB_91 55
set_io ICE_GPMO_0 78
set_io DDS_RNG_0 115
set_io VDC_RNG0 25
set_io ICE_SPI_SCLK 73
set_io ICE_IOR_152 99
set_io ICE_IOL_12A 17
set_io RTD_DRDY 29
set_io ICE_SPI_MISO 75
set_io ICE_IOT_177 118
set_io ICE_IOR_141 94
set_io ICE_IOB_102 62
set_io ICE_GPMO_2 80
set_io ICE_GPMI_0 81
set_io IAC_MISO 139
set_io VAC_OSR0 1
set_io VAC_MOSI 12
set_io TEST_LED 38
set_io ICE_IOR_148 98
set_io STAT_COMM 45
set_io ICE_SYSCLK 37
set_io ICE_IOR_161 102
set_io ICE_IOB_95 60
set_io ICE_IOB_82 52
set_io ICE_IOB_104 64
set_io IAC_CLK 135
set_io DDS_CS 110
set_io SELIRNG0 121
set_io RTD_SDI 31
set_io ICE_IOT_221 143
set_io ICE_IOT_197 128
set_io DDS_MCLK 114
set_io RTD_SCLK 32
set_io RTD_CS 33
set_io ICE_IOR_137 88
set_io IAC_OSR1 125
set_io VAC_FLT0 3
set_io ICE_IOR_144 95
set_io ICE_IOR_128 85
set_io ICE_GPMO_1 79
set_io IAC_SCLK 137
set_io EIS_SYNCCLK 47
set_io ICE_IOR_139 91
set_io ICE_IOL_4A 7
set_io VAC_SCLK 11
set_io THERMOSTAT 44
set_io ICE_IOR_164 104
set_io ICE_IOB_103 63
set_io OUT_SYNCCLK 48
set_io AMPV_POW 28
set_io VDC_SDO 22
set_io ICE_IOT_174 117
set_io ICE_IOR_140 93
set_io ICE_IOB_96 61
set_io CONT_SD 120
set_io AC_ADC_SYNC 142
set_io SELIRNG1 122
set_io ICE_IOL_12B 18
set_io ICE_IOR_160 101
set_io ICE_IOR_136 87
set_io DDS_MCLK1 39
set_io ICE_IOT_198 129
set_io ICE_IOT_173 116
set_io IAC_DRDY 141
set_io ICE_IOT_178 119
set_io ICE_IOR_138 90
set_io ICE_IOR_120 84
set_io IAC_FLT0 130
set_io DDS_SCK1 42
