 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : PIM_ALU_SYN_top
Version: M-2016.12-SP5-3
Date   : Thu Jul  9 21:17:43 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss_1p08v_125c   Library: scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
Wire Load Model Mode: top

  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRQX2MTR)    0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRQX2MTR)    0.250    0.250 f
  U0_BANK_TOP/U401/Y (INVX1MTR)                          0.055      0.305 r
  U0_BANK_TOP/U402/Y (NAND2X1MTR)                        0.074      0.379 f
  U0_BANK_TOP/U410/Y (NOR2X1MTR)                         0.141      0.520 r
  U0_BANK_TOP/U411/Y (BUFX2MTR)                          0.131      0.650 r
  U0_BANK_TOP/U421/Y (BUFX2MTR)                          0.117      0.767 r
  U0_BANK_TOP/U422/Y (AOI22X1MTR)                        0.096      0.863 f
  U0_BANK_TOP/U426/Y (AOI21X1MTR)                        0.142      1.005 r
  U0_BANK_TOP/U429/Y (NAND3BX1MTR)                       0.236      1.241 f
  U0_BANK_TOP/U209/Y (INVX1MTR)                          0.120      1.361 r
  U0_BANK_TOP/U210/Y (INVX1MTR)                          0.108      1.469 f
  U0_BANK_TOP/U430/Y (INVX1MTR)                          0.093      1.562 r
  U0_BANK_TOP/U431/Y (INVX1MTR)                          0.108      1.670 f
  U0_BANK_TOP/U432/Y (NAND2X1MTR)                        0.104      1.774 r
  U0_BANK_TOP/U294/Y (INVX1MTR)                          0.063      1.837 f
  U0_BANK_TOP/U295/Y (INVX1MTR)                          0.115      1.952 r
  U0_BANK_TOP/U11642/Y (XOR2X1MTR)                       0.073      2.025 f
  U0_BANK_TOP/DP_OP_1175J1_166_5402_U17/CO (ADDFX1MTR)    0.198     2.223 f
  U0_BANK_TOP/DP_OP_1175J1_166_5402_U16/CO (ADDFX1MTR)    0.199     2.422 f
  U0_BANK_TOP/DP_OP_1175J1_166_5402_U15/CO (ADDFX1MTR)    0.199     2.621 f
  U0_BANK_TOP/DP_OP_1175J1_166_5402_U14/CO (ADDFX1MTR)    0.199     2.820 f
  U0_BANK_TOP/DP_OP_1175J1_166_5402_U13/CO (ADDFX1MTR)    0.199     3.019 f
  U0_BANK_TOP/DP_OP_1175J1_166_5402_U12/CO (ADDFX1MTR)    0.199     3.217 f
  U0_BANK_TOP/DP_OP_1175J1_166_5402_U11/CO (ADDFX1MTR)    0.199     3.416 f
  U0_BANK_TOP/DP_OP_1175J1_166_5402_U10/CO (ADDFX1MTR)    0.199     3.615 f
  U0_BANK_TOP/DP_OP_1175J1_166_5402_U9/CO (ADDFX1MTR)    0.199      3.814 f
  U0_BANK_TOP/DP_OP_1175J1_166_5402_U8/CO (ADDFX1MTR)    0.199      4.013 f
  U0_BANK_TOP/DP_OP_1175J1_166_5402_U7/CO (ADDFX1MTR)    0.199      4.211 f
  U0_BANK_TOP/DP_OP_1175J1_166_5402_U6/CO (ADDFX1MTR)    0.199      4.410 f
  U0_BANK_TOP/DP_OP_1175J1_166_5402_U5/CO (ADDFX1MTR)    0.199      4.609 f
  U0_BANK_TOP/DP_OP_1175J1_166_5402_U4/CO (ADDFX1MTR)    0.199      4.808 f
  U0_BANK_TOP/DP_OP_1175J1_166_5402_U3/CO (ADDFX1MTR)    0.199      5.007 f
  U0_BANK_TOP/DP_OP_1175J1_166_5402_U2/CO (ADDFX1MTR)    0.193      5.199 f
  U0_BANK_TOP/U552/Y (XOR2X1MTR)                         0.193      5.392 r
  U0_BANK_TOP/U555/Y (NAND2X1MTR)                        0.207      5.599 f
  U0_BANK_TOP/U556/Y (INVX1MTR)                          0.150      5.750 r
  U0_BANK_TOP/U9705/Y (NAND2X1MTR)                       0.116      5.866 f
  U0_BANK_TOP/U9707/Y (NAND2X1MTR)                       0.078      5.943 r
  U0_BANK_TOP/U9708/Y (OAI21X1MTR)                       0.097      6.041 f
  U0_BANK_TOP/U9758/Y (NAND2X1MTR)                       0.058      6.098 r
  U0_BANK_TOP/U9759/Y (NAND2X1MTR)                       0.083      6.181 f
  U0_BANK_TOP/U10335/Y (NAND2X1MTR)                      0.054      6.236 r
  U0_BANK_TOP/U10336/Y (NAND2X1MTR)                      0.072      6.308 f
  U0_BANK_TOP/U11040/Y (NAND2X1MTR)                      0.052      6.360 r
  U0_BANK_TOP/U11041/Y (NAND2X1MTR)                      0.070      6.429 f
  U0_BANK_TOP/U11076/Y (AOI21X1MTR)                      0.104      6.533 r
  U0_BANK_TOP/U11078/Y (NOR2X1MTR)                       0.068      6.602 f
  U0_BANK_TOP/U11092/Y (NOR2X1MTR)                       0.072      6.673 r
  U0_BANK_TOP/U11093/Y (XNOR2X1MTR)                      0.138      6.811 r
  U0_BANK_TOP/U11388/Y (NAND4X1MTR)                      0.267      7.078 f
  U0_BANK_TOP/U11409/Y (OAI211X1MTR)                     0.144      7.222 r
  U0_BANK_TOP/U11411/Y (OAI22X1MTR)                      0.107      7.329 f
  U0_BANK_TOP/vACC_2_reg_1__16_/D (DFFRQX2MTR)           0.000      7.329 f
  data arrival time                                                 7.329

  clock clk_ext (rise edge)                             20.000     20.000
  clock network delay (ideal)                            0.000     20.000
  U0_BANK_TOP/vACC_2_reg_1__16_/CK (DFFRQX2MTR)          0.000     20.000 r
  library setup time                                    -0.146     19.854
  data required time                                               19.854
  --------------------------------------------------------------------------
  data required time                                               19.854
  data arrival time                                                -7.329
  --------------------------------------------------------------------------
  slack (MET)                                                      12.524


1
