 Implemented and tested multiple RTL Designs like MUX, 4bit-Counter, Up-Down Counter and ALU on FPGA. Included implemetation of VIO and ILA for ALU and 4-bit Counter to monitor the signals
