// Seed: 3811989187
module module_0 (
    output tri id_0,
    output supply1 id_1,
    output tri0 id_2,
    input supply0 id_3,
    input wand id_4,
    output wire id_5,
    input supply0 id_6,
    input uwire id_7,
    input tri0 id_8,
    output tri1 id_9,
    input wand id_10,
    output uwire id_11,
    input wand id_12,
    output uwire id_13,
    output tri id_14,
    input tri1 id_15,
    input wand id_16,
    input supply1 id_17,
    input uwire id_18,
    input wire id_19,
    output wor id_20,
    output uwire id_21,
    output supply1 id_22,
    output wand id_23,
    input wor id_24,
    output supply0 id_25,
    input uwire id_26
);
  wire id_28;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input wor id_2,
    input tri0 id_3,
    input wand id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri id_7,
    input tri0 id_8,
    output tri id_9,
    input supply1 id_10,
    output tri0 id_11
);
  wor id_13;
  assign id_13 = id_5;
  assign id_13 = id_10;
  wire id_14;
  module_0(
      id_0,
      id_13,
      id_13,
      id_7,
      id_5,
      id_9,
      id_6,
      id_5,
      id_4,
      id_9,
      id_10,
      id_9,
      id_4,
      id_11,
      id_11,
      id_4,
      id_6,
      id_3,
      id_4,
      id_3,
      id_0,
      id_13,
      id_13,
      id_0,
      id_4,
      id_11,
      id_6
  );
endmodule
