Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 17 16:43:06 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file DSCH_AXI_PERIPH_wrapper_timing_summary_routed.rpt -pb DSCH_AXI_PERIPH_wrapper_timing_summary_routed.pb -rpx DSCH_AXI_PERIPH_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : DSCH_AXI_PERIPH_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.898     -372.845                    421                 2724        0.041        0.000                      0                 2724       -0.186      -23.447                     126                  1453  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
DSCH_AXI_PERIPH_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_1_1  {0.000 1.613}        3.226           310.000         
  clkfbout_DSCH_AXI_PERIPH_clk_wiz_0_1_1  {0.000 25.000}       50.000          20.000          
DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1    {0.000 5.000}        10.000          100.000         
  clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0    {0.000 1.087}        2.174           460.000         
  clkfbout_DSCH_AXI_PERIPH_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
clk_fpga_0                                {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
DSCH_AXI_PERIPH_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_1_1                                                                                                                                                    0.001        0.000                       0                     6  
  clkfbout_DSCH_AXI_PERIPH_clk_wiz_0_1_1                                                                                                                                                   47.845        0.000                       0                     3  
DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0         -1.774     -196.400                    374                  471        0.161        0.000                      0                  471       -0.186      -23.447                     126                   216  
  clkfbout_DSCH_AXI_PERIPH_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  
clk_fpga_0                                      3.133        0.000                      0                 2208        0.041        0.000                      0                 2208        4.020        0.000                       0                  1223  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                            clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0       -3.898     -176.574                     48                   48        0.109        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  DSCH_AXI_PERIPH_i/clk_wiz_0/inst/clk_in1
  To Clock:  DSCH_AXI_PERIPH_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DSCH_AXI_PERIPH_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DSCH_AXI_PERIPH_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  DSCH_AXI_PERIPH_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  DSCH_AXI_PERIPH_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  DSCH_AXI_PERIPH_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  DSCH_AXI_PERIPH_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  DSCH_AXI_PERIPH_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  DSCH_AXI_PERIPH_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_1_1
  To Clock:  clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_1_1
Waveform(ns):       { 0.000 1.613 }
Period(ns):         3.226
Sources:            { DSCH_AXI_PERIPH_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         3.226       0.001      IDELAYCTRL_X0Y0  DSCH_AXI_PERIPH_i/IDELAY_CTRL_WRAPPER_0/U0/IDELAYCTRL_inst/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         3.226       0.001      IDELAYCTRL_X1Y0  DSCH_AXI_PERIPH_i/IDELAY_CTRL_WRAPPER_0/U0/IDELAYCTRL_inst_REPLICATED_0/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         3.226       0.001      IDELAYCTRL_X1Y1  DSCH_AXI_PERIPH_i/IDELAY_CTRL_WRAPPER_0/U0/IDELAYCTRL_inst_REPLICATED_0_1/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         3.226       0.001      IDELAYCTRL_X1Y2  DSCH_AXI_PERIPH_i/IDELAY_CTRL_WRAPPER_0/U0/IDELAYCTRL_inst_REPLICATED_0_2/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         3.226       1.071      BUFGCTRL_X0Y2    DSCH_AXI_PERIPH_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.226       1.977      MMCME2_ADV_X0Y0  DSCH_AXI_PERIPH_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         3.226       2.038      IDELAYCTRL_X0Y0  DSCH_AXI_PERIPH_i/IDELAY_CTRL_WRAPPER_0/U0/IDELAYCTRL_inst/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         3.226       2.038      IDELAYCTRL_X1Y0  DSCH_AXI_PERIPH_i/IDELAY_CTRL_WRAPPER_0/U0/IDELAYCTRL_inst_REPLICATED_0/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         3.226       2.038      IDELAYCTRL_X1Y1  DSCH_AXI_PERIPH_i/IDELAY_CTRL_WRAPPER_0/U0/IDELAYCTRL_inst_REPLICATED_0_1/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         3.226       2.038      IDELAYCTRL_X1Y2  DSCH_AXI_PERIPH_i/IDELAY_CTRL_WRAPPER_0/U0/IDELAYCTRL_inst_REPLICATED_0_2/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.226       210.134    MMCME2_ADV_X0Y0  DSCH_AXI_PERIPH_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DSCH_AXI_PERIPH_clk_wiz_0_1_1
  To Clock:  clkfbout_DSCH_AXI_PERIPH_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DSCH_AXI_PERIPH_clk_wiz_0_1_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { DSCH_AXI_PERIPH_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    DSCH_AXI_PERIPH_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  DSCH_AXI_PERIPH_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  DSCH_AXI_PERIPH_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  DSCH_AXI_PERIPH_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  DSCH_AXI_PERIPH_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
  To Clock:  DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  To Clock:  clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0

Setup :          374  Failing Endpoints,  Worst Slack       -1.774ns,  Total Violation     -196.400ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :          126  Failing Endpoints,  Worst Slack       -0.186ns,  Total Violation      -23.447ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.774ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[58].DELX/DEL0/IDELAYE2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@2.174ns - clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.456ns (12.612%)  route 3.160ns (87.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 3.834 - 2.174 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.806     1.806    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.783     1.786    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/LDCLK
    SLICE_X93Y61         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y61         FDRE (Prop_fdre_C_Q)         0.456     2.242 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/Q
                         net (fo=235, routed)         3.160     5.402    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[58].DELX/DEL0/CNTVALUEIN[0]
    IDELAY_X0Y45         IDELAYE2                                     r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[58].DELX/DEL0/IDELAYE2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.612     3.786    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.657     3.834    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[58].DELX/DEL0/LDCLK
    IDELAY_X0Y45         IDELAYE2                                     r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[58].DELX/DEL0/IDELAYE2_inst/C
                         clock pessimism              0.000     3.834    
                         clock uncertainty           -0.105     3.729    
    IDELAY_X0Y45         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102     3.627    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[58].DELX/DEL0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                          3.627    
                         arrival time                          -5.402    
  -------------------------------------------------------------------
                         slack                                 -1.774    

Slack (VIOLATED) :        -1.774ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[58].DELX/DEL0/IDELAYE2_inst/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@2.174ns - clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.456ns (12.612%)  route 3.160ns (87.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 3.834 - 2.174 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.806     1.806    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.783     1.786    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/LDCLK
    SLICE_X93Y61         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y61         FDRE (Prop_fdre_C_Q)         0.456     2.242 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/Q
                         net (fo=235, routed)         3.160     5.402    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[58].DELX/DEL0/CNTVALUEIN[0]
    IDELAY_X0Y45         IDELAYE2                                     r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[58].DELX/DEL0/IDELAYE2_inst/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.612     3.786    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.657     3.834    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[58].DELX/DEL0/LDCLK
    IDELAY_X0Y45         IDELAYE2                                     r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[58].DELX/DEL0/IDELAYE2_inst/C
                         clock pessimism              0.000     3.834    
                         clock uncertainty           -0.105     3.729    
    IDELAY_X0Y45         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102     3.627    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[58].DELX/DEL0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                          3.627    
                         arrival time                          -5.402    
  -------------------------------------------------------------------
                         slack                                 -1.774    

Slack (VIOLATED) :        -1.670ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/IDELAYE2_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@2.174ns - clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.456ns (12.990%)  route 3.054ns (87.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 3.833 - 2.174 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.806     1.806    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.783     1.786    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/LDCLK
    SLICE_X93Y61         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y61         FDRE (Prop_fdre_C_Q)         0.456     2.242 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/Q
                         net (fo=235, routed)         3.054     5.296    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/CNTVALUEIN[0]
    IDELAY_X0Y41         IDELAYE2                                     r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/IDELAYE2_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.612     3.786    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.656     3.833    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/LDCLK
    IDELAY_X0Y41         IDELAYE2                                     r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/IDELAYE2_inst/C
                         clock pessimism              0.000     3.833    
                         clock uncertainty           -0.105     3.728    
    IDELAY_X0Y41         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102     3.626    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                          3.626    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                 -1.670    

Slack (VIOLATED) :        -1.657ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[58].DELX/DEL0/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@2.174ns - clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.456ns (13.034%)  route 3.042ns (86.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 3.834 - 2.174 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.806     1.806    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.783     1.786    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/LDCLK
    SLICE_X93Y61         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y61         FDRE (Prop_fdre_C_Q)         0.456     2.242 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/Q
                         net (fo=235, routed)         3.042     5.284    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[58].DELX/DEL0/CNTVALUEIN[0]
    IDELAY_X0Y45         IDELAYE2                                     r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[58].DELX/DEL0/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.612     3.786    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.657     3.834    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[58].DELX/DEL0/LDCLK
    IDELAY_X0Y45         IDELAYE2                                     r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[58].DELX/DEL0/IDELAYE2_inst/C
                         clock pessimism              0.000     3.834    
                         clock uncertainty           -0.105     3.729    
    IDELAY_X0Y45         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102     3.627    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[58].DELX/DEL0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                          3.627    
                         arrival time                          -5.284    
  -------------------------------------------------------------------
                         slack                                 -1.657    

Slack (VIOLATED) :        -1.648ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@2.174ns - clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.456ns (13.073%)  route 3.032ns (86.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 3.833 - 2.174 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.806     1.806    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.783     1.786    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/LDCLK
    SLICE_X93Y61         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y61         FDRE (Prop_fdre_C_Q)         0.456     2.242 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/Q
                         net (fo=235, routed)         3.032     5.274    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/CNTVALUEIN[0]
    IDELAY_X0Y41         IDELAYE2                                     r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.612     3.786    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.656     3.833    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/LDCLK
    IDELAY_X0Y41         IDELAYE2                                     r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/IDELAYE2_inst/C
                         clock pessimism              0.000     3.833    
                         clock uncertainty           -0.105     3.728    
    IDELAY_X0Y41         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102     3.626    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                          3.626    
                         arrival time                          -5.274    
  -------------------------------------------------------------------
                         slack                                 -1.648    

Slack (VIOLATED) :        -1.648ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/IDELAYE2_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@2.174ns - clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.456ns (13.073%)  route 3.032ns (86.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 3.833 - 2.174 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.806     1.806    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.783     1.786    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/LDCLK
    SLICE_X93Y61         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y61         FDRE (Prop_fdre_C_Q)         0.456     2.242 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/Q
                         net (fo=235, routed)         3.032     5.274    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/CNTVALUEIN[0]
    IDELAY_X0Y41         IDELAYE2                                     r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/IDELAYE2_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.612     3.786    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.656     3.833    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/LDCLK
    IDELAY_X0Y41         IDELAYE2                                     r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/IDELAYE2_inst/C
                         clock pessimism              0.000     3.833    
                         clock uncertainty           -0.105     3.728    
    IDELAY_X0Y41         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102     3.626    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                          3.626    
                         arrival time                          -5.274    
  -------------------------------------------------------------------
                         slack                                 -1.648    

Slack (VIOLATED) :        -1.641ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/IDELAYE2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@2.174ns - clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.456ns (13.098%)  route 3.025ns (86.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 3.833 - 2.174 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.806     1.806    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.783     1.786    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/LDCLK
    SLICE_X93Y61         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y61         FDRE (Prop_fdre_C_Q)         0.456     2.242 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/Q
                         net (fo=235, routed)         3.025     5.267    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/CNTVALUEIN[0]
    IDELAY_X0Y41         IDELAYE2                                     r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/IDELAYE2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.612     3.786    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.656     3.833    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/LDCLK
    IDELAY_X0Y41         IDELAYE2                                     r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/IDELAYE2_inst/C
                         clock pessimism              0.000     3.833    
                         clock uncertainty           -0.105     3.728    
    IDELAY_X0Y41         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102     3.626    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                          3.626    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                 -1.641    

Slack (VIOLATED) :        -1.640ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[5].DELX/DEL0/IDELAYE2_inst/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@2.174ns - clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.456ns (13.097%)  route 3.026ns (86.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 3.834 - 2.174 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.806     1.806    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.783     1.786    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/LDCLK
    SLICE_X93Y61         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y61         FDRE (Prop_fdre_C_Q)         0.456     2.242 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/Q
                         net (fo=235, routed)         3.026     5.268    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[5].DELX/DEL0/CNTVALUEIN[0]
    IDELAY_X0Y43         IDELAYE2                                     r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[5].DELX/DEL0/IDELAYE2_inst/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.612     3.786    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.657     3.834    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[5].DELX/DEL0/LDCLK
    IDELAY_X0Y43         IDELAYE2                                     r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[5].DELX/DEL0/IDELAYE2_inst/C
                         clock pessimism              0.000     3.834    
                         clock uncertainty           -0.105     3.729    
    IDELAY_X0Y43         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102     3.627    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[5].DELX/DEL0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                          3.627    
                         arrival time                          -5.268    
  -------------------------------------------------------------------
                         slack                                 -1.640    

Slack (VIOLATED) :        -1.629ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/IDELAYE2_inst/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@2.174ns - clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 0.456ns (13.143%)  route 3.014ns (86.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 3.833 - 2.174 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.806     1.806    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.783     1.786    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/LDCLK
    SLICE_X93Y61         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y61         FDRE (Prop_fdre_C_Q)         0.456     2.242 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/Q
                         net (fo=235, routed)         3.014     5.256    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/CNTVALUEIN[0]
    IDELAY_X0Y41         IDELAYE2                                     r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/IDELAYE2_inst/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.612     3.786    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.656     3.833    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/LDCLK
    IDELAY_X0Y41         IDELAYE2                                     r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/IDELAYE2_inst/C
                         clock pessimism              0.000     3.833    
                         clock uncertainty           -0.105     3.728    
    IDELAY_X0Y41         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102     3.626    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[61].DELX/DEL0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                          3.626    
                         arrival time                          -5.256    
  -------------------------------------------------------------------
                         slack                                 -1.629    

Slack (VIOLATED) :        -1.624ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[5].DELX/DEL0/IDELAYE2_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@2.174ns - clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.456ns (13.157%)  route 3.010ns (86.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 3.834 - 2.174 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.806     1.806    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.783     1.786    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/LDCLK
    SLICE_X93Y61         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y61         FDRE (Prop_fdre_C_Q)         0.456     2.242 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[62].DELX/TAP0_reg[4]/Q
                         net (fo=235, routed)         3.010     5.252    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[5].DELX/DEL0/CNTVALUEIN[0]
    IDELAY_X0Y43         IDELAYE2                                     r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[5].DELX/DEL0/IDELAYE2_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.612     3.786    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.657     3.834    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[5].DELX/DEL0/LDCLK
    IDELAY_X0Y43         IDELAYE2                                     r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[5].DELX/DEL0/IDELAYE2_inst/C
                         clock pessimism              0.000     3.834    
                         clock uncertainty           -0.105     3.729    
    IDELAY_X0Y43         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102     3.627    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[5].DELX/DEL0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                          3.627    
                         arrival time                          -5.252    
  -------------------------------------------------------------------
                         slack                                 -1.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns - clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.664%)  route 0.112ns (44.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.597     0.597    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.558     0.560    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X45Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q
                         net (fo=2, routed)           0.112     0.813    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/ctrval[12]
    SLICE_X46Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.864     0.864    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.826     0.828    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X46Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[12]/C
                         clock pessimism             -0.252     0.576    
    SLICE_X46Y94         FDRE (Hold_fdre_C_D)         0.076     0.652    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/encoder64/output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns - clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.597     0.597    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.558     0.560    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/encoder64/MCLK
    SLICE_X47Y93         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/encoder64/output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/encoder64/output_reg[4]/Q
                         net (fo=2, routed)           0.122     0.823    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/output[4]
    SLICE_X46Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.864     0.864    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.826     0.828    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X46Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay1_reg[4]/C
                         clock pessimism             -0.252     0.576    
    SLICE_X46Y94         FDRE (Hold_fdre_C_D)         0.060     0.636    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/encoder64/output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns - clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.961%)  route 0.180ns (56.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.597     0.597    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.558     0.560    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/encoder64/MCLK
    SLICE_X47Y93         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/encoder64/output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/encoder64/output_reg[4]/Q
                         net (fo=2, routed)           0.180     0.880    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/output[4]
    SLICE_X48Y93         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.864     0.864    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.826     0.828    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X48Y93         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay0_reg[4]/C
                         clock pessimism             -0.234     0.594    
    SLICE_X48Y93         FDRE (Hold_fdre_C_D)         0.076     0.670    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay0_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns - clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.208%)  route 0.164ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.597     0.597    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.558     0.560    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X45Y95         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/Q
                         net (fo=2, routed)           0.164     0.865    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/ctrval[19]
    SLICE_X47Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.864     0.864    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.826     0.828    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X47Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[19]/C
                         clock pessimism             -0.252     0.576    
    SLICE_X47Y94         FDRE (Hold_fdre_C_D)         0.075     0.651    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns - clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.042%)  route 0.165ns (53.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.597     0.597    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.558     0.560    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X45Y96         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/Q
                         net (fo=2, routed)           0.165     0.866    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/ctrval[21]
    SLICE_X47Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.864     0.864    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.826     0.828    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X47Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[21]/C
                         clock pessimism             -0.252     0.576    
    SLICE_X47Y94         FDRE (Hold_fdre_C_D)         0.071     0.647    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns - clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.037%)  route 0.165ns (53.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.597     0.597    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.559     0.561    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X45Y98         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=2, routed)           0.165     0.867    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/ctrval[28]
    SLICE_X47Y96         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.864     0.864    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.826     0.828    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X47Y96         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[28]/C
                         clock pessimism             -0.252     0.576    
    SLICE_X47Y96         FDRE (Hold_fdre_C_D)         0.070     0.646    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns - clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.158%)  route 0.193ns (57.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.597     0.597    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.557     0.559    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X45Y92         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=2, routed)           0.193     0.893    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/ctrval[7]
    SLICE_X48Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.864     0.864    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.826     0.828    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X48Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[7]/C
                         clock pessimism             -0.234     0.594    
    SLICE_X48Y94         FDRE (Hold_fdre_C_D)         0.078     0.672    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns - clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.158%)  route 0.193ns (57.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.597     0.597    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.558     0.560    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X45Y93         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                         net (fo=2, routed)           0.193     0.894    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/ctrval[11]
    SLICE_X48Y95         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.864     0.864    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.826     0.828    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X48Y95         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[11]/C
                         clock pessimism             -0.234     0.594    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.078     0.672    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns - clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.532%)  route 0.191ns (57.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.597     0.597    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.558     0.560    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X45Y95         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=2, routed)           0.191     0.891    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/ctrval[16]
    SLICE_X49Y93         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.864     0.864    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.826     0.828    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X49Y93         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[16]/C
                         clock pessimism             -0.234     0.594    
    SLICE_X49Y93         FDRE (Hold_fdre_C_D)         0.075     0.669    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns - clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.533%)  route 0.169ns (54.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.597     0.597    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.557     0.559    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X45Y92         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.169     0.868    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/ctrval[6]
    SLICE_X49Y93         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.864     0.864    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.826     0.828    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X49Y93         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[6]/C
                         clock pessimism             -0.234     0.594    
    SLICE_X49Y93         FDRE (Hold_fdre_C_D)         0.047     0.641    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
Waveform(ns):       { 0.000 1.087 }
Period(ns):         2.174
Sources:            { DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         2.174       -0.186     IDELAY_X1Y128    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[1].DELX/DEL0/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         2.174       -0.186     IDELAY_X1Y125    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[1].DELX/DEL1/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         2.174       -0.186     IDELAY_X1Y126    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[20].DELX/DEL0/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         2.174       -0.186     IDELAY_X1Y123    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[20].DELX/DEL1/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         2.174       -0.186     IDELAY_X1Y101    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[30].DELX/DEL1/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         2.174       -0.186     IDELAY_X1Y102    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[31].DELX/DEL0/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         2.174       -0.186     IDELAY_X1Y100    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[31].DELX/DEL1/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         2.174       -0.186     IDELAY_X1Y99     DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[32].DELX/DEL0/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         2.174       -0.186     IDELAY_X1Y78     DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[42].DELX/DEL0/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         2.174       -0.186     IDELAY_X1Y75     DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DELAYLINE_wrapper_0/U0/DELAYLINE_i/Delays_0/U0/GEN_DEL[42].DELX/DEL1/IDELAYE2_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y97     DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y97     DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y97     DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y97     DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y98     DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y98     DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y98     DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y98     DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y94     DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y94     DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X48Y93     DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X48Y93     DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X48Y93     DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X48Y93     DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X48Y93     DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X48Y93     DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay0_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X48Y93     DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X48Y93     DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X48Y93     DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay0_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X48Y93     DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay0_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DSCH_AXI_PERIPH_clk_wiz_0_0
  To Clock:  clkfbout_DSCH_AXI_PERIPH_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DSCH_AXI_PERIPH_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    DSCH_AXI_PERIPH_i/ref_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 2.562ns (37.810%)  route 4.214ns (62.190%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.844     3.138    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y104        FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.393     5.049    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X32Y103        LUT2 (Prop_lut2_I1_O)        0.150     5.199 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.111     6.310    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y102        LUT5 (Prop_lut5_I1_O)        0.372     6.682 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.832     7.514    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y98         LUT4 (Prop_lut4_I3_O)        0.328     7.842 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.842    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.392 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.392    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.705 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.878     9.583    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X29Y101        LUT3 (Prop_lut3_I0_O)        0.331     9.914 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.914    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X29Y101        FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.700    12.879    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y101        FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.247    13.126    
                         clock uncertainty           -0.154    12.972    
    SLICE_X29Y101        FDRE (Setup_fdre_C_D)        0.075    13.047    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         13.047    
                         arrival time                          -9.914    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.717ns  (logic 2.276ns (33.882%)  route 4.441ns (66.118%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.844     3.138    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y104        FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.393     5.049    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X32Y103        LUT2 (Prop_lut2_I1_O)        0.150     5.199 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.111     6.310    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y102        LUT5 (Prop_lut5_I1_O)        0.372     6.682 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.832     7.514    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y98         LUT4 (Prop_lut4_I3_O)        0.328     7.842 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.842    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.422 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           1.106     9.527    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X29Y101        LUT3 (Prop_lut3_I0_O)        0.328     9.855 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     9.855    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X29Y101        FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.700    12.879    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y101        FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.247    13.126    
                         clock uncertainty           -0.154    12.972    
    SLICE_X29Y101        FDRE (Setup_fdre_C_D)        0.075    13.047    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         13.047    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.283ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 1.394ns (24.979%)  route 4.187ns (75.021%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.844     3.138    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y104        FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.393     5.049    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X32Y103        LUT2 (Prop_lut2_I1_O)        0.150     5.199 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.111     6.310    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y102        LUT5 (Prop_lut5_I1_O)        0.372     6.682 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.951     7.633    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X31Y96         LUT5 (Prop_lut5_I0_O)        0.354     7.987 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.732     8.719    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_1
    SLICE_X33Y95         FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.479    12.658    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y95         FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X33Y95         FDRE (Setup_fdre_C_R)       -0.631    12.002    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                          -8.719    
  -------------------------------------------------------------------
                         slack                                  3.283    

Slack (MET) :             3.335ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.617ns  (logic 2.695ns (40.726%)  route 3.922ns (59.274%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.844     3.138    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y104        FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.393     5.049    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X32Y103        LUT2 (Prop_lut2_I1_O)        0.150     5.199 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.111     6.310    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y102        LUT5 (Prop_lut5_I1_O)        0.372     6.682 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.832     7.514    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y98         LUT4 (Prop_lut4_I3_O)        0.328     7.842 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.842    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.392 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.392    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.506 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.506    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.840 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.586     9.426    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X30Y100        LUT3 (Prop_lut3_I0_O)        0.329     9.755 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.755    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X30Y100        FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.700    12.879    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y100        FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.247    13.126    
                         clock uncertainty           -0.154    12.972    
    SLICE_X30Y100        FDRE (Setup_fdre_C_D)        0.118    13.090    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         13.090    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  3.335    

Slack (MET) :             3.415ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 1.394ns (25.371%)  route 4.100ns (74.629%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.844     3.138    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y104        FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.393     5.049    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X32Y103        LUT2 (Prop_lut2_I1_O)        0.150     5.199 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.111     6.310    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y102        LUT5 (Prop_lut5_I1_O)        0.372     6.682 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.951     7.633    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X31Y96         LUT5 (Prop_lut5_I0_O)        0.354     7.987 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.646     8.632    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_1
    SLICE_X31Y93         FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.525    12.704    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y93         FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X31Y93         FDRE (Setup_fdre_C_R)       -0.631    12.048    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.048    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                  3.415    

Slack (MET) :             3.415ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 1.394ns (25.371%)  route 4.100ns (74.629%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.844     3.138    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y104        FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.393     5.049    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X32Y103        LUT2 (Prop_lut2_I1_O)        0.150     5.199 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.111     6.310    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y102        LUT5 (Prop_lut5_I1_O)        0.372     6.682 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.951     7.633    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X31Y96         LUT5 (Prop_lut5_I0_O)        0.354     7.987 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.646     8.632    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_1
    SLICE_X31Y93         FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.525    12.704    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y93         FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X31Y93         FDRE (Setup_fdre_C_R)       -0.631    12.048    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.048    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                  3.415    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 2.210ns (35.766%)  route 3.969ns (64.234%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.844     3.138    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y104        FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.395     5.051    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X32Y102        LUT2 (Prop_lut2_I0_O)        0.152     5.203 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          1.585     6.787    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X30Y84         LUT6 (Prop_lut6_I3_O)        0.348     7.135 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.135    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.668 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.668    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.785 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.785    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.004 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[11]_i_3__0/O[0]
                         net (fo=1, routed)           0.990     8.994    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/O[0]
    SLICE_X31Y87         LUT3 (Prop_lut3_I0_O)        0.323     9.317 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     9.317    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1__0_n_0
    SLICE_X31Y87         FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.521    12.700    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y87         FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X31Y87         FDRE (Setup_fdre_C_D)        0.075    12.750    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  3.432    

Slack (MET) :             3.455ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 2.551ns (39.524%)  route 3.903ns (60.476%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.844     3.138    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y104        FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.393     5.049    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X32Y103        LUT2 (Prop_lut2_I1_O)        0.150     5.199 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.111     6.310    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y102        LUT5 (Prop_lut5_I1_O)        0.372     6.682 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.832     7.514    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y98         LUT4 (Prop_lut4_I3_O)        0.328     7.842 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.842    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.392 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.392    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.726 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.568     9.293    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X29Y101        LUT3 (Prop_lut3_I0_O)        0.299     9.592 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.592    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X29Y101        FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.700    12.879    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y101        FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.247    13.126    
                         clock uncertainty           -0.154    12.972    
    SLICE_X29Y101        FDRE (Setup_fdre_C_D)        0.075    13.047    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         13.047    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                  3.455    

Slack (MET) :             3.467ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.485ns  (logic 2.338ns (36.053%)  route 4.147ns (63.947%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.844     3.138    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y104        FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.393     5.049    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X32Y103        LUT2 (Prop_lut2_I1_O)        0.150     5.199 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.111     6.310    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y102        LUT5 (Prop_lut5_I1_O)        0.372     6.682 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.832     7.514    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y98         LUT4 (Prop_lut4_I3_O)        0.328     7.842 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.842    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y98         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.482 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.811     9.293    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X30Y100        LUT3 (Prop_lut3_I0_O)        0.330     9.623 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.623    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X30Y100        FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.700    12.879    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y100        FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.247    13.126    
                         clock uncertainty           -0.154    12.972    
    SLICE_X30Y100        FDRE (Setup_fdre_C_D)        0.118    13.090    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         13.090    
                         arrival time                          -9.623    
  -------------------------------------------------------------------
                         slack                                  3.467    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 2.208ns (35.958%)  route 3.932ns (64.042%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.844     3.138    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y104        FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.395     5.051    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X32Y102        LUT2 (Prop_lut2_I0_O)        0.152     5.203 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          1.585     6.787    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X30Y84         LUT6 (Prop_lut6_I3_O)        0.348     7.135 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.135    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.668 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.668    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.991 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0/O[1]
                         net (fo=1, routed)           0.953     8.944    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]_0[1]
    SLICE_X31Y88         LUT3 (Prop_lut3_I0_O)        0.334     9.278 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     9.278    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1__0_n_0
    SLICE_X31Y88         FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.522    12.701    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y88         FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.129    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X31Y88         FDRE (Setup_fdre_C_D)        0.075    12.751    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                  3.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.209ns (43.313%)  route 0.274ns (56.687%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.577     0.913    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X30Y99         FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.274     1.350    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[23]
    SLICE_X31Y102        LUT4 (Prop_lut4_I0_O)        0.045     1.395 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[24]_i_1/O
                         net (fo=1, routed)           0.000     1.395    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[24]
    SLICE_X31Y102        FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.931     1.297    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X31Y102        FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y102        FDRE (Hold_fdre_C_D)         0.092     1.354    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.559     0.895    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y98         FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.110     1.169    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X34Y97         SRLC32E                                      r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.826     1.192    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.281     0.911    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.094    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[6].reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.471%)  route 0.198ns (51.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.639     0.975    DSCH_AXI_PERIPH_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y100        FDRE                                         r  DSCH_AXI_PERIPH_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  DSCH_AXI_PERIPH_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=86, routed)          0.198     1.314    DSCH_AXI_PERIPH_i/DATA/U0/gpio_core_1/Q[1]
    SLICE_X38Y98         LUT5 (Prop_lut5_I2_O)        0.045     1.359 r  DSCH_AXI_PERIPH_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[6].reg1[6]_i_1/O
                         net (fo=1, routed)           0.000     1.359    DSCH_AXI_PERIPH_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[6].reg1[6]_i_1_n_0
    SLICE_X38Y98         FDRE                                         r  DSCH_AXI_PERIPH_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[6].reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.825     1.191    DSCH_AXI_PERIPH_i/DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y98         FDRE                                         r  DSCH_AXI_PERIPH_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[6].reg1_reg[6]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y98         FDRE (Hold_fdre_C_D)         0.121     1.277    DSCH_AXI_PERIPH_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[6].reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.164ns (34.142%)  route 0.316ns (65.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.573     0.909    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y95         FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y95         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.316     1.389    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[20]
    SLICE_X27Y106        FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.929     1.295    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y106        FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X27Y106        FDRE (Hold_fdre_C_D)         0.046     1.306    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.220%)  route 0.200ns (51.780%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.639     0.975    DSCH_AXI_PERIPH_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y100        FDRE                                         r  DSCH_AXI_PERIPH_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  DSCH_AXI_PERIPH_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=86, routed)          0.200     1.316    DSCH_AXI_PERIPH_i/DATA/U0/gpio_core_1/Q[1]
    SLICE_X38Y98         LUT5 (Prop_lut5_I2_O)        0.045     1.361 r  DSCH_AXI_PERIPH_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.361    DSCH_AXI_PERIPH_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1[4]_i_1_n_0
    SLICE_X38Y98         FDRE                                         r  DSCH_AXI_PERIPH_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.825     1.191    DSCH_AXI_PERIPH_i/DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y98         FDRE                                         r  DSCH_AXI_PERIPH_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y98         FDRE (Hold_fdre_C_D)         0.121     1.277    DSCH_AXI_PERIPH_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.229ns (41.736%)  route 0.320ns (58.264%))
  Logic Levels:           2  (LUT3=1 SRLC32E=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.574     0.910    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X27Y98         FDSE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDSE (Prop_fdse_C_Q)         0.141     1.051 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]/Q
                         net (fo=17, routed)          0.161     1.212    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]
    SLICE_X26Y100        SRLC32E (Prop_srlc32e_A[4]_Q)
                                                      0.045     1.257 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/Q
                         net (fo=2, routed)           0.158     1.415    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[46]_0[12]
    SLICE_X27Y100        LUT3 (Prop_lut3_I0_O)        0.043     1.458 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_2/O
                         net (fo=1, routed)           0.000     1.458    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_2_n_0
    SLICE_X27Y100        FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.930     1.296    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.107     1.368    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/MAXIGP0RID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.169%)  route 0.178ns (55.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.656     0.992    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[41]/Q
                         net (fo=1, routed)           0.178     1.311    DSCH_AXI_PERIPH_i/processing_system7_0/inst/M_AXI_GP0_RID[6]
    PS7_X0Y0             PS7                                          r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/MAXIGP0RID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.885     1.251    DSCH_AXI_PERIPH_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RID[6])
                                                      0.000     1.216    DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/MAXIGP0RID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.561%)  route 0.183ns (56.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.656     0.992    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[44]/Q
                         net (fo=1, routed)           0.183     1.316    DSCH_AXI_PERIPH_i/processing_system7_0/inst/M_AXI_GP0_RID[9]
    PS7_X0Y0             PS7                                          r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/MAXIGP0RID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.885     1.251    DSCH_AXI_PERIPH_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RID[9])
                                                      0.000     1.216    DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[31].reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/DATA/U0/ip2bus_data_i_D1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.556     0.892    DSCH_AXI_PERIPH_i/DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[31].reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  DSCH_AXI_PERIPH_i/DATA/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[31].reg1_reg[31]/Q
                         net (fo=1, routed)           0.052     1.085    DSCH_AXI_PERIPH_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[31].reg1_reg
    SLICE_X38Y94         LUT5 (Prop_lut5_I2_O)        0.045     1.130 r  DSCH_AXI_PERIPH_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[31]_i_1/O
                         net (fo=1, routed)           0.000     1.130    DSCH_AXI_PERIPH_i/DATA/U0/ip2bus_data[31]
    SLICE_X38Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DATA/U0/ip2bus_data_i_D1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.824     1.190    DSCH_AXI_PERIPH_i/DATA/U0/s_axi_aclk
    SLICE_X38Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DATA/U0/ip2bus_data_i_D1_reg[31]/C
                         clock pessimism             -0.285     0.905    
    SLICE_X38Y94         FDRE (Hold_fdre_C_D)         0.121     1.026    DSCH_AXI_PERIPH_i/DATA/U0/ip2bus_data_i_D1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.166%)  route 0.120ns (44.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.557     0.893    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y92         FDRE                                         r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.120     1.161    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y92         SRLC32E                                      r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.824     1.190    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.056    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X36Y102   DSCH_AXI_PERIPH_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y101   DSCH_AXI_PERIPH_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y101   DSCH_AXI_PERIPH_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y101   DSCH_AXI_PERIPH_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y101   DSCH_AXI_PERIPH_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y101   DSCH_AXI_PERIPH_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y101   DSCH_AXI_PERIPH_i/DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y96    DSCH_AXI_PERIPH_i/DATA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y97    DSCH_AXI_PERIPH_i/DATA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y105   DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y105   DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y99    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y95    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y99    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y86    DSCH_AXI_PERIPH_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y105   DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y105   DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y105   DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y105   DSCH_AXI_PERIPH_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0

Setup :           48  Failing Endpoints,  Worst Slack       -3.898ns,  Total Violation     -176.574ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.898ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.965ns  (logic 0.580ns (29.517%)  route 1.385ns (70.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 31.917 - 30.435 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 32.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.650    32.944    DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.456    33.400 f  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.711    34.111    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/resetn
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.124    34.235 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/brdy_i_1/O
                         net (fo=45, routed)          0.674    34.909    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/p_0_in
    SLICE_X48Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.612    32.047    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.480    31.917    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X48Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[18]/C
                         clock pessimism              0.000    31.917    
                         clock uncertainty           -0.477    31.440    
    SLICE_X48Y94         FDRE (Setup_fdre_C_R)       -0.429    31.011    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[18]
  -------------------------------------------------------------------
                         required time                         31.011    
                         arrival time                         -34.909    
  -------------------------------------------------------------------
                         slack                                 -3.898    

Slack (VIOLATED) :        -3.898ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.965ns  (logic 0.580ns (29.517%)  route 1.385ns (70.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 31.917 - 30.435 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 32.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.650    32.944    DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.456    33.400 f  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.711    34.111    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/resetn
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.124    34.235 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/brdy_i_1/O
                         net (fo=45, routed)          0.674    34.909    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/p_0_in
    SLICE_X48Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.612    32.047    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.480    31.917    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X48Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[1]/C
                         clock pessimism              0.000    31.917    
                         clock uncertainty           -0.477    31.440    
    SLICE_X48Y94         FDRE (Setup_fdre_C_R)       -0.429    31.011    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[1]
  -------------------------------------------------------------------
                         required time                         31.011    
                         arrival time                         -34.909    
  -------------------------------------------------------------------
                         slack                                 -3.898    

Slack (VIOLATED) :        -3.898ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.965ns  (logic 0.580ns (29.517%)  route 1.385ns (70.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 31.917 - 30.435 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 32.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.650    32.944    DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.456    33.400 f  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.711    34.111    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/resetn
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.124    34.235 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/brdy_i_1/O
                         net (fo=45, routed)          0.674    34.909    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/p_0_in
    SLICE_X48Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.612    32.047    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.480    31.917    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X48Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[2]/C
                         clock pessimism              0.000    31.917    
                         clock uncertainty           -0.477    31.440    
    SLICE_X48Y94         FDRE (Setup_fdre_C_R)       -0.429    31.011    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[2]
  -------------------------------------------------------------------
                         required time                         31.011    
                         arrival time                         -34.909    
  -------------------------------------------------------------------
                         slack                                 -3.898    

Slack (VIOLATED) :        -3.898ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.965ns  (logic 0.580ns (29.517%)  route 1.385ns (70.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 31.917 - 30.435 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 32.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.650    32.944    DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.456    33.400 f  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.711    34.111    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/resetn
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.124    34.235 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/brdy_i_1/O
                         net (fo=45, routed)          0.674    34.909    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/p_0_in
    SLICE_X48Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.612    32.047    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.480    31.917    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X48Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[31]/C
                         clock pessimism              0.000    31.917    
                         clock uncertainty           -0.477    31.440    
    SLICE_X48Y94         FDRE (Setup_fdre_C_R)       -0.429    31.011    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[31]
  -------------------------------------------------------------------
                         required time                         31.011    
                         arrival time                         -34.909    
  -------------------------------------------------------------------
                         slack                                 -3.898    

Slack (VIOLATED) :        -3.898ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.965ns  (logic 0.580ns (29.517%)  route 1.385ns (70.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 31.917 - 30.435 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 32.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.650    32.944    DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.456    33.400 f  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.711    34.111    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/resetn
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.124    34.235 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/brdy_i_1/O
                         net (fo=45, routed)          0.674    34.909    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/p_0_in
    SLICE_X48Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.612    32.047    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.480    31.917    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X48Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[3]/C
                         clock pessimism              0.000    31.917    
                         clock uncertainty           -0.477    31.440    
    SLICE_X48Y94         FDRE (Setup_fdre_C_R)       -0.429    31.011    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[3]
  -------------------------------------------------------------------
                         required time                         31.011    
                         arrival time                         -34.909    
  -------------------------------------------------------------------
                         slack                                 -3.898    

Slack (VIOLATED) :        -3.898ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.965ns  (logic 0.580ns (29.517%)  route 1.385ns (70.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 31.917 - 30.435 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 32.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.650    32.944    DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.456    33.400 f  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.711    34.111    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/resetn
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.124    34.235 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/brdy_i_1/O
                         net (fo=45, routed)          0.674    34.909    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/p_0_in
    SLICE_X48Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.612    32.047    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.480    31.917    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X48Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[4]/C
                         clock pessimism              0.000    31.917    
                         clock uncertainty           -0.477    31.440    
    SLICE_X48Y94         FDRE (Setup_fdre_C_R)       -0.429    31.011    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[4]
  -------------------------------------------------------------------
                         required time                         31.011    
                         arrival time                         -34.909    
  -------------------------------------------------------------------
                         slack                                 -3.898    

Slack (VIOLATED) :        -3.898ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.965ns  (logic 0.580ns (29.517%)  route 1.385ns (70.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 31.917 - 30.435 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 32.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.650    32.944    DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.456    33.400 f  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.711    34.111    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/resetn
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.124    34.235 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/brdy_i_1/O
                         net (fo=45, routed)          0.674    34.909    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/p_0_in
    SLICE_X48Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.612    32.047    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.480    31.917    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X48Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[5]/C
                         clock pessimism              0.000    31.917    
                         clock uncertainty           -0.477    31.440    
    SLICE_X48Y94         FDRE (Setup_fdre_C_R)       -0.429    31.011    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[5]
  -------------------------------------------------------------------
                         required time                         31.011    
                         arrival time                         -34.909    
  -------------------------------------------------------------------
                         slack                                 -3.898    

Slack (VIOLATED) :        -3.898ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.965ns  (logic 0.580ns (29.517%)  route 1.385ns (70.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 31.917 - 30.435 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 32.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.650    32.944    DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.456    33.400 f  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.711    34.111    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/resetn
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.124    34.235 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/brdy_i_1/O
                         net (fo=45, routed)          0.674    34.909    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/p_0_in
    SLICE_X48Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.612    32.047    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.480    31.917    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X48Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[7]/C
                         clock pessimism              0.000    31.917    
                         clock uncertainty           -0.477    31.440    
    SLICE_X48Y94         FDRE (Setup_fdre_C_R)       -0.429    31.011    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[7]
  -------------------------------------------------------------------
                         required time                         31.011    
                         arrival time                         -34.909    
  -------------------------------------------------------------------
                         slack                                 -3.898    

Slack (VIOLATED) :        -3.762ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.830ns  (logic 0.580ns (31.692%)  route 1.250ns (68.308%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 31.918 - 30.435 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 32.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.650    32.944    DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.456    33.400 f  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.711    34.111    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/resetn
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.124    34.235 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/brdy_i_1/O
                         net (fo=45, routed)          0.539    34.774    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/p_0_in
    SLICE_X47Y96         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.612    32.047    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.481    31.918    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X47Y96         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[28]/C
                         clock pessimism              0.000    31.918    
                         clock uncertainty           -0.477    31.441    
    SLICE_X47Y96         FDRE (Setup_fdre_C_R)       -0.429    31.012    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[28]
  -------------------------------------------------------------------
                         required time                         31.012    
                         arrival time                         -34.774    
  -------------------------------------------------------------------
                         slack                                 -3.762    

Slack (VIOLATED) :        -3.752ns  (required time - arrival time)
  Source:                 DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.819ns  (logic 0.580ns (31.884%)  route 1.239ns (68.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 31.917 - 30.435 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 32.944 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.650    32.944    DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.456    33.400 f  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.711    34.111    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/resetn
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.124    34.235 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/brdy_i_1/O
                         net (fo=45, routed)          0.528    34.763    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/p_0_in
    SLICE_X48Y95         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        1.612    32.047    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         1.480    31.917    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X48Y95         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[0]/C
                         clock pessimism              0.000    31.917    
                         clock uncertainty           -0.477    31.440    
    SLICE_X48Y95         FDRE (Setup_fdre_C_R)       -0.429    31.011    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[0]
  -------------------------------------------------------------------
                         required time                         31.011    
                         arrival time                         -34.763    
  -------------------------------------------------------------------
                         slack                                 -3.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/ctr_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.189ns (29.950%)  route 0.442ns (70.050%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.555     0.891    DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.442     1.474    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/resetn
    SLICE_X49Y95         LUT5 (Prop_lut5_I4_O)        0.048     1.522 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/ctr_rst_i_1/O
                         net (fo=1, routed)           0.000     1.522    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/ctr_rst_i_1_n_0
    SLICE_X49Y95         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/ctr_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.864     0.864    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.826     0.828    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X49Y95         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/ctr_rst_reg/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.477     1.305    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.107     1.412    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/ctr_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/llval_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.190ns (29.180%)  route 0.461ns (70.820%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.555     0.891    DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.461     1.493    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/resetn
    SLICE_X49Y95         LUT4 (Prop_lut4_I3_O)        0.049     1.542 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/llval_i_1/O
                         net (fo=1, routed)           0.000     1.542    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/llval_i_1_n_0
    SLICE_X49Y95         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/llval_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.864     0.864    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.826     0.828    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X49Y95         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/llval_reg/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.477     1.305    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.107     1.412    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/llval_reg
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/lval_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.186ns (28.742%)  route 0.461ns (71.258%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.555     0.891    DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.461     1.493    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/resetn
    SLICE_X49Y95         LUT4 (Prop_lut4_I3_O)        0.045     1.538 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/lval_i_1/O
                         net (fo=1, routed)           0.000     1.538    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/lval_i_1_n_0
    SLICE_X49Y95         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/lval_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.864     0.864    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.826     0.828    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X49Y95         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/lval_reg/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.477     1.305    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.092     1.397    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/lval_reg
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.141%)  route 0.452ns (70.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.555     0.891    DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.274     1.306    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/resetn
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.351 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/brdy_i_1/O
                         net (fo=45, routed)          0.178     1.529    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/p_0_in
    SLICE_X46Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.864     0.864    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.826     0.828    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X46Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay1_reg[2]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.477     1.305    
    SLICE_X46Y94         FDRE (Hold_fdre_C_R)         0.009     1.314    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.141%)  route 0.452ns (70.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.555     0.891    DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.274     1.306    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/resetn
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.351 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/brdy_i_1/O
                         net (fo=45, routed)          0.178     1.529    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/p_0_in
    SLICE_X46Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.864     0.864    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.826     0.828    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X46Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay1_reg[3]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.477     1.305    
    SLICE_X46Y94         FDRE (Hold_fdre_C_R)         0.009     1.314    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.141%)  route 0.452ns (70.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.555     0.891    DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.274     1.306    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/resetn
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.351 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/brdy_i_1/O
                         net (fo=45, routed)          0.178     1.529    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/p_0_in
    SLICE_X46Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.864     0.864    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.826     0.828    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X46Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay1_reg[4]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.477     1.305    
    SLICE_X46Y94         FDRE (Hold_fdre_C_R)         0.009     1.314    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.141%)  route 0.452ns (70.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.555     0.891    DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.274     1.306    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/resetn
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.351 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/brdy_i_1/O
                         net (fo=45, routed)          0.178     1.529    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/p_0_in
    SLICE_X46Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.864     0.864    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.826     0.828    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X46Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay1_reg[5]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.477     1.305    
    SLICE_X46Y94         FDRE (Hold_fdre_C_R)         0.009     1.314    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/Delay1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/brdy_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.141%)  route 0.452ns (70.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.555     0.891    DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.274     1.306    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/resetn
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.351 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/brdy_i_1/O
                         net (fo=45, routed)          0.178     1.529    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/p_0_in
    SLICE_X46Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/brdy_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.864     0.864    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.826     0.828    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X46Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/brdy_reg/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.477     1.305    
    SLICE_X46Y94         FDRE (Hold_fdre_C_R)         0.009     1.314    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/brdy_reg
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.141%)  route 0.452ns (70.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.555     0.891    DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.274     1.306    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/resetn
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.351 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/brdy_i_1/O
                         net (fo=45, routed)          0.178     1.529    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/p_0_in
    SLICE_X46Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.864     0.864    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.826     0.828    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X46Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[12]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.477     1.305    
    SLICE_X46Y94         FDRE (Hold_fdre_C_R)         0.009     1.314    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.141%)  route 0.452ns (70.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.477ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.294ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DSCH_AXI_PERIPH_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.555     0.891    DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  DSCH_AXI_PERIPH_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.274     1.306    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/resetn
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.351 r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/brdy_i_1/O
                         net (fo=45, routed)          0.178     1.529    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/p_0_in
    SLICE_X46Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  DSCH_AXI_PERIPH_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1225, routed)        0.864     0.864    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  DSCH_AXI_PERIPH_i/ref_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    DSCH_AXI_PERIPH_i/ref_clk/inst/clk_out1_DSCH_AXI_PERIPH_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  DSCH_AXI_PERIPH_i/ref_clk/inst/clkout1_buf/O
                         net (fo=214, routed)         0.826     0.828    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/MCLK
    SLICE_X46Y94         FDRE                                         r  DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[8]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.477     1.305    
    SLICE_X46Y94         FDRE (Hold_fdre_C_R)         0.009     1.314    DSCH_AXI_PERIPH_i/DSCH_BD_wrapper_0/U0/DSCH_BD_i/DSCH_EDGE_DETECT_0/U0/iretime_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.215    





