# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2022.06
# platform  : Linux 3.10.0-1160.114.2.el7.x86_64
# version   : 2022.06 FCS 64 bits
# build date: 2022.06.22 13:46:24 UTC
# ----------------------------------------
# started   : 2025-05-07 01:11:39 PKT
# hostname  : pc4.(none)
# pid       : 2596
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:37595' '-style' 'windows' '-data' 'AAAAnnicY2RgYLCp////PwMYMFcBCQEGHwZfhiAGVyDpzxAGpBkYvBhMGYwYLBgMGBwYkhkSGVIYUhnygKxUhmIgLmIoA5NWRKkCA8YHEJrBhhHEA2I+oFQpULkeQwlQSw5IDgAXSBf3' '-proj' '/home/ee5214s1m4/verif_project/VeriFi-LUMS-AHB-Project/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/ee5214s1m4/verif_project/VeriFi-LUMS-AHB-Project/jgproject/.tmp/.initCmds.tcl' 'run.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2022 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /home/ee5214s1m4/verif_project/VeriFi-LUMS-AHB-Project/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_pint" and "jasper_papp".
INFO: reading configuration file "/home/ee5214s1m4/.config/cadence/jasper.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/verif_project/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[ERROR (VERI-1187)] ./src/design_property.sv(105): 'waddr' is not declared under prefix 'BIND_UUT'
[ERROR (VERI-1187)] ./src/design_property.sv(105): 'raddr' is not declared under prefix 'BIND_UUT'
[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
Summary of errors detected:
	[ERROR (VERI-1187)] ./src/design_property.sv(105): 'waddr' is not declared under prefix 'BIND_UUT'
	[ERROR (VERI-1187)] ./src/design_property.sv(105): 'raddr' is not declared under prefix 'BIND_UUT'
	[ERROR (VDB-9017)] Module tb_ahb3liten could not be elaborated
ERROR (ENL034): 3 errors detected in the design file(s).

ERROR: problem encountered at line 3 in file run.tcl

% include run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/verif_project/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[ERROR (VERI-1158)] ./src/design_property.sv(105): use of undefined macro 'waddr'
[ERROR (VERI-1137)] ./src/design_property.sv(105): syntax error near '=='
[ERROR (VERI-1158)] ./src/design_property.sv(105): use of undefined macro 'raddr'
[ERROR (VERI-1137)] ./src/design_property.sv(109): syntax error near 'else'
[ERROR (VERI-2344)] ./src/design_property.sv(109): SystemVerilog 2009 keyword 'else' used in incorrect context
[ERROR (VERI-1620)] ./src/design_property.sv(109): invalid use of system task '$display' in expression, expected a system function
[ERROR (VERI-1137)] ./src/design_property.sv(112): syntax error near 'property'
[ERROR (VERI-2344)] ./src/design_property.sv(112): SystemVerilog 2009 keyword 'property' used in incorrect context
[ERROR (VERI-1128)] ./src/design_property.sv(117): 'check_hresp' is not declared
[WARN (VERI-1763)] ./src/design_property.sv(118): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] ./src/design_property.sv(128): module 'ahb3liten_prop' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1158)] ./src/design_property.sv(105): use of undefined macro 'waddr'
	[ERROR (VERI-1137)] ./src/design_property.sv(105): syntax error near '=='
	[ERROR (VERI-1158)] ./src/design_property.sv(105): use of undefined macro 'raddr'
	[ERROR (VERI-1137)] ./src/design_property.sv(109): syntax error near 'else'
	[ERROR (VERI-2344)] ./src/design_property.sv(109): SystemVerilog 2009 keyword 'else' used in incorrect context
	[ERROR (VERI-1620)] ./src/design_property.sv(109): invalid use of system task '$display' in expression, expected a system function
	[ERROR (VERI-1137)] ./src/design_property.sv(112): syntax error near 'property'
	[ERROR (VERI-2344)] ./src/design_property.sv(112): SystemVerilog 2009 keyword 'property' used in incorrect context
	[ERROR (VERI-1128)] ./src/design_property.sv(117): 'check_hresp' is not declared
	[ERROR (VERI-1072)] ./src/design_property.sv(128): module 'ahb3liten_prop' is ignored due to previous errors
ERROR at line 2 in file run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 10 errors detected in the design file(s).


% include run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/verif_project/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(89): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(87): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(12): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 58 of 58 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.11 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.11 s
covered
covered
[<embedded>] % prove -bg -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3NZbhPDfiY2AbBQnsjfOxn6c+6e6yL+/e8fYmWaKaTqwEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 11 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom4: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom5: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom6: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Ncustom7: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom8: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_hresp_P" was proven in 0.00 s.
1: Found proofs for 4 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P:precondition1" was covered in 1 cycles in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.10 s]
1.0.N: Proof Simplification Iteration 3	[0.10 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.81 s
1.0.N: Identified and disabled 1 duplicated target.
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 4
1: ProofGrid is starting event handling
1.0.Hp: Proofgrid shell started at 3185@pc4(local) jg_2596_pc4_2
1.0.Ht: Proofgrid shell started at 3222@pc4(local) jg_2596_pc4_2
1.0.B: Proofgrid shell started at 3248@pc4(local) jg_2596_pc4_2
1.0.N: Proofgrid shell started at 3184@pc4(local) jg_2596_pc4_2
1.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.B: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.B: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.00 s]
INFO (IPF008): 1.0.B: A max_length bound of 2 was found for the property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" in 0.00 s.
1.0.B: Trace Attempt  1	[0.00 s]
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.B: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.B: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.B: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.N: Trace Attempt  1	[0.00 s]
1.0.B: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.N: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: Trace Attempt  1	[0.00 s]
1.0.B: Last scan. Per property time limit: 0s
1.0.B: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P"	[0.00 s].
1.0.Ht: Trace Attempt  1	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.B: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
1.0.Ht: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.02 s]
1.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P" in 0.02 s.
1.0.Hp: All properties determined. [0.00 s]
1.0.Ht: All properties determined. [0.00 s]
1.0.B: Trace Attempt  1	[0.00 s]
1.0.B: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P"	[0.02 s].
1.0.B: All properties determined. [0.00 s]
1.0.N: All properties determined. [0.00 s]
1.0.Ht: Exited with Success (@ 0.02 s)
1: ProofGrid usable level: 0
1.0.B: Exited with Success (@ 0.02 s)
1.0.Hp: Exited with Success (@ 0.02 s)
1.0.N: Exited with Success (@ 0.02 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 0.08 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        2.58        0.00        0.00        0.06 %
     Hp        2.58        0.00        0.00        0.08 %
     Ht        2.08        0.00        0.00        0.08 %
      B        1.57        0.00        0.00        0.12 %
    all        2.20        0.00        0.00        0.08 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               8.81        0.01        0.00

    Data read    : 2.96 kiB
    Data written : 3.37 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 11
                 assertions                   : 7
                  - proven                    : 6 (85.7143%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (14.2857%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
INFO (IPL017): The host machine is running out of memory.
    This message was triggered because the system reached 10% memory.
    System memory use information:
    [Process]
        Memory In Use: 365892 kB (4%)
        Peak Memory Usage: 365892 kB (4%)
    [Host]
        Available Memory: 835428 kB (10%)
        Total Memory: 7842124 kB
        Free Swap: 4251628 kB (52%)
        Total Swap: 8126460 kB
[<embedded>] % include run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/verif_project/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[ERROR (VERI-9011)] ./src/design_property.sv(141): block id 'check_hsize_const_when_burst_tf' is already declared
[INFO (VERI-1967)] ./src/design_property.sv(134): previous declaration of 'check_hsize_const_when_burst_tf' is from here
[ERROR (VERI-1072)] ./src/design_property.sv(142): module 'ahb3liten_prop' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-9011)] ./src/design_property.sv(141): block id 'check_hsize_const_when_burst_tf' is already declared
	[ERROR (VERI-1072)] ./src/design_property.sv(142): module 'ahb3liten_prop' is ignored due to previous errors
ERROR at line 2 in file run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/verif_project/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[ERROR (VERI-9011)] ./src/design_property.sv(141): block id 'check_hsize_const_when_burst_tf' is already declared
[INFO (VERI-1967)] ./src/design_property.sv(134): previous declaration of 'check_hsize_const_when_burst_tf' is from here
[ERROR (VERI-1072)] ./src/design_property.sv(142): module 'ahb3liten_prop' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-9011)] ./src/design_property.sv(141): block id 'check_hsize_const_when_burst_tf' is already declared
	[ERROR (VERI-1072)] ./src/design_property.sv(142): module 'ahb3liten_prop' is ignored due to previous errors
ERROR at line 2 in file run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /home/ee5214s1m4/verif_project/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/verif_project/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[ERROR (VERI-9011)] ./src/design_property.sv(141): block id 'check_hsize_const_when_burst_tf' is already declared
[INFO (VERI-1967)] ./src/design_property.sv(134): previous declaration of 'check_hsize_const_when_burst_tf' is from here
[ERROR (VERI-1072)] ./src/design_property.sv(142): module 'ahb3liten_prop' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-9011)] ./src/design_property.sv(141): block id 'check_hsize_const_when_burst_tf' is already declared
	[ERROR (VERI-1072)] ./src/design_property.sv(142): module 'ahb3liten_prop' is ignored due to previous errors
ERROR at line 2 in file /home/ee5214s1m4/verif_project/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /home/ee5214s1m4/verif_project/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/verif_project/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(89): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(87): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(12): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 60 of 60 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.11 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.11 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 13 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_hresp_P" was proven in 0.00 s.
1: Found proofs for 4 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0.028s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hsize_const_when_burst_tf_p:precondition1" was covered in 1 cycles in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1.0.N: Identified and disabled 2 duplicated targets.
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 5
1: ProofGrid is starting event handling
1.0.B: Proofgrid shell started at 14229@pc4(local) jg_2596_pc4_4
1.0.Ht: Proofgrid shell started at 14228@pc4(local) jg_2596_pc4_4
1.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.B: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.B: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.00 s]
INFO (IPF008): 1.0.B: A max_length bound of 2 was found for the property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" in 0.00 s.
1.0.B: Trace Attempt  1	[0.00 s]
1.0.B: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.B: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.B: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.B: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.Ht: Trace Attempt  1	[0.00 s]
1.0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 1.0.Ht: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P" in 0.00 s.
1.0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 1.0.Ht: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_hsize_const_when_burst_tf_p" in 0.00 s.
1.0.Ht: Trace Attempt  2	[0.00 s]
1.0.Ht: Trace Attempt  3	[0.00 s]
1.0.Ht: Trace Attempt  4	[0.00 s]
1.0.Ht: Trace Attempt  5	[0.00 s]
1.0.B: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.B: Requesting engine job to stop
1.0.Ht: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.29 s]
1.0.B: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.B: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 1.07 s.
1: ProofGrid usable level: 0
1.0.N: Sending SIGKILL
1.0.Hp: Sending SIGKILL
1.0.Ht: Sending SIGKILL
1.0.B: Sending SIGKILL
1.0.B: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[1.08 s].
1.0.B: All properties determined. [0.00 s]
1.0.N: Proofgrid shell started at 14184@pc4(local) jg_2596_pc4_4
1.0.N: Requesting engine job to terminate
1.0.N: Preventing job from starting because proof is shutting down.
1.0.N: Requesting engine job to terminate
1.0.N: Interrupted. [0.00 s]
1.0.Hp: Proofgrid shell started at 14185@pc4(local) jg_2596_pc4_4
1.0.Hp: Requesting engine job to terminate
1.0.Hp: Preventing job from starting because proof is shutting down.
1.0.Hp: Requesting engine job to terminate
1.0.Hp: Interrupted. [0.00 s]
1.0.Ht: Interrupted (multi)
1.0.Ht: Trace Attempt 48	[0.00 s]
1.0.Ht: All properties determined. [0.00 s]
1.0.B: Exited with Success (@ 2.37 s)
1.0.N: Exited with Success (@ 2.37 s)
1.0.Hp: Exited with Success (@ 2.37 s)
1.0.Ht: Exited with Success (@ 2.37 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 0.04 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        4.69        0.00        0.00        0.00 %
     Hp        4.69        0.00        0.00        0.00 %
     Ht        1.82        0.00        0.00        0.15 %
      B        1.32        0.00        0.00        0.21 %
    all        3.13        0.00        0.00        0.04 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
              12.51        0.01        0.00

    Data read    : 4.04 kiB
    Data written : 2.49 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 13
                 assertions                   : 8
                  - proven                    : 6 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 5
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 5 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::tb_ahb3liten.dut.BIND_UUT.check_hsize_const_when_burst_tf_p -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::tb_ahb3liten.dut.BIND_UUT.check_hsize_const_when_burst_tf_p".
cex
[<embedded>] % include /home/ee5214s1m4/verif_project/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/verif_project/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(89): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(87): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(12): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 60 of 60 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.12 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.12 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 13 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_hresp_P" was proven in 0.00 s.
1: Found proofs for 4 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hsize_const_when_burst_tf_p:precondition1" was covered in 1 cycles in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.01 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.01 s
1.0.N: Identified and disabled 2 duplicated targets.
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 5
1: ProofGrid is starting event handling
1.0.Hp: Proofgrid shell started at 14462@pc4(local) jg_2596_pc4_6
1.0.N: Proofgrid shell started at 14461@pc4(local) jg_2596_pc4_6
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_hsize_const_when_burst_tf_p" in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.N: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.Hp: Trace Attempt  1	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P" in 0.00 s.
1.0.Hp: All properties determined. [0.00 s]
1.0.N: All properties determined. [0.00 s]
1.0.N: Exited with Success (@ 0.01 s)
1: ProofGrid usable level: 0
1.0.B: Proofgrid shell started at 14495@pc4(local) jg_2596_pc4_6
1.0.B: Requesting engine job to terminate
1.0.Hp: Exited with Success (@ 0.04 s)
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.Ht: Proofgrid shell started at 14494@pc4(local) jg_2596_pc4_6
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.B: Exited with Success (@ 0.04 s)
1.0.Ht: Exited with Success (@ 0.04 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 2.23 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.00        0.00        3.98 %
     Hp        0.05        0.00        0.00        4.27 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.04        0.00        0.00        2.23 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.18        0.00        0.00

    Data read    : 2.34 kiB
    Data written : 1.75 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 13
                 assertions                   : 8
                  - proven                    : 6 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 5
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 5 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/verif_project/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/verif_project/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(89): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(87): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(12): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 63 of 63 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.12 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.12 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 13 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_hresp_P" was proven in 0.00 s.
1: Found proofs for 4 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hsize_const_when_burst_tf_p:precondition1" was covered in 1 cycles in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1.0.N: Identified and disabled 2 duplicated targets.
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 5
1: ProofGrid is starting event handling
1.0.Hp: Proofgrid shell started at 15155@pc4(local) jg_2596_pc4_8
1.0.N: Proofgrid shell started at 15154@pc4(local) jg_2596_pc4_8
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.Hp: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.Hp: Trace Attempt  1	[0.00 s]
1.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.Hp: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.Hp: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s.
1.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P" in 0.00 s.
1.0.Hp: Trace Attempt  2	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Hp: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 2 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_hsize_const_when_burst_tf_p" in 0.01 s.
1.0.Hp: All properties determined. [0.00 s]
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Interrupted. [0.00 s]
1.0.Hp: Exited with Success (@ 0.01 s)
1: ProofGrid usable level: 0
1.0.N: Exited with Success (@ 0.01 s)
1.0.Ht: Proofgrid shell started at 15186@pc4(local) jg_2596_pc4_8
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.Ht: Exited with Success (@ 0.04 s)
1.0.B: Proofgrid shell started at 15187@pc4(local) jg_2596_pc4_8
1.0.B: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.B: Exited with Success (@ 0.04 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 2.17 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.00        0.00        3.89 %
     Hp        0.05        0.00        0.00        3.78 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.05        0.00        0.00        2.17 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.19        0.00        0.00

    Data read    : 2.48 kiB
    Data written : 1.77 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 13
                 assertions                   : 8
                  - proven                    : 6 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 5
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 5 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/verif_project/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/verif_project/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(89): Disabling old hierarchical reference handler
[WARN (VERI-1927)] ./sim/tb_ahb3liten.sv(83): port 'HTRANS_NONSEQ' remains unconnected for this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(87): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(12): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(83): input port 'HTRANS_NONSEQ' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 63 of 63 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.10 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.10 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 13 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_hresp_P" was proven in 0.00 s.
1: Found proofs for 4 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hsize_const_when_burst_tf_p:precondition1" was covered in 1 cycles in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.N: Proof Simplification Iteration 3	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1.0.N: Identified and disabled 2 duplicated targets.
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 5
1: ProofGrid is starting event handling
1.0.N: Proofgrid shell started at 15571@pc4(local) jg_2596_pc4_10
1.0.Hp: Proofgrid shell started at 15572@pc4(local) jg_2596_pc4_10
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.N: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P" in 0.00 s.
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P"	[0.00 s].
1.0.Hp: Trace Attempt  1	[0.00 s]
1.0.Hp: Trace Attempt  2	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.01 s]
1.0.Hp: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 2 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_hsize_const_when_burst_tf_p" in 0.01 s.
1.0.Hp: All properties determined. [0.00 s]
1.0.N: All properties determined. [0.00 s]
1.0.Hp: Exited with Success (@ 0.01 s)
1: ProofGrid usable level: 0
1.0.B: Proofgrid shell started at 15604@pc4(local) jg_2596_pc4_10
1.0.B: Requesting engine job to terminate
1.0.N: Exited with Success (@ 0.04 s)
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.Ht: Proofgrid shell started at 15603@pc4(local) jg_2596_pc4_10
1.0.Ht: Requesting engine job to terminate
1.0.B: Exited with Success (@ 0.04 s)
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.Ht: Exited with Success (@ 0.04 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 4.14 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.00        0.00        8.26 %
     Hp        0.05        0.00        0.00        6.32 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.05        0.00        0.00        4.14 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.18        0.01        0.00

    Data read    : 3.02 kiB
    Data written : 1.80 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 13
                 assertions                   : 8
                  - proven                    : 6 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 5
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 5 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/verif_project/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/verif_project/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[ERROR (VERI-1137)] ./src/design_property.sv(148): syntax error near '('
[WARN (VERI-1763)] ./src/design_property.sv(153): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] ./src/design_property.sv(155): module 'ahb3liten_prop' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] ./src/design_property.sv(148): syntax error near '('
	[ERROR (VERI-1072)] ./src/design_property.sv(155): module 'ahb3liten_prop' is ignored due to previous errors
ERROR at line 2 in file /home/ee5214s1m4/verif_project/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% prove -bg -all
ERROR (ENL001): No design modules are defined.


% include /home/ee5214s1m4/verif_project/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/verif_project/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[ERROR (VERI-1137)] ./src/design_property.sv(148): syntax error near '('
[WARN (VERI-1763)] ./src/design_property.sv(153): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] ./src/design_property.sv(155): module 'ahb3liten_prop' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] ./src/design_property.sv(148): syntax error near '('
	[ERROR (VERI-1072)] ./src/design_property.sv(155): module 'ahb3liten_prop' is ignored due to previous errors
ERROR at line 2 in file /home/ee5214s1m4/verif_project/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /home/ee5214s1m4/verif_project/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/verif_project/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(89): Disabling old hierarchical reference handler
[WARN (VERI-1927)] ./sim/tb_ahb3liten.sv(83): port 'HTRANS_NONSEQ' remains unconnected for this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(87): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(12): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(83): input port 'HTRANS_NONSEQ' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 60 of 92 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.08 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.08 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 13 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_hresp_P" was proven in 0.00 s.
1: Found proofs for 4 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P:precondition1" was covered in 1 cycles in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.14 s]
1.0.N: Proof Simplification Iteration 3	[0.14 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.14 s
1.0.N: Identified and disabled 1 duplicated target.
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 6
1: ProofGrid is starting event handling
1.0.B: Proofgrid shell started at 16658@pc4(local) jg_2596_pc4_12
1.0.N: Proofgrid shell started at 16598@pc4(local) jg_2596_pc4_12
1.0.Ht: Proofgrid shell started at 16604@pc4(local) jg_2596_pc4_12
1.0.Hp: Proofgrid shell started at 16599@pc4(local) jg_2596_pc4_12
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_property_hburst_P" in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_property_hburst_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.Hp: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.B: Last scan. Per property time limit: 0s
1.0.B: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.B: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.B: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P"	[0.00 s].
1.0.Hp: Trace Attempt  1	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.B: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
1.0.Ht: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P" in 0.00 s.
1.0.Hp: All properties determined. [0.00 s]
1.0.B: Trace Attempt  1	[0.00 s]
1.0.Ht: Interrupted (multi)
1.0.Ht: All properties determined. [0.00 s]
1.0.B: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P"	[0.00 s].
1.0.N: All properties determined. [0.00 s]
1.0.B: All properties determined. [0.00 s]
1.0.B: Exited with Success (@ 0.00 s)
1: ProofGrid usable level: 0
1.0.Hp: Exited with Success (@ 0.00 s)
1.0.N: Exited with Success (@ 0.00 s)
1.0.Ht: Exited with Success (@ 0.00 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 0.17 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        1.31        0.00        0.00        0.11 %
     Hp        1.18        0.00        0.00        0.10 %
     Ht        0.68        0.00        0.00        0.22 %
      B        0.18        0.00        0.00        0.85 %
    all        0.84        0.00        0.00        0.17 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.34        0.01        0.00

    Data read    : 3.35 kiB
    Data written : 3.40 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 13
                 assertions                   : 8
                  - proven                    : 6 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 5
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 5 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/verif_project/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/verif_project/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design_property.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(89): Disabling old hierarchical reference handler
[WARN (VERI-1927)] ./sim/tb_ahb3liten.sv(83): port 'HTRANS_NONSEQ' remains unconnected for this instance
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(2): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(24): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(87): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./src/design_property.sv(12): compiling module 'ahb3liten_prop:(HADDR_SIZE=32)'
[WARN (VERI-8028)] ./sim/tb_ahb3liten.sv(68): missing/open ports on instance BIND_UUT of module ahb3liten_prop
[WARN (VDB-1013)] ./sim/tb_ahb3liten.sv(83): input port 'HTRANS_NONSEQ' is not connected on this instance
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(12): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          6 (1 packages)
  Single run mode                         On
  Pipeline                                On (5 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      7 (6 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 60 of 92 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.12 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.12 s
covered
covered
[<embedded>] % prove -bg -all
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 13 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_addr_range_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_hresp_P" was proven in 0.00 s.
1: Found proofs for 4 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P" was proven in 0.00 s.
1: Found proofs for 1 properties in preprocessing
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_bus_transfer_width_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.PRE: The cover property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P:precondition1" was covered in 1 cycles in 0.00 s.
1.0.N: Proof Simplification Iteration 2	[0.01 s]
1.0.N: Proof Simplification Iteration 3	[0.01 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.01 s
1.0.N: Identified and disabled 1 duplicated target.
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 6
1: ProofGrid is starting event handling
1.0.Hp: Proofgrid shell started at 16863@pc4(local) jg_2596_pc4_14
1.0.N: Proofgrid shell started at 16862@pc4(local) jg_2596_pc4_14
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_property_hburst_P" in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
INFO (IPF047): 1.0.N: The cover property "tb_ahb3liten.dut.BIND_UUT.check_property_hburst_P:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1".
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_rstn_deasserted_P:precondition1"	[0.00 s].
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.N: The property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P" was proven in 0.00 s.
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_hwrite_P"	[0.00 s].
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P"	[0.00 s].
1.0.Hp: Trace Attempt  1	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P" in 0.00 s.
1.0.N: Trace Attempt  1	[0.00 s]
1.0.Hp: All properties determined. [0.00 s]
1.0.N: Stopped processing property "tb_ahb3liten.dut.BIND_UUT.check_write_enable_P"	[0.00 s].
1.0.N: All properties determined. [0.00 s]
1.0.N: Exited with Success (@ 0.01 s)
1: ProofGrid usable level: 0
1.0.Hp: Exited with Success (@ 0.01 s)
1.0.B: Proofgrid shell started at 16895@pc4(local) jg_2596_pc4_14
1.0.B: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.B: Exited with Success (@ 0.05 s)
1.0.Ht: Proofgrid shell started at 16894@pc4(local) jg_2596_pc4_14
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.Ht: Exited with Success (@ 0.05 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 2.14 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.00        0.00        4.20 %
     Hp        0.05        0.00        0.00        4.21 %
     Ht        0.05        0.00        0.00        0.00 %
      B        0.05        0.00        0.00        0.00 %
    all        0.05        0.00        0.00        2.14 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.20        0.00        0.00

    Data read    : 3.13 kiB
    Data written : 1.81 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 13
                 assertions                   : 8
                  - proven                    : 6 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 5
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 5 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.349 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
