# SPI_SLAVE_VHDL
 SPI Slave diver in VHDL along with 8 bit CRC calculation module to ensure packet integrity.
