#pragma once
// Copyright Deano Calver
// SPDX-License-Identifier: MIT
// CPU Configuration (mpcore)
// Auto-generated on Sun Sep 20 15:25:57 EEST 2020

#include <stdint.h>

// 1 banks of scu chips
#define scu_BASE_ADDR 0xf8f00000

// SCU Control Register
#define scu_CONTROL_OFFSET 0x00000000
#define scu_CONTROL_RESERVED_0_LSHIFT 0x00000007U
#define scu_CONTROL_RESERVED_0_MASK 0xffffff80U
#define scu_CONTROL_IC_STANDBY_ENABLE_LSHIFT 0x00000006U
#define scu_CONTROL_IC_STANDBY_ENABLE       0x40U
#define scu_CONTROL_IC_STANDBY_ENABLE_MASK 0x00000040U
#define scu_CONTROL_SCU_STANDBY_ENABLE_LSHIFT 0x00000005U
#define scu_CONTROL_SCU_STANDBY_ENABLE       0x20U
#define scu_CONTROL_SCU_STANDBY_ENABLE_MASK 0x00000020U
#define scu_CONTROL_FORCE_ALL_DEVICE_TO_PORT0_ENABLE_LSHIFT 0x00000004U
#define scu_CONTROL_FORCE_ALL_DEVICE_TO_PORT0_ENABLE       0x10U
#define scu_CONTROL_FORCE_ALL_DEVICE_TO_PORT0_ENABLE_MASK 0x00000010U
#define scu_CONTROL_SCU_SPECULATIVE_LINEFILLS_ENABLE_LSHIFT 0x00000003U
#define scu_CONTROL_SCU_SPECULATIVE_LINEFILLS_ENABLE        0x8U
#define scu_CONTROL_SCU_SPECULATIVE_LINEFILLS_ENABLE_MASK 0x00000008U
#define scu_CONTROL_SCU_RAMS_PARITY_ENABLE_LSHIFT 0x00000002U
#define scu_CONTROL_SCU_RAMS_PARITY_ENABLE        0x4U
#define scu_CONTROL_SCU_RAMS_PARITY_ENABLE_MASK 0x00000004U
#define scu_CONTROL_ADDRESS_FILTERING_ENABLE_LSHIFT 0x00000001U
#define scu_CONTROL_ADDRESS_FILTERING_ENABLE        0x2U
#define scu_CONTROL_ADDRESS_FILTERING_ENABLE_MASK 0x00000002U
#define scu_CONTROL_SCU_ENABLE_LSHIFT 0x00000000U
#define scu_CONTROL_SCU_ENABLE        0x1U
#define scu_CONTROL_SCU_ENABLE_MASK 0x00000001U
#define scu_CONTROL_MASK 0x0000007fU

// SCU Configuration Register
#define scu_CONFIG_OFFSET 0x00000004
#define scu_CONFIG_RESERVED_0_LSHIFT 0x00000010U
#define scu_CONFIG_RESERVED_0_MASK 0xffff0000U
#define scu_CONFIG_TAG_RAM_SIZES_LSHIFT 0x00000008U
#define scu_CONFIG_TAG_RAM_SIZES_MASK 0x0000ff00U
#define scu_CONFIG_CPUS_SMP_LSHIFT 0x00000004U
#define scu_CONFIG_CPUS_SMP_MASK 0x000000f0U
#define scu_CONFIG_RESERVED_1_LSHIFT 0x00000002U
#define scu_CONFIG_RESERVED_1_MASK 0x0000000cU
#define scu_CONFIG_CPU_NUMBER_LSHIFT 0x00000000U
#define scu_CONFIG_CPU_NUMBER_MASK 0x00000003U
#define scu_CONFIG_MASK 0x0000fff3U

// SCU CPU Power Status Register
#define scu_CPU_POWER_STATUS_OFFSET 0x00000008
#define scu_CPU_POWER_STATUS_RESERVED_0_LSHIFT 0x0000001aU
#define scu_CPU_POWER_STATUS_RESERVED_0_MASK 0xfc000000U
#define scu_CPU_POWER_STATUS_CPU3_STATUS_LSHIFT 0x00000018U
#define scu_CPU_POWER_STATUS_CPU3_STATUS_MASK 0x03000000U
#define scu_CPU_POWER_STATUS_RESERVED_1_LSHIFT 0x00000012U
#define scu_CPU_POWER_STATUS_RESERVED_1_MASK 0x00fc0000U
#define scu_CPU_POWER_STATUS_CPU2_STATUS_LSHIFT 0x00000010U
#define scu_CPU_POWER_STATUS_CPU2_STATUS_MASK 0x00030000U
#define scu_CPU_POWER_STATUS_RESERVED_2_LSHIFT 0x0000000aU
#define scu_CPU_POWER_STATUS_RESERVED_2_MASK 0x0000fc00U
#define scu_CPU_POWER_STATUS_CPU1_STATUS_LSHIFT 0x00000008U
#define scu_CPU_POWER_STATUS_CPU1_STATUS_MASK 0x00000300U
#define scu_CPU_POWER_STATUS_RESERVED_3_LSHIFT 0x00000002U
#define scu_CPU_POWER_STATUS_RESERVED_3_MASK 0x000000fcU
#define scu_CPU_POWER_STATUS_CPU0_STATUS_LSHIFT 0x00000000U
#define scu_CPU_POWER_STATUS_CPU0_STATUS_MASK 0x00000003U
#define scu_CPU_POWER_STATUS_MASK 0x03030303U

// SCU Invalidate All Registers in Secure State
#define scu_INVALIDATE_ALL_REGISTERS_IN_SECURE_STATE_OFFSET 0x0000000c
#define scu_INVALIDATE_ALL_REGISTERS_IN_SECURE_STATE_RESERVED_0_LSHIFT 0x00000010U
#define scu_INVALIDATE_ALL_REGISTERS_IN_SECURE_STATE_RESERVED_0_MASK 0xffff0000U
#define scu_INVALIDATE_ALL_REGISTERS_IN_SECURE_STATE_CPU3_WAYS_LSHIFT 0x0000000cU
#define scu_INVALIDATE_ALL_REGISTERS_IN_SECURE_STATE_CPU3_WAYS_MASK 0x0000f000U
#define scu_INVALIDATE_ALL_REGISTERS_IN_SECURE_STATE_CPU2_WAYS_LSHIFT 0x00000008U
#define scu_INVALIDATE_ALL_REGISTERS_IN_SECURE_STATE_CPU2_WAYS_MASK 0x00000f00U
#define scu_INVALIDATE_ALL_REGISTERS_IN_SECURE_STATE_CPU1_WAYS_LSHIFT 0x00000004U
#define scu_INVALIDATE_ALL_REGISTERS_IN_SECURE_STATE_CPU1_WAYS_MASK 0x000000f0U
#define scu_INVALIDATE_ALL_REGISTERS_IN_SECURE_STATE_CPU0_WAYS_LSHIFT 0x00000000U
#define scu_INVALIDATE_ALL_REGISTERS_IN_SECURE_STATE_CPU0_WAYS_MASK 0x0000000fU
#define scu_INVALIDATE_ALL_REGISTERS_IN_SECURE_STATE_MASK 0x0000ffffU

// Filtering Start Address Register
#define scu_FILTERING_START_ADDRESS_OFFSET 0x00000040
#define scu_FILTERING_START_ADDRESS_FILTERING_START_ADDRESS_LSHIFT 0x00000014U
#define scu_FILTERING_START_ADDRESS_FILTERING_START_ADDRESS_MASK 0xfff00000U
#define scu_FILTERING_START_ADDRESS_RESERVED_0_LSHIFT 0x00000000U
#define scu_FILTERING_START_ADDRESS_RESERVED_0_MASK 0x000fffffU
#define scu_FILTERING_START_ADDRESS_MASK 0xfff00000U

// Defined by FILTEREND input
#define scu_FILTERING_END_ADDRESS_OFFSET 0x00000044
#define scu_FILTERING_END_ADDRESS_FILTERING_END_ADDRESS_LSHIFT 0x00000014U
#define scu_FILTERING_END_ADDRESS_FILTERING_END_ADDRESS_MASK 0xfff00000U
#define scu_FILTERING_END_ADDRESS_RESERVED_0_LSHIFT 0x00000000U
#define scu_FILTERING_END_ADDRESS_RESERVED_0_MASK 0x000fffffU
#define scu_FILTERING_END_ADDRESS_MASK 0xfff00000U

// SCU Access Control (SAC) Register
#define scu_ACCESS_CONTROL_REGISTER_SAC_OFFSET 0x00000050
#define scu_ACCESS_CONTROL_REGISTER_SAC_RESERVED_0_LSHIFT 0x00000004U
#define scu_ACCESS_CONTROL_REGISTER_SAC_RESERVED_0_MASK 0xfffffff0U
#define scu_ACCESS_CONTROL_REGISTER_SAC_CPU3_LSHIFT 0x00000003U
#define scu_ACCESS_CONTROL_REGISTER_SAC_CPU3        0x8U
#define scu_ACCESS_CONTROL_REGISTER_SAC_CPU3_MASK 0x00000008U
#define scu_ACCESS_CONTROL_REGISTER_SAC_CPU2_LSHIFT 0x00000002U
#define scu_ACCESS_CONTROL_REGISTER_SAC_CPU2        0x4U
#define scu_ACCESS_CONTROL_REGISTER_SAC_CPU2_MASK 0x00000004U
#define scu_ACCESS_CONTROL_REGISTER_SAC_CPU1_LSHIFT 0x00000001U
#define scu_ACCESS_CONTROL_REGISTER_SAC_CPU1        0x2U
#define scu_ACCESS_CONTROL_REGISTER_SAC_CPU1_MASK 0x00000002U
#define scu_ACCESS_CONTROL_REGISTER_SAC_CPU0_LSHIFT 0x00000000U
#define scu_ACCESS_CONTROL_REGISTER_SAC_CPU0        0x1U
#define scu_ACCESS_CONTROL_REGISTER_SAC_CPU0_MASK 0x00000001U
#define scu_ACCESS_CONTROL_REGISTER_SAC_MASK 0x0000000fU

// SCU Non-secure Access Control Register SNSAC
#define scu_NON_SECURE_ACCESS_CONTROL_OFFSET 0x00000054
#define scu_NON_SECURE_ACCESS_CONTROL_SBZ_LSHIFT 0x0000000cU
#define scu_NON_SECURE_ACCESS_CONTROL_SBZ_MASK 0xfffff000U
#define scu_NON_SECURE_ACCESS_CONTROL_CPU3_GLOBAL_TIMER_LSHIFT 0x0000000bU
#define scu_NON_SECURE_ACCESS_CONTROL_CPU3_GLOBAL_TIMER      0x800U
#define scu_NON_SECURE_ACCESS_CONTROL_CPU3_GLOBAL_TIMER_MASK 0x00000800U
#define scu_NON_SECURE_ACCESS_CONTROL_CPU2_GLOBAL_TIMER_LSHIFT 0x0000000aU
#define scu_NON_SECURE_ACCESS_CONTROL_CPU2_GLOBAL_TIMER      0x400U
#define scu_NON_SECURE_ACCESS_CONTROL_CPU2_GLOBAL_TIMER_MASK 0x00000400U
#define scu_NON_SECURE_ACCESS_CONTROL_CPU1_GLOBAL_TIMER_LSHIFT 0x00000009U
#define scu_NON_SECURE_ACCESS_CONTROL_CPU1_GLOBAL_TIMER      0x200U
#define scu_NON_SECURE_ACCESS_CONTROL_CPU1_GLOBAL_TIMER_MASK 0x00000200U
#define scu_NON_SECURE_ACCESS_CONTROL_CPU0_GLOBAL_TIMER_LSHIFT 0x00000008U
#define scu_NON_SECURE_ACCESS_CONTROL_CPU0_GLOBAL_TIMER      0x100U
#define scu_NON_SECURE_ACCESS_CONTROL_CPU0_GLOBAL_TIMER_MASK 0x00000100U
#define scu_NON_SECURE_ACCESS_CONTROL_PRIVATE_TIMERS_FOR_CPU3_LSHIFT 0x00000007U
#define scu_NON_SECURE_ACCESS_CONTROL_PRIVATE_TIMERS_FOR_CPU3       0x80U
#define scu_NON_SECURE_ACCESS_CONTROL_PRIVATE_TIMERS_FOR_CPU3_MASK 0x00000080U
#define scu_NON_SECURE_ACCESS_CONTROL_PRIVATE_TIMERS_FOR_CPU2_LSHIFT 0x00000006U
#define scu_NON_SECURE_ACCESS_CONTROL_PRIVATE_TIMERS_FOR_CPU2       0x40U
#define scu_NON_SECURE_ACCESS_CONTROL_PRIVATE_TIMERS_FOR_CPU2_MASK 0x00000040U
#define scu_NON_SECURE_ACCESS_CONTROL_PRIVATE_TIMERS_FOR_CPU1_LSHIFT 0x00000005U
#define scu_NON_SECURE_ACCESS_CONTROL_PRIVATE_TIMERS_FOR_CPU1       0x20U
#define scu_NON_SECURE_ACCESS_CONTROL_PRIVATE_TIMERS_FOR_CPU1_MASK 0x00000020U
#define scu_NON_SECURE_ACCESS_CONTROL_PRIVATE_TIMERS_FOR_CPU0_LSHIFT 0x00000004U
#define scu_NON_SECURE_ACCESS_CONTROL_PRIVATE_TIMERS_FOR_CPU0       0x10U
#define scu_NON_SECURE_ACCESS_CONTROL_PRIVATE_TIMERS_FOR_CPU0_MASK 0x00000010U
#define scu_NON_SECURE_ACCESS_CONTROL_COMPONENT_ACCESS_FOR_CPU3_LSHIFT 0x00000003U
#define scu_NON_SECURE_ACCESS_CONTROL_COMPONENT_ACCESS_FOR_CPU3        0x8U
#define scu_NON_SECURE_ACCESS_CONTROL_COMPONENT_ACCESS_FOR_CPU3_MASK 0x00000008U
#define scu_NON_SECURE_ACCESS_CONTROL_COMPONENT_ACCESS_FOR_CPU2_LSHIFT 0x00000002U
#define scu_NON_SECURE_ACCESS_CONTROL_COMPONENT_ACCESS_FOR_CPU2        0x4U
#define scu_NON_SECURE_ACCESS_CONTROL_COMPONENT_ACCESS_FOR_CPU2_MASK 0x00000004U
#define scu_NON_SECURE_ACCESS_CONTROL_COMPONENT_ACCESS_FOR_CPU1_LSHIFT 0x00000001U
#define scu_NON_SECURE_ACCESS_CONTROL_COMPONENT_ACCESS_FOR_CPU1        0x2U
#define scu_NON_SECURE_ACCESS_CONTROL_COMPONENT_ACCESS_FOR_CPU1_MASK 0x00000002U
#define scu_NON_SECURE_ACCESS_CONTROL_COMPONENT_ACCESS_FOR_CPU0_LSHIFT 0x00000000U
#define scu_NON_SECURE_ACCESS_CONTROL_COMPONENT_ACCESS_FOR_CPU0        0x1U
#define scu_NON_SECURE_ACCESS_CONTROL_COMPONENT_ACCESS_FOR_CPU0_MASK 0x00000001U
#define scu_NON_SECURE_ACCESS_CONTROL_MASK 0xffffffffU

// CPU Interface Control Register
#define scu_ICCICR_OFFSET 0x00000100
#define scu_ICCICR_RESERVED_0_LSHIFT 0x00000005U
#define scu_ICCICR_RESERVED_0_MASK 0xffffffe0U
#define scu_ICCICR_SBPR_LSHIFT 0x00000004U
#define scu_ICCICR_SBPR       0x10U
#define scu_ICCICR_SBPR_MASK 0x00000010U
#define scu_ICCICR_FIQEN_LSHIFT 0x00000003U
#define scu_ICCICR_FIQEN        0x8U
#define scu_ICCICR_FIQEN_MASK 0x00000008U
#define scu_ICCICR_ACKCTL_LSHIFT 0x00000002U
#define scu_ICCICR_ACKCTL        0x4U
#define scu_ICCICR_ACKCTL_MASK 0x00000004U
#define scu_ICCICR_ENABLENS_LSHIFT 0x00000001U
#define scu_ICCICR_ENABLENS        0x2U
#define scu_ICCICR_ENABLENS_MASK 0x00000002U
#define scu_ICCICR_ENABLES_LSHIFT 0x00000000U
#define scu_ICCICR_ENABLES        0x1U
#define scu_ICCICR_ENABLES_MASK 0x00000001U
#define scu_ICCICR_MASK 0x0000001fU

// Interrupt Priority Mask Register
#define scu_ICCPMR_OFFSET 0x00000104
#define scu_ICCPMR_RESERVED_0_LSHIFT 0x00000008U
#define scu_ICCPMR_RESERVED_0_MASK 0xffffff00U
#define scu_ICCPMR_PRIORITY_LSHIFT 0x00000000U
#define scu_ICCPMR_PRIORITY_MASK 0x000000ffU
#define scu_ICCPMR_MASK 0x000000ffU

// Binary Point Register
#define scu_ICCBPR_OFFSET 0x00000108
#define scu_ICCBPR_RESERVED_0_LSHIFT 0x00000003U
#define scu_ICCBPR_RESERVED_0_MASK 0xfffffff8U
#define scu_ICCBPR_BINARY_POINT_LSHIFT 0x00000000U
#define scu_ICCBPR_BINARY_POINT_MASK 0x00000007U
#define scu_ICCBPR_MASK 0x00000007U

// Interrupt Acknowledge Register
#define scu_ICCIAR_OFFSET 0x0000010c
#define scu_ICCIAR_RESERVED_0_LSHIFT 0x0000000dU
#define scu_ICCIAR_RESERVED_0_MASK 0xffffe000U
#define scu_ICCIAR_CPUID_LSHIFT 0x0000000aU
#define scu_ICCIAR_CPUID_MASK 0x00001c00U
#define scu_ICCIAR_ACKINTID_LSHIFT 0x00000000U
#define scu_ICCIAR_ACKINTID_MASK 0x000003ffU
#define scu_ICCIAR_MASK 0x00001fffU

// End Of Interrupt Register
#define scu_ICCEOIR_OFFSET 0x00000110
#define scu_ICCEOIR_RESERVED_0_LSHIFT 0x0000000dU
#define scu_ICCEOIR_RESERVED_0_MASK 0xffffe000U
#define scu_ICCEOIR_CPUID_LSHIFT 0x0000000aU
#define scu_ICCEOIR_CPUID_MASK 0x00001c00U
#define scu_ICCEOIR_EOIINTID_LSHIFT 0x00000000U
#define scu_ICCEOIR_EOIINTID_MASK 0x000003ffU
#define scu_ICCEOIR_MASK 0x00001fffU

// Running Priority Register
#define scu_ICCRPR_OFFSET 0x00000114
#define scu_ICCRPR_RESERVED_0_LSHIFT 0x00000008U
#define scu_ICCRPR_RESERVED_0_MASK 0xffffff00U
#define scu_ICCRPR_PRIORITY_LSHIFT 0x00000000U
#define scu_ICCRPR_PRIORITY_MASK 0x000000ffU
#define scu_ICCRPR_MASK 0x000000ffU

// Highest Pending Interrupt Register
#define scu_ICCHPIR_OFFSET 0x00000118
#define scu_ICCHPIR_RESERVED_0_LSHIFT 0x0000000dU
#define scu_ICCHPIR_RESERVED_0_MASK 0xffffe000U
#define scu_ICCHPIR_CPUID_LSHIFT 0x0000000aU
#define scu_ICCHPIR_CPUID_MASK 0x00001c00U
#define scu_ICCHPIR_PENDINTID_LSHIFT 0x00000000U
#define scu_ICCHPIR_PENDINTID_MASK 0x000003ffU
#define scu_ICCHPIR_MASK 0x00001fffU

// Aliased Non-secure Binary Point Register
#define scu_ICCABPR_OFFSET 0x0000011c
#define scu_ICCABPR_RESERVED_0_LSHIFT 0x00000003U
#define scu_ICCABPR_RESERVED_0_MASK 0xfffffff8U
#define scu_ICCABPR_BINARY_POINT_LSHIFT 0x00000000U
#define scu_ICCABPR_BINARY_POINT_MASK 0x00000007U
#define scu_ICCABPR_MASK 0x00000007U

// CPU Interface Implementer Identification Register
#define scu_ICCIDR_OFFSET 0x000001fc
#define scu_ICCIDR_PART_NUMBER_LSHIFT 0x00000014U
#define scu_ICCIDR_PART_NUMBER_MASK 0xfff00000U
#define scu_ICCIDR_ARCHITECTURE_VERSION_LSHIFT 0x00000010U
#define scu_ICCIDR_ARCHITECTURE_VERSION_MASK 0x000f0000U
#define scu_ICCIDR_REVISION_NUMBER_LSHIFT 0x0000000cU
#define scu_ICCIDR_REVISION_NUMBER_MASK 0x0000f000U
#define scu_ICCIDR_IMPLEMENTER_LSHIFT 0x00000000U
#define scu_ICCIDR_IMPLEMENTER_MASK 0x00000fffU
#define scu_ICCIDR_MASK 0xffffffffU

// Global Timer Counter Register 0
#define scu_GLOBAL_TIMER_COUNTER0_OFFSET 0x00000200
#define scu_GLOBAL_TIMER_COUNTER0_LOW_LSHIFT 0x00000000U
#define scu_GLOBAL_TIMER_COUNTER0_LOW_MASK 0x00000000U

// Global Timer Counter Register 1
#define scu_GLOBAL_TIMER_COUNTER1_OFFSET 0x00000204
#define scu_GLOBAL_TIMER_COUNTER1_HIGH_LSHIFT 0x00000000U
#define scu_GLOBAL_TIMER_COUNTER1_HIGH_MASK 0x00000000U

// Global Timer Control Register
#define scu_GLOBAL_TIMER_CONTROL_OFFSET 0x00000208
#define scu_GLOBAL_TIMER_CONTROL_RESERVED_0_LSHIFT 0x00000010U
#define scu_GLOBAL_TIMER_CONTROL_RESERVED_0_MASK 0xffff0000U
#define scu_GLOBAL_TIMER_CONTROL_PRESCALER_LSHIFT 0x00000008U
#define scu_GLOBAL_TIMER_CONTROL_PRESCALER_MASK 0x0000ff00U
#define scu_GLOBAL_TIMER_CONTROL_RESERVED_1_LSHIFT 0x00000004U
#define scu_GLOBAL_TIMER_CONTROL_RESERVED_1_MASK 0x000000f0U
#define scu_GLOBAL_TIMER_CONTROL_MODE_LSHIFT 0x00000003U
#define scu_GLOBAL_TIMER_CONTROL_MODE        0x8U
#define scu_GLOBAL_TIMER_CONTROL_MODE_MASK 0x00000008U
#define scu_GLOBAL_TIMER_CONTROL_IRQ_ENABLE_LSHIFT 0x00000002U
#define scu_GLOBAL_TIMER_CONTROL_IRQ_ENABLE        0x4U
#define scu_GLOBAL_TIMER_CONTROL_IRQ_ENABLE_MASK 0x00000004U
#define scu_GLOBAL_TIMER_CONTROL_COMP_ENABLEA_LSHIFT 0x00000001U
#define scu_GLOBAL_TIMER_CONTROL_COMP_ENABLEA        0x2U
#define scu_GLOBAL_TIMER_CONTROL_COMP_ENABLEA_MASK 0x00000002U
#define scu_GLOBAL_TIMER_CONTROL_TIMER_ENABLE_LSHIFT 0x00000000U
#define scu_GLOBAL_TIMER_CONTROL_TIMER_ENABLE        0x1U
#define scu_GLOBAL_TIMER_CONTROL_TIMER_ENABLE_MASK 0x00000001U
#define scu_GLOBAL_TIMER_CONTROL_MASK 0x0000ff0fU

// Global Timer Interrupt Status Register
#define scu_GLOBAL_TIMER_INTERRUPT_STATUS_OFFSET 0x0000020c
#define scu_GLOBAL_TIMER_INTERRUPT_STATUS_RESERVED_0_LSHIFT 0x00000001U
#define scu_GLOBAL_TIMER_INTERRUPT_STATUS_RESERVED_0_MASK 0xfffffffeU
#define scu_GLOBAL_TIMER_INTERRUPT_STATUS_EVENT_FLAG_LSHIFT 0x00000000U
#define scu_GLOBAL_TIMER_INTERRUPT_STATUS_EVENT_FLAG        0x1U
#define scu_GLOBAL_TIMER_INTERRUPT_STATUS_EVENT_FLAG_MASK 0x00000001U
#define scu_GLOBAL_TIMER_INTERRUPT_STATUS_MASK 0x00000001U

// Comparator Value Register_0
#define scu_COMPARATOR_VALUE0_OFFSET 0x00000210
#define scu_COMPARATOR_VALUE0_LOW_LSHIFT 0x00000000U
#define scu_COMPARATOR_VALUE0_LOW_MASK 0x00000000U

// Comparator Value Register_1
#define scu_COMPARATOR_VALUE1_OFFSET 0x00000214
#define scu_COMPARATOR_VALUE1_HIGH_LSHIFT 0x00000000U
#define scu_COMPARATOR_VALUE1_HIGH_MASK 0x00000000U

// Auto-increment Register
#define scu_AUTO_INCREMENT_OFFSET 0x00000218
#define scu_AUTO_INCREMENT_INCR_LSHIFT 0x00000000U
#define scu_AUTO_INCREMENT_INCR_MASK 0x00000000U

// Private Timer Load Register
#define scu_PRIVATE_TIMER_LOAD_OFFSET 0x00000600
#define scu_PRIVATE_TIMER_LOAD_LOAD_LSHIFT 0x00000000U
#define scu_PRIVATE_TIMER_LOAD_LOAD_MASK 0x00000000U

// Private Timer Counter Register
#define scu_PRIVATE_TIMER_COUNTER_OFFSET 0x00000604
#define scu_PRIVATE_TIMER_COUNTER_COUNTER_LSHIFT 0x00000000U
#define scu_PRIVATE_TIMER_COUNTER_COUNTER_MASK 0x00000000U

// Private Timer Control Register
#define scu_PRIVATE_TIMER_CONTROL_OFFSET 0x00000608
#define scu_PRIVATE_TIMER_CONTROL_RESERVED_0_LSHIFT 0x00000010U
#define scu_PRIVATE_TIMER_CONTROL_RESERVED_0_MASK 0xffff0000U
#define scu_PRIVATE_TIMER_CONTROL_PRESCALER_LSHIFT 0x00000008U
#define scu_PRIVATE_TIMER_CONTROL_PRESCALER_MASK 0x0000ff00U
#define scu_PRIVATE_TIMER_CONTROL_RESERVED_1_LSHIFT 0x00000003U
#define scu_PRIVATE_TIMER_CONTROL_RESERVED_1_MASK 0x000000f8U
#define scu_PRIVATE_TIMER_CONTROL_IRQ_ENABLE_LSHIFT 0x00000002U
#define scu_PRIVATE_TIMER_CONTROL_IRQ_ENABLE        0x4U
#define scu_PRIVATE_TIMER_CONTROL_IRQ_ENABLE_MASK 0x00000004U
#define scu_PRIVATE_TIMER_CONTROL_AUTO_RELOAD_LSHIFT 0x00000001U
#define scu_PRIVATE_TIMER_CONTROL_AUTO_RELOAD        0x2U
#define scu_PRIVATE_TIMER_CONTROL_AUTO_RELOAD_MASK 0x00000002U
#define scu_PRIVATE_TIMER_CONTROL_TIMER_ENABLE_LSHIFT 0x00000000U
#define scu_PRIVATE_TIMER_CONTROL_TIMER_ENABLE        0x1U
#define scu_PRIVATE_TIMER_CONTROL_TIMER_ENABLE_MASK 0x00000001U
#define scu_PRIVATE_TIMER_CONTROL_MASK 0x0000ff07U

// Private Timer Interrupt Status Register
#define scu_PRIVATE_TIMER_INTERRUPT_STATUS_OFFSET 0x0000060c
#define scu_PRIVATE_TIMER_INTERRUPT_STATUS_RESERVED_0_LSHIFT 0x00000001U
#define scu_PRIVATE_TIMER_INTERRUPT_STATUS_RESERVED_0_MASK 0xfffffffeU
#define scu_PRIVATE_TIMER_INTERRUPT_STATUS_EVENT_LSHIFT 0x00000000U
#define scu_PRIVATE_TIMER_INTERRUPT_STATUS_EVENT        0x1U
#define scu_PRIVATE_TIMER_INTERRUPT_STATUS_EVENT_MASK 0x00000001U
#define scu_PRIVATE_TIMER_INTERRUPT_STATUS_MASK 0x00000001U

// Watchdog Load Register
#define scu_WATCHDOG_LOAD_OFFSET 0x00000620
#define scu_WATCHDOG_LOAD_LOAD_LSHIFT 0x00000000U
#define scu_WATCHDOG_LOAD_LOAD_MASK 0x00000000U

// Watchdog Counter Register
#define scu_WATCHDOG_COUNTER_OFFSET 0x00000624
#define scu_WATCHDOG_COUNTER_COUNTER_LSHIFT 0x00000000U
#define scu_WATCHDOG_COUNTER_COUNTER_MASK 0x00000000U

// Watchdog Control Register
#define scu_WATCHDOG_CONTROL_OFFSET 0x00000628
#define scu_WATCHDOG_CONTROL_RESERVED_0_LSHIFT 0x00000010U
#define scu_WATCHDOG_CONTROL_RESERVED_0_MASK 0xffff0000U
#define scu_WATCHDOG_CONTROL_PRESCALER_LSHIFT 0x00000008U
#define scu_WATCHDOG_CONTROL_PRESCALER_MASK 0x0000ff00U
#define scu_WATCHDOG_CONTROL_RESERVED_1_LSHIFT 0x00000004U
#define scu_WATCHDOG_CONTROL_RESERVED_1_MASK 0x000000f0U
#define scu_WATCHDOG_CONTROL_WATCHDOG_MODE_LSHIFT 0x00000003U
#define scu_WATCHDOG_CONTROL_WATCHDOG_MODE        0x8U
#define scu_WATCHDOG_CONTROL_WATCHDOG_MODE_MASK 0x00000008U
#define scu_WATCHDOG_CONTROL_IT_ENABLE_LSHIFT 0x00000002U
#define scu_WATCHDOG_CONTROL_IT_ENABLE        0x4U
#define scu_WATCHDOG_CONTROL_IT_ENABLE_MASK 0x00000004U
#define scu_WATCHDOG_CONTROL_AUTO_RELOAD_LSHIFT 0x00000001U
#define scu_WATCHDOG_CONTROL_AUTO_RELOAD        0x2U
#define scu_WATCHDOG_CONTROL_AUTO_RELOAD_MASK 0x00000002U
#define scu_WATCHDOG_CONTROL_WATCHDOG_ENABLE_LSHIFT 0x00000000U
#define scu_WATCHDOG_CONTROL_WATCHDOG_ENABLE        0x1U
#define scu_WATCHDOG_CONTROL_WATCHDOG_ENABLE_MASK 0x00000001U
#define scu_WATCHDOG_CONTROL_MASK 0x0000ff0fU

// Watchdog Interrupt Status Register
#define scu_WATCHDOG_INTERRUPT_STATUS_OFFSET 0x0000062c
#define scu_WATCHDOG_INTERRUPT_STATUS_RESERVED_0_LSHIFT 0x00000001U
#define scu_WATCHDOG_INTERRUPT_STATUS_RESERVED_0_MASK 0xfffffffeU
#define scu_WATCHDOG_INTERRUPT_STATUS_EVENT_FLAG_LSHIFT 0x00000000U
#define scu_WATCHDOG_INTERRUPT_STATUS_EVENT_FLAG        0x1U
#define scu_WATCHDOG_INTERRUPT_STATUS_EVENT_FLAG_MASK 0x00000001U
#define scu_WATCHDOG_INTERRUPT_STATUS_MASK 0x00000001U

// Watchdog Reset Status Register
#define scu_WATCHDOG_RESET_STATUS_OFFSET 0x00000630
#define scu_WATCHDOG_RESET_STATUS_RESERVED_0_LSHIFT 0x00000001U
#define scu_WATCHDOG_RESET_STATUS_RESERVED_0_MASK 0xfffffffeU
#define scu_WATCHDOG_RESET_STATUS_RESET_FLAG_LSHIFT 0x00000000U
#define scu_WATCHDOG_RESET_STATUS_RESET_FLAG        0x1U
#define scu_WATCHDOG_RESET_STATUS_RESET_FLAG_MASK 0x00000001U
#define scu_WATCHDOG_RESET_STATUS_MASK 0x00000001U

// Watchdog Disable Register
#define scu_WATCHDOG_DISABLE_OFFSET 0x00000634
#define scu_WATCHDOG_DISABLE_DISABLE_LSHIFT 0x00000000U
#define scu_WATCHDOG_DISABLE_DISABLE_MASK 0x00000000U

// Distributor Control Register
#define scu_ICDDCR_OFFSET 0x00001000
#define scu_ICDDCR_RESERVED_0_LSHIFT 0x00000002U
#define scu_ICDDCR_RESERVED_0_MASK 0xfffffffcU
#define scu_ICDDCR_ENABLE_NON_SECURE_LSHIFT 0x00000001U
#define scu_ICDDCR_ENABLE_NON_SECURE        0x2U
#define scu_ICDDCR_ENABLE_NON_SECURE_MASK 0x00000002U
#define scu_ICDDCR_ENABLE_SECURE_LSHIFT 0x00000000U
#define scu_ICDDCR_ENABLE_SECURE        0x1U
#define scu_ICDDCR_ENABLE_SECURE_MASK 0x00000001U
#define scu_ICDDCR_MASK 0x00000003U

// Interrupt Controller Type Register
#define scu_ICDICTR_OFFSET 0x00001004
#define scu_ICDICTR_RESERVED_0_LSHIFT 0x00000010U
#define scu_ICDICTR_RESERVED_0_MASK 0xffff0000U
#define scu_ICDICTR_LSPI_LSHIFT 0x0000000bU
#define scu_ICDICTR_LSPI_MASK 0x0000f800U
#define scu_ICDICTR_SECURITYEXTN_LSHIFT 0x0000000aU
#define scu_ICDICTR_SECURITYEXTN      0x400U
#define scu_ICDICTR_SECURITYEXTN_MASK 0x00000400U
#define scu_ICDICTR_RESERVED_1_LSHIFT 0x00000008U
#define scu_ICDICTR_RESERVED_1_MASK 0x00000300U
#define scu_ICDICTR_CPU_NUMBER_LSHIFT 0x00000005U
#define scu_ICDICTR_CPU_NUMBER_MASK 0x000000e0U
#define scu_ICDICTR_IT_LINES_NUMBER_LSHIFT 0x00000000U
#define scu_ICDICTR_IT_LINES_NUMBER_MASK 0x0000001fU
#define scu_ICDICTR_MASK 0x0000fcffU

// Distributor Implementer Identification Register
#define scu_ICDIIDR_OFFSET 0x00001008
#define scu_ICDIIDR_IMPLEMENTATION_VERSION_LSHIFT 0x00000018U
#define scu_ICDIIDR_IMPLEMENTATION_VERSION_MASK 0xff000000U
#define scu_ICDIIDR_REVISION_NUMBER_LSHIFT 0x0000000cU
#define scu_ICDIIDR_REVISION_NUMBER_MASK 0x00fff000U
#define scu_ICDIIDR_IMPLEMENTER_LSHIFT 0x00000000U
#define scu_ICDIIDR_IMPLEMENTER_MASK 0x00000fffU
#define scu_ICDIIDR_MASK 0xffffffffU

// Interrupt Security Register_0
#define scu_ICDISR0_OFFSET 0x00001080
#define scu_ICDISR0_SECURITY_STATUS_LSHIFT 0x00000000U
#define scu_ICDISR0_SECURITY_STATUS_MASK 0x00000000U

// Interrupt Security Register_1
#define scu_ICDISR1_OFFSET 0x00001084
#define scu_ICDISR1_SECURITY_STATUS_LSHIFT 0x00000000U
#define scu_ICDISR1_SECURITY_STATUS_MASK 0x00000000U

// Interrupt Security Register_2
#define scu_ICDISR2_OFFSET 0x00001088
#define scu_ICDISR2_SECURITY_STATUS_LSHIFT 0x00000000U
#define scu_ICDISR2_SECURITY_STATUS_MASK 0x00000000U

// Interrupt Set-enable Register 0
#define scu_ICDISER0_OFFSET 0x00001100
#define scu_ICDISER0_SET_LSHIFT 0x00000000U
#define scu_ICDISER0_SET_MASK 0x00000000U

// Interrupt Set-enable Register 1
#define scu_ICDISER1_OFFSET 0x00001104
#define scu_ICDISER1_SET_LSHIFT 0x00000000U
#define scu_ICDISER1_SET_MASK 0x00000000U

// Interrupt Set-enable Register 2
#define scu_ICDISER2_OFFSET 0x00001108
#define scu_ICDISER2_SET_LSHIFT 0x00000000U
#define scu_ICDISER2_SET_MASK 0x00000000U

// Interrupt Clear-Enable Register 0
#define scu_ICDICER0_OFFSET 0x00001180
#define scu_ICDICER0_CLEAR_LSHIFT 0x00000000U
#define scu_ICDICER0_CLEAR_MASK 0x00000000U

// Interrupt Clear-Enable Register 1
#define scu_ICDICER1_OFFSET 0x00001184
#define scu_ICDICER1_CLEAR_LSHIFT 0x00000000U
#define scu_ICDICER1_CLEAR_MASK 0x00000000U

// Interrupt Clear-Enable Register 2
#define scu_ICDICER2_OFFSET 0x00001188
#define scu_ICDICER2_CLEAR_LSHIFT 0x00000000U
#define scu_ICDICER2_CLEAR_MASK 0x00000000U

// Interrupt Set-pending Register_0
#define scu_ICDISPR0_OFFSET 0x00001200
#define scu_ICDISPR0_SET_LSHIFT 0x00000000U
#define scu_ICDISPR0_SET_MASK 0x00000000U

// Interrupt Set-pending Register_1
#define scu_ICDISPR1_OFFSET 0x00001204
#define scu_ICDISPR1_SET_LSHIFT 0x00000000U
#define scu_ICDISPR1_SET_MASK 0x00000000U

// Interrupt Set-pending Register_2
#define scu_ICDISPR2_OFFSET 0x00001208
#define scu_ICDISPR2_SET_LSHIFT 0x00000000U
#define scu_ICDISPR2_SET_MASK 0x00000000U

// Interrupt Clear-Pending Register_0
#define scu_ICDICPR0_OFFSET 0x00001280
#define scu_ICDICPR0_CLEAR_LSHIFT 0x00000000U
#define scu_ICDICPR0_CLEAR_MASK 0x00000000U

// Interrupt Clear-Pending Register_1
#define scu_ICDICPR1_OFFSET 0x00001284
#define scu_ICDICPR1_CLEAR_LSHIFT 0x00000000U
#define scu_ICDICPR1_CLEAR_MASK 0x00000000U

// Interrupt Clear-Pending Register_2
#define scu_ICDICPR2_OFFSET 0x00001288
#define scu_ICDICPR2_CLEAR_LSHIFT 0x00000000U
#define scu_ICDICPR2_CLEAR_MASK 0x00000000U

// Active Bit register_0
#define scu_ICDABR0_OFFSET 0x00001300
#define scu_ICDABR0_ACTIVE_LSHIFT 0x00000000U
#define scu_ICDABR0_ACTIVE_MASK 0x00000000U

// Active Bit register_1
#define scu_ICDABR1_OFFSET 0x00001304
#define scu_ICDABR1_ACTIVE_LSHIFT 0x00000000U
#define scu_ICDABR1_ACTIVE_MASK 0x00000000U

// Active Bit register_2
#define scu_ICDABR2_OFFSET 0x00001308
#define scu_ICDABR2_ACTIVE_LSHIFT 0x00000000U
#define scu_ICDABR2_ACTIVE_MASK 0x00000000U

// Interrupt Priority Register_0
#define scu_ICDIPR0_OFFSET 0x00001400
#define scu_ICDIPR0_PRIORITY_LSHIFT 0x00000000U
#define scu_ICDIPR0_PRIORITY_MASK 0x00000000U

// Interrupt Priority Register_1
#define scu_ICDIPR1_OFFSET 0x00001404
#define scu_ICDIPR1_PRIORITY_LSHIFT 0x00000000U
#define scu_ICDIPR1_PRIORITY_MASK 0x00000000U

// Interrupt Priority Register_2
#define scu_ICDIPR2_OFFSET 0x00001408
#define scu_ICDIPR2_PRIORITY_LSHIFT 0x00000000U
#define scu_ICDIPR2_PRIORITY_MASK 0x00000000U

// Interrupt Priority Register_3
#define scu_ICDIPR3_OFFSET 0x0000140c
#define scu_ICDIPR3_PRIORITY_LSHIFT 0x00000000U
#define scu_ICDIPR3_PRIORITY_MASK 0x00000000U

// Interrupt Priority Register_4
#define scu_ICDIPR4_OFFSET 0x00001410
#define scu_ICDIPR4_PRIORITY_LSHIFT 0x00000000U
#define scu_ICDIPR4_PRIORITY_MASK 0x00000000U

// Interrupt Priority Register_5
#define scu_ICDIPR5_OFFSET 0x00001414
#define scu_ICDIPR5_PRIORITY_LSHIFT 0x00000000U
#define scu_ICDIPR5_PRIORITY_MASK 0x00000000U

// Interrupt Priority Register_6
#define scu_ICDIPR6_OFFSET 0x00001418
#define scu_ICDIPR6_PRIORITY_LSHIFT 0x00000000U
#define scu_ICDIPR6_PRIORITY_MASK 0x00000000U

// Interrupt Priority Register_7
#define scu_ICDIPR7_OFFSET 0x0000141c
#define scu_ICDIPR7_PRIORITY_LSHIFT 0x00000000U
#define scu_ICDIPR7_PRIORITY_MASK 0x00000000U

// Interrupt Priority Register_8
#define scu_ICDIPR8_OFFSET 0x00001420
#define scu_ICDIPR8_PRIORITY_LSHIFT 0x00000000U
#define scu_ICDIPR8_PRIORITY_MASK 0x00000000U

// Interrupt Priority Register_9
#define scu_ICDIPR9_OFFSET 0x00001424
#define scu_ICDIPR9_PRIORITY_LSHIFT 0x00000000U
#define scu_ICDIPR9_PRIORITY_MASK 0x00000000U

// Interrupt Priority Register_10
#define scu_ICDIPR10_OFFSET 0x00001428
#define scu_ICDIPR10_PRIORITY_LSHIFT 0x00000000U
#define scu_ICDIPR10_PRIORITY_MASK 0x00000000U

// Interrupt Priority Register_11
#define scu_ICDIPR11_OFFSET 0x0000142c
#define scu_ICDIPR11_PRIORITY_LSHIFT 0x00000000U
#define scu_ICDIPR11_PRIORITY_MASK 0x00000000U

// Interrupt Priority Register_12
#define scu_ICDIPR12_OFFSET 0x00001430
#define scu_ICDIPR12_PRIORITY_LSHIFT 0x00000000U
#define scu_ICDIPR12_PRIORITY_MASK 0x00000000U

// Interrupt Priority Register_13
#define scu_ICDIPR13_OFFSET 0x00001434
#define scu_ICDIPR13_PRIORITY_LSHIFT 0x00000000U
#define scu_ICDIPR13_PRIORITY_MASK 0x00000000U

// Interrupt Priority Register_14
#define scu_ICDIPR14_OFFSET 0x00001438
#define scu_ICDIPR14_PRIORITY_LSHIFT 0x00000000U
#define scu_ICDIPR14_PRIORITY_MASK 0x00000000U

// Interrupt Priority Register_15
#define scu_ICDIPR15_OFFSET 0x0000143c
#define scu_ICDIPR15_PRIORITY_LSHIFT 0x00000000U
#define scu_ICDIPR15_PRIORITY_MASK 0x00000000U

// Interrupt Priority Register_16
#define scu_ICDIPR16_OFFSET 0x00001440
#define scu_ICDIPR16_PRIORITY_LSHIFT 0x00000000U
#define scu_ICDIPR16_PRIORITY_MASK 0x00000000U

// Interrupt Priority Register_17
#define scu_ICDIPR17_OFFSET 0x00001444
#define scu_ICDIPR17_PRIORITY_LSHIFT 0x00000000U
#define scu_ICDIPR17_PRIORITY_MASK 0x00000000U

// Interrupt Priority Register_18
#define scu_ICDIPR18_OFFSET 0x00001448
#define scu_ICDIPR18_PRIORITY_LSHIFT 0x00000000U
#define scu_ICDIPR18_PRIORITY_MASK 0x00000000U

// Interrupt Priority Register_19
#define scu_ICDIPR19_OFFSET 0x0000144c
#define scu_ICDIPR19_PRIORITY_LSHIFT 0x00000000U
#define scu_ICDIPR19_PRIORITY_MASK 0x00000000U

// Interrupt Priority Register_20
#define scu_ICDIPR20_OFFSET 0x00001450
#define scu_ICDIPR20_PRIORITY_LSHIFT 0x00000000U
#define scu_ICDIPR20_PRIORITY_MASK 0x00000000U

// Interrupt Priority Register_21
#define scu_ICDIPR21_OFFSET 0x00001454
#define scu_ICDIPR21_PRIORITY_LSHIFT 0x00000000U
#define scu_ICDIPR21_PRIORITY_MASK 0x00000000U

// Interrupt Priority Register_22
#define scu_ICDIPR22_OFFSET 0x00001458
#define scu_ICDIPR22_PRIORITY_LSHIFT 0x00000000U
#define scu_ICDIPR22_PRIORITY_MASK 0x00000000U

// Interrupt Priority Register_23
#define scu_ICDIPR23_OFFSET 0x0000145c
#define scu_ICDIPR23_PRIORITY_LSHIFT 0x00000000U
#define scu_ICDIPR23_PRIORITY_MASK 0x00000000U

// Interrupt Processor Targets Register 0
#define scu_ICDIPTR0_OFFSET 0x00001800
#define scu_ICDIPTR0_RESERVED_0_LSHIFT 0x0000001aU
#define scu_ICDIPTR0_RESERVED_0_MASK 0xfc000000U
#define scu_ICDIPTR0_TARGET_3_LSHIFT 0x00000018U
#define scu_ICDIPTR0_TARGET_3_MASK 0x03000000U
#define scu_ICDIPTR0_RESERVED_1_LSHIFT 0x00000012U
#define scu_ICDIPTR0_RESERVED_1_MASK 0x00fc0000U
#define scu_ICDIPTR0_TARGET_2_LSHIFT 0x00000010U
#define scu_ICDIPTR0_TARGET_2_MASK 0x00030000U
#define scu_ICDIPTR0_RESERVED_2_LSHIFT 0x0000000aU
#define scu_ICDIPTR0_RESERVED_2_MASK 0x0000fc00U
#define scu_ICDIPTR0_TARGET_1_LSHIFT 0x00000008U
#define scu_ICDIPTR0_TARGET_1_MASK 0x00000300U
#define scu_ICDIPTR0_RESERVED_3_LSHIFT 0x00000002U
#define scu_ICDIPTR0_RESERVED_3_MASK 0x000000fcU
#define scu_ICDIPTR0_TARGET_0_LSHIFT 0x00000000U
#define scu_ICDIPTR0_TARGET_0_MASK 0x00000003U
#define scu_ICDIPTR0_MASK 0x03030303U

// Interrupt Processor Targets Register 1
#define scu_ICDIPTR1_OFFSET 0x00001804
#define scu_ICDIPTR1_RESERVED_0_LSHIFT 0x0000001aU
#define scu_ICDIPTR1_RESERVED_0_MASK 0xfc000000U
#define scu_ICDIPTR1_TARGET_7_LSHIFT 0x00000018U
#define scu_ICDIPTR1_TARGET_7_MASK 0x03000000U
#define scu_ICDIPTR1_RESERVED_1_LSHIFT 0x00000012U
#define scu_ICDIPTR1_RESERVED_1_MASK 0x00fc0000U
#define scu_ICDIPTR1_TARGET_6_LSHIFT 0x00000010U
#define scu_ICDIPTR1_TARGET_6_MASK 0x00030000U
#define scu_ICDIPTR1_RESERVED_2_LSHIFT 0x0000000aU
#define scu_ICDIPTR1_RESERVED_2_MASK 0x0000fc00U
#define scu_ICDIPTR1_TARGET_5_LSHIFT 0x00000008U
#define scu_ICDIPTR1_TARGET_5_MASK 0x00000300U
#define scu_ICDIPTR1_RESERVED_3_LSHIFT 0x00000002U
#define scu_ICDIPTR1_RESERVED_3_MASK 0x000000fcU
#define scu_ICDIPTR1_TARGET_4_LSHIFT 0x00000000U
#define scu_ICDIPTR1_TARGET_4_MASK 0x00000003U
#define scu_ICDIPTR1_MASK 0x03030303U

// Interrupt Processor Targets Register 2
#define scu_ICDIPTR2_OFFSET 0x00001808
#define scu_ICDIPTR2_RESERVED_0_LSHIFT 0x0000001aU
#define scu_ICDIPTR2_RESERVED_0_MASK 0xfc000000U
#define scu_ICDIPTR2_TARGET_11_LSHIFT 0x00000018U
#define scu_ICDIPTR2_TARGET_11_MASK 0x03000000U
#define scu_ICDIPTR2_RESERVED_1_LSHIFT 0x00000012U
#define scu_ICDIPTR2_RESERVED_1_MASK 0x00fc0000U
#define scu_ICDIPTR2_TARGET_10_LSHIFT 0x00000010U
#define scu_ICDIPTR2_TARGET_10_MASK 0x00030000U
#define scu_ICDIPTR2_RESERVED_2_LSHIFT 0x0000000aU
#define scu_ICDIPTR2_RESERVED_2_MASK 0x0000fc00U
#define scu_ICDIPTR2_TARGET_9_LSHIFT 0x00000008U
#define scu_ICDIPTR2_TARGET_9_MASK 0x00000300U
#define scu_ICDIPTR2_RESERVED_3_LSHIFT 0x00000002U
#define scu_ICDIPTR2_RESERVED_3_MASK 0x000000fcU
#define scu_ICDIPTR2_TARGET_8_LSHIFT 0x00000000U
#define scu_ICDIPTR2_TARGET_8_MASK 0x00000003U
#define scu_ICDIPTR2_MASK 0x03030303U

// Interrupt Processor Targets Register 3
#define scu_ICDIPTR3_OFFSET 0x0000180c
#define scu_ICDIPTR3_RESERVED_0_LSHIFT 0x0000001aU
#define scu_ICDIPTR3_RESERVED_0_MASK 0xfc000000U
#define scu_ICDIPTR3_TARGET_15_LSHIFT 0x00000018U
#define scu_ICDIPTR3_TARGET_15_MASK 0x03000000U
#define scu_ICDIPTR3_RESERVED_1_LSHIFT 0x00000012U
#define scu_ICDIPTR3_RESERVED_1_MASK 0x00fc0000U
#define scu_ICDIPTR3_TARGET_14_LSHIFT 0x00000010U
#define scu_ICDIPTR3_TARGET_14_MASK 0x00030000U
#define scu_ICDIPTR3_RESERVED_2_LSHIFT 0x0000000aU
#define scu_ICDIPTR3_RESERVED_2_MASK 0x0000fc00U
#define scu_ICDIPTR3_TARGET_13_LSHIFT 0x00000008U
#define scu_ICDIPTR3_TARGET_13_MASK 0x00000300U
#define scu_ICDIPTR3_RESERVED_3_LSHIFT 0x00000002U
#define scu_ICDIPTR3_RESERVED_3_MASK 0x000000fcU
#define scu_ICDIPTR3_TARGET_12_LSHIFT 0x00000000U
#define scu_ICDIPTR3_TARGET_12_MASK 0x00000003U
#define scu_ICDIPTR3_MASK 0x03030303U

// Interrupt Processor Targets Register 4
#define scu_ICDIPTR4_OFFSET 0x00001810
#define scu_ICDIPTR4_RESERVED_0_LSHIFT 0x00000000U
#define scu_ICDIPTR4_RESERVED_0_MASK 0x00000000U

// Interrupt Processor Targets Register 5
#define scu_ICDIPTR5_OFFSET 0x00001814
#define scu_ICDIPTR5_RESERVED_0_LSHIFT 0x00000000U
#define scu_ICDIPTR5_RESERVED_0_MASK 0x00000000U

// Interrupt Processor Targets Register 6
#define scu_ICDIPTR6_OFFSET 0x00001818
#define scu_ICDIPTR6_RESERVED_0_LSHIFT 0x0000001aU
#define scu_ICDIPTR6_RESERVED_0_MASK 0xfc000000U
#define scu_ICDIPTR6_TARGET_27_LSHIFT 0x00000018U
#define scu_ICDIPTR6_TARGET_27_MASK 0x03000000U
#define scu_ICDIPTR6_RESERVED_1_LSHIFT 0x00000000U
#define scu_ICDIPTR6_RESERVED_1_MASK 0x00ffffffU
#define scu_ICDIPTR6_MASK 0x03000000U

// Interrupt Processor Targets Register 7
#define scu_ICDIPTR7_OFFSET 0x0000181c
#define scu_ICDIPTR7_RESERVED_0_LSHIFT 0x0000001aU
#define scu_ICDIPTR7_RESERVED_0_MASK 0xfc000000U
#define scu_ICDIPTR7_TARGET_31_LSHIFT 0x00000018U
#define scu_ICDIPTR7_TARGET_31_MASK 0x03000000U
#define scu_ICDIPTR7_RESERVED_1_LSHIFT 0x00000012U
#define scu_ICDIPTR7_RESERVED_1_MASK 0x00fc0000U
#define scu_ICDIPTR7_TARGET_30_LSHIFT 0x00000010U
#define scu_ICDIPTR7_TARGET_30_MASK 0x00030000U
#define scu_ICDIPTR7_RESERVED_2_LSHIFT 0x0000000aU
#define scu_ICDIPTR7_RESERVED_2_MASK 0x0000fc00U
#define scu_ICDIPTR7_TARGET_29_LSHIFT 0x00000008U
#define scu_ICDIPTR7_TARGET_29_MASK 0x00000300U
#define scu_ICDIPTR7_RESERVED_3_LSHIFT 0x00000002U
#define scu_ICDIPTR7_RESERVED_3_MASK 0x000000fcU
#define scu_ICDIPTR7_TARGET_28_LSHIFT 0x00000000U
#define scu_ICDIPTR7_TARGET_28_MASK 0x00000003U
#define scu_ICDIPTR7_MASK 0x03030303U

// Interrupt Processor Targets Register 8
#define scu_ICDIPTR8_OFFSET 0x00001820
#define scu_ICDIPTR8_RESERVED_0_LSHIFT 0x0000001aU
#define scu_ICDIPTR8_RESERVED_0_MASK 0xfc000000U
#define scu_ICDIPTR8_TARGET_35_LSHIFT 0x00000018U
#define scu_ICDIPTR8_TARGET_35_MASK 0x03000000U
#define scu_ICDIPTR8_RESERVED_1_LSHIFT 0x00000012U
#define scu_ICDIPTR8_RESERVED_1_MASK 0x00fc0000U
#define scu_ICDIPTR8_TARGET_34_LSHIFT 0x00000010U
#define scu_ICDIPTR8_TARGET_34_MASK 0x00030000U
#define scu_ICDIPTR8_RESERVED_2_LSHIFT 0x0000000aU
#define scu_ICDIPTR8_RESERVED_2_MASK 0x0000fc00U
#define scu_ICDIPTR8_TARGET_33_LSHIFT 0x00000008U
#define scu_ICDIPTR8_TARGET_33_MASK 0x00000300U
#define scu_ICDIPTR8_RESERVED_3_LSHIFT 0x00000002U
#define scu_ICDIPTR8_RESERVED_3_MASK 0x000000fcU
#define scu_ICDIPTR8_TARGET_32_LSHIFT 0x00000000U
#define scu_ICDIPTR8_TARGET_32_MASK 0x00000003U
#define scu_ICDIPTR8_MASK 0x03030303U

// Interrupt Processor Targets Register 9
#define scu_ICDIPTR9_OFFSET 0x00001824
#define scu_ICDIPTR9_RESERVED_0_LSHIFT 0x0000001aU
#define scu_ICDIPTR9_RESERVED_0_MASK 0xfc000000U
#define scu_ICDIPTR9_TARGET_39_LSHIFT 0x00000018U
#define scu_ICDIPTR9_TARGET_39_MASK 0x03000000U
#define scu_ICDIPTR9_RESERVED_1_LSHIFT 0x00000012U
#define scu_ICDIPTR9_RESERVED_1_MASK 0x00fc0000U
#define scu_ICDIPTR9_TARGET_38_LSHIFT 0x00000010U
#define scu_ICDIPTR9_TARGET_38_MASK 0x00030000U
#define scu_ICDIPTR9_RESERVED_2_LSHIFT 0x0000000aU
#define scu_ICDIPTR9_RESERVED_2_MASK 0x0000fc00U
#define scu_ICDIPTR9_TARGET_37_LSHIFT 0x00000008U
#define scu_ICDIPTR9_TARGET_37_MASK 0x00000300U
#define scu_ICDIPTR9_RESERVED_3_LSHIFT 0x00000002U
#define scu_ICDIPTR9_RESERVED_3_MASK 0x000000fcU
#define scu_ICDIPTR9_TARGET_36_LSHIFT 0x00000000U
#define scu_ICDIPTR9_TARGET_36_MASK 0x00000003U
#define scu_ICDIPTR9_MASK 0x03030303U

// Interrupt Processor Targets Register 10
#define scu_ICDIPTR10_OFFSET 0x00001828
#define scu_ICDIPTR10_RESERVED_0_LSHIFT 0x0000001aU
#define scu_ICDIPTR10_RESERVED_0_MASK 0xfc000000U
#define scu_ICDIPTR10_TARGET_43_LSHIFT 0x00000018U
#define scu_ICDIPTR10_TARGET_43_MASK 0x03000000U
#define scu_ICDIPTR10_RESERVED_1_LSHIFT 0x00000012U
#define scu_ICDIPTR10_RESERVED_1_MASK 0x00fc0000U
#define scu_ICDIPTR10_TARGET_42_LSHIFT 0x00000010U
#define scu_ICDIPTR10_TARGET_42_MASK 0x00030000U
#define scu_ICDIPTR10_RESERVED_2_LSHIFT 0x0000000aU
#define scu_ICDIPTR10_RESERVED_2_MASK 0x0000fc00U
#define scu_ICDIPTR10_TARGET_41_LSHIFT 0x00000008U
#define scu_ICDIPTR10_TARGET_41_MASK 0x00000300U
#define scu_ICDIPTR10_RESERVED_3_LSHIFT 0x00000002U
#define scu_ICDIPTR10_RESERVED_3_MASK 0x000000fcU
#define scu_ICDIPTR10_TARGET_40_LSHIFT 0x00000000U
#define scu_ICDIPTR10_TARGET_40_MASK 0x00000003U
#define scu_ICDIPTR10_MASK 0x03030303U

// Interrupt Processor Targets Register 11
#define scu_ICDIPTR11_OFFSET 0x0000182c
#define scu_ICDIPTR11_RESERVED_0_LSHIFT 0x0000001aU
#define scu_ICDIPTR11_RESERVED_0_MASK 0xfc000000U
#define scu_ICDIPTR11_TARGET_47_LSHIFT 0x00000018U
#define scu_ICDIPTR11_TARGET_47_MASK 0x03000000U
#define scu_ICDIPTR11_RESERVED_1_LSHIFT 0x00000012U
#define scu_ICDIPTR11_RESERVED_1_MASK 0x00fc0000U
#define scu_ICDIPTR11_TARGET_46_LSHIFT 0x00000010U
#define scu_ICDIPTR11_TARGET_46_MASK 0x00030000U
#define scu_ICDIPTR11_RESERVED_2_LSHIFT 0x0000000aU
#define scu_ICDIPTR11_RESERVED_2_MASK 0x0000fc00U
#define scu_ICDIPTR11_TARGET_45_LSHIFT 0x00000008U
#define scu_ICDIPTR11_TARGET_45_MASK 0x00000300U
#define scu_ICDIPTR11_RESERVED_3_LSHIFT 0x00000002U
#define scu_ICDIPTR11_RESERVED_3_MASK 0x000000fcU
#define scu_ICDIPTR11_TARGET_44_LSHIFT 0x00000000U
#define scu_ICDIPTR11_TARGET_44_MASK 0x00000003U
#define scu_ICDIPTR11_MASK 0x03030303U

// Interrupt Processor Targets Register 12
#define scu_ICDIPTR12_OFFSET 0x00001830
#define scu_ICDIPTR12_RESERVED_0_LSHIFT 0x0000001aU
#define scu_ICDIPTR12_RESERVED_0_MASK 0xfc000000U
#define scu_ICDIPTR12_TARGET_51_LSHIFT 0x00000018U
#define scu_ICDIPTR12_TARGET_51_MASK 0x03000000U
#define scu_ICDIPTR12_RESERVED_1_LSHIFT 0x00000012U
#define scu_ICDIPTR12_RESERVED_1_MASK 0x00fc0000U
#define scu_ICDIPTR12_TARGET_50_LSHIFT 0x00000010U
#define scu_ICDIPTR12_TARGET_50_MASK 0x00030000U
#define scu_ICDIPTR12_RESERVED_2_LSHIFT 0x0000000aU
#define scu_ICDIPTR12_RESERVED_2_MASK 0x0000fc00U
#define scu_ICDIPTR12_TARGET_49_LSHIFT 0x00000008U
#define scu_ICDIPTR12_TARGET_49_MASK 0x00000300U
#define scu_ICDIPTR12_RESERVED_3_LSHIFT 0x00000002U
#define scu_ICDIPTR12_RESERVED_3_MASK 0x000000fcU
#define scu_ICDIPTR12_TARGET_48_LSHIFT 0x00000000U
#define scu_ICDIPTR12_TARGET_48_MASK 0x00000003U
#define scu_ICDIPTR12_MASK 0x03030303U

// Interrupt Processor Targets Register 13
#define scu_ICDIPTR13_OFFSET 0x00001834
#define scu_ICDIPTR13_RESERVED_0_LSHIFT 0x0000001aU
#define scu_ICDIPTR13_RESERVED_0_MASK 0xfc000000U
#define scu_ICDIPTR13_TARGET_55_LSHIFT 0x00000018U
#define scu_ICDIPTR13_TARGET_55_MASK 0x03000000U
#define scu_ICDIPTR13_RESERVED_1_LSHIFT 0x00000012U
#define scu_ICDIPTR13_RESERVED_1_MASK 0x00fc0000U
#define scu_ICDIPTR13_TARGET_54_LSHIFT 0x00000010U
#define scu_ICDIPTR13_TARGET_54_MASK 0x00030000U
#define scu_ICDIPTR13_RESERVED_2_LSHIFT 0x0000000aU
#define scu_ICDIPTR13_RESERVED_2_MASK 0x0000fc00U
#define scu_ICDIPTR13_TARGET_53_LSHIFT 0x00000008U
#define scu_ICDIPTR13_TARGET_53_MASK 0x00000300U
#define scu_ICDIPTR13_RESERVED_3_LSHIFT 0x00000002U
#define scu_ICDIPTR13_RESERVED_3_MASK 0x000000fcU
#define scu_ICDIPTR13_TARGET_52_LSHIFT 0x00000000U
#define scu_ICDIPTR13_TARGET_52_MASK 0x00000003U
#define scu_ICDIPTR13_MASK 0x03030303U

// Interrupt Processor Targets Register 14
#define scu_ICDIPTR14_OFFSET 0x00001838
#define scu_ICDIPTR14_RESERVED_0_LSHIFT 0x0000001aU
#define scu_ICDIPTR14_RESERVED_0_MASK 0xfc000000U
#define scu_ICDIPTR14_TARGET_59_LSHIFT 0x00000018U
#define scu_ICDIPTR14_TARGET_59_MASK 0x03000000U
#define scu_ICDIPTR14_RESERVED_1_LSHIFT 0x00000012U
#define scu_ICDIPTR14_RESERVED_1_MASK 0x00fc0000U
#define scu_ICDIPTR14_TARGET_58_LSHIFT 0x00000010U
#define scu_ICDIPTR14_TARGET_58_MASK 0x00030000U
#define scu_ICDIPTR14_RESERVED_2_LSHIFT 0x0000000aU
#define scu_ICDIPTR14_RESERVED_2_MASK 0x0000fc00U
#define scu_ICDIPTR14_TARGET_57_LSHIFT 0x00000008U
#define scu_ICDIPTR14_TARGET_57_MASK 0x00000300U
#define scu_ICDIPTR14_RESERVED_3_LSHIFT 0x00000002U
#define scu_ICDIPTR14_RESERVED_3_MASK 0x000000fcU
#define scu_ICDIPTR14_TARGET_56_LSHIFT 0x00000000U
#define scu_ICDIPTR14_TARGET_56_MASK 0x00000003U
#define scu_ICDIPTR14_MASK 0x03030303U

// Interrupt Processor Targets Register 15
#define scu_ICDIPTR15_OFFSET 0x0000183c
#define scu_ICDIPTR15_RESERVED_0_LSHIFT 0x0000001aU
#define scu_ICDIPTR15_RESERVED_0_MASK 0xfc000000U
#define scu_ICDIPTR15_TARGET_63_LSHIFT 0x00000018U
#define scu_ICDIPTR15_TARGET_63_MASK 0x03000000U
#define scu_ICDIPTR15_RESERVED_1_LSHIFT 0x00000012U
#define scu_ICDIPTR15_RESERVED_1_MASK 0x00fc0000U
#define scu_ICDIPTR15_TARGET_62_LSHIFT 0x00000010U
#define scu_ICDIPTR15_TARGET_62_MASK 0x00030000U
#define scu_ICDIPTR15_RESERVED_2_LSHIFT 0x0000000aU
#define scu_ICDIPTR15_RESERVED_2_MASK 0x0000fc00U
#define scu_ICDIPTR15_TARGET_61_LSHIFT 0x00000008U
#define scu_ICDIPTR15_TARGET_61_MASK 0x00000300U
#define scu_ICDIPTR15_RESERVED_3_LSHIFT 0x00000002U
#define scu_ICDIPTR15_RESERVED_3_MASK 0x000000fcU
#define scu_ICDIPTR15_TARGET_60_LSHIFT 0x00000000U
#define scu_ICDIPTR15_TARGET_60_MASK 0x00000003U
#define scu_ICDIPTR15_MASK 0x03030303U

// Interrupt Processor Targets Register 16
#define scu_ICDIPTR16_OFFSET 0x00001840
#define scu_ICDIPTR16_RESERVED_0_LSHIFT 0x0000001aU
#define scu_ICDIPTR16_RESERVED_0_MASK 0xfc000000U
#define scu_ICDIPTR16_TARGET_67_LSHIFT 0x00000018U
#define scu_ICDIPTR16_TARGET_67_MASK 0x03000000U
#define scu_ICDIPTR16_RESERVED_1_LSHIFT 0x00000012U
#define scu_ICDIPTR16_RESERVED_1_MASK 0x00fc0000U
#define scu_ICDIPTR16_TARGET_66_LSHIFT 0x00000010U
#define scu_ICDIPTR16_TARGET_66_MASK 0x00030000U
#define scu_ICDIPTR16_RESERVED_2_LSHIFT 0x0000000aU
#define scu_ICDIPTR16_RESERVED_2_MASK 0x0000fc00U
#define scu_ICDIPTR16_TARGET_65_LSHIFT 0x00000008U
#define scu_ICDIPTR16_TARGET_65_MASK 0x00000300U
#define scu_ICDIPTR16_RESERVED_3_LSHIFT 0x00000002U
#define scu_ICDIPTR16_RESERVED_3_MASK 0x000000fcU
#define scu_ICDIPTR16_TARGET_64_LSHIFT 0x00000000U
#define scu_ICDIPTR16_TARGET_64_MASK 0x00000003U
#define scu_ICDIPTR16_MASK 0x03030303U

// Interrupt Processor Targets Register 17
#define scu_ICDIPTR17_OFFSET 0x00001844
#define scu_ICDIPTR17_RESERVED_0_LSHIFT 0x0000001aU
#define scu_ICDIPTR17_RESERVED_0_MASK 0xfc000000U
#define scu_ICDIPTR17_TARGET_71_LSHIFT 0x00000018U
#define scu_ICDIPTR17_TARGET_71_MASK 0x03000000U
#define scu_ICDIPTR17_RESERVED_1_LSHIFT 0x00000012U
#define scu_ICDIPTR17_RESERVED_1_MASK 0x00fc0000U
#define scu_ICDIPTR17_TARGET_70_LSHIFT 0x00000010U
#define scu_ICDIPTR17_TARGET_70_MASK 0x00030000U
#define scu_ICDIPTR17_RESERVED_2_LSHIFT 0x0000000aU
#define scu_ICDIPTR17_RESERVED_2_MASK 0x0000fc00U
#define scu_ICDIPTR17_TARGET_69_LSHIFT 0x00000008U
#define scu_ICDIPTR17_TARGET_69_MASK 0x00000300U
#define scu_ICDIPTR17_RESERVED_3_LSHIFT 0x00000002U
#define scu_ICDIPTR17_RESERVED_3_MASK 0x000000fcU
#define scu_ICDIPTR17_TARGET_68_LSHIFT 0x00000000U
#define scu_ICDIPTR17_TARGET_68_MASK 0x00000003U
#define scu_ICDIPTR17_MASK 0x03030303U

// Interrupt Processor Targets Register 18
#define scu_ICDIPTR18_OFFSET 0x00001848
#define scu_ICDIPTR18_RESERVED_0_LSHIFT 0x0000001aU
#define scu_ICDIPTR18_RESERVED_0_MASK 0xfc000000U
#define scu_ICDIPTR18_TARGET_75_LSHIFT 0x00000018U
#define scu_ICDIPTR18_TARGET_75_MASK 0x03000000U
#define scu_ICDIPTR18_RESERVED_1_LSHIFT 0x00000012U
#define scu_ICDIPTR18_RESERVED_1_MASK 0x00fc0000U
#define scu_ICDIPTR18_TARGET_74_LSHIFT 0x00000010U
#define scu_ICDIPTR18_TARGET_74_MASK 0x00030000U
#define scu_ICDIPTR18_RESERVED_2_LSHIFT 0x0000000aU
#define scu_ICDIPTR18_RESERVED_2_MASK 0x0000fc00U
#define scu_ICDIPTR18_TARGET_73_LSHIFT 0x00000008U
#define scu_ICDIPTR18_TARGET_73_MASK 0x00000300U
#define scu_ICDIPTR18_RESERVED_3_LSHIFT 0x00000002U
#define scu_ICDIPTR18_RESERVED_3_MASK 0x000000fcU
#define scu_ICDIPTR18_TARGET_72_LSHIFT 0x00000000U
#define scu_ICDIPTR18_TARGET_72_MASK 0x00000003U
#define scu_ICDIPTR18_MASK 0x03030303U

// Interrupt Processor Targets Register 19
#define scu_ICDIPTR19_OFFSET 0x0000184c
#define scu_ICDIPTR19_RESERVED_0_LSHIFT 0x0000001aU
#define scu_ICDIPTR19_RESERVED_0_MASK 0xfc000000U
#define scu_ICDIPTR19_TARGET_79_LSHIFT 0x00000018U
#define scu_ICDIPTR19_TARGET_79_MASK 0x03000000U
#define scu_ICDIPTR19_RESERVED_1_LSHIFT 0x00000012U
#define scu_ICDIPTR19_RESERVED_1_MASK 0x00fc0000U
#define scu_ICDIPTR19_TARGET_78_LSHIFT 0x00000010U
#define scu_ICDIPTR19_TARGET_78_MASK 0x00030000U
#define scu_ICDIPTR19_RESERVED_2_LSHIFT 0x0000000aU
#define scu_ICDIPTR19_RESERVED_2_MASK 0x0000fc00U
#define scu_ICDIPTR19_TARGET_77_LSHIFT 0x00000008U
#define scu_ICDIPTR19_TARGET_77_MASK 0x00000300U
#define scu_ICDIPTR19_RESERVED_3_LSHIFT 0x00000002U
#define scu_ICDIPTR19_RESERVED_3_MASK 0x000000fcU
#define scu_ICDIPTR19_TARGET_76_LSHIFT 0x00000000U
#define scu_ICDIPTR19_TARGET_76_MASK 0x00000003U
#define scu_ICDIPTR19_MASK 0x03030303U

// Interrupt Processor Targets Register 20
#define scu_ICDIPTR20_OFFSET 0x00001850
#define scu_ICDIPTR20_RESERVED_0_LSHIFT 0x0000001aU
#define scu_ICDIPTR20_RESERVED_0_MASK 0xfc000000U
#define scu_ICDIPTR20_TARGET_83_LSHIFT 0x00000018U
#define scu_ICDIPTR20_TARGET_83_MASK 0x03000000U
#define scu_ICDIPTR20_RESERVED_1_LSHIFT 0x00000012U
#define scu_ICDIPTR20_RESERVED_1_MASK 0x00fc0000U
#define scu_ICDIPTR20_TARGET_82_LSHIFT 0x00000010U
#define scu_ICDIPTR20_TARGET_82_MASK 0x00030000U
#define scu_ICDIPTR20_RESERVED_2_LSHIFT 0x0000000aU
#define scu_ICDIPTR20_RESERVED_2_MASK 0x0000fc00U
#define scu_ICDIPTR20_TARGET_81_LSHIFT 0x00000008U
#define scu_ICDIPTR20_TARGET_81_MASK 0x00000300U
#define scu_ICDIPTR20_RESERVED_3_LSHIFT 0x00000002U
#define scu_ICDIPTR20_RESERVED_3_MASK 0x000000fcU
#define scu_ICDIPTR20_TARGET_80_LSHIFT 0x00000000U
#define scu_ICDIPTR20_TARGET_80_MASK 0x00000003U
#define scu_ICDIPTR20_MASK 0x03030303U

// Interrupt Processor Targets Register 21
#define scu_ICDIPTR21_OFFSET 0x00001854
#define scu_ICDIPTR21_RESERVED_0_LSHIFT 0x0000001aU
#define scu_ICDIPTR21_RESERVED_0_MASK 0xfc000000U
#define scu_ICDIPTR21_TARGET_87_LSHIFT 0x00000018U
#define scu_ICDIPTR21_TARGET_87_MASK 0x03000000U
#define scu_ICDIPTR21_RESERVED_1_LSHIFT 0x00000012U
#define scu_ICDIPTR21_RESERVED_1_MASK 0x00fc0000U
#define scu_ICDIPTR21_TARGET_86_LSHIFT 0x00000010U
#define scu_ICDIPTR21_TARGET_86_MASK 0x00030000U
#define scu_ICDIPTR21_RESERVED_2_LSHIFT 0x0000000aU
#define scu_ICDIPTR21_RESERVED_2_MASK 0x0000fc00U
#define scu_ICDIPTR21_TARGET_85_LSHIFT 0x00000008U
#define scu_ICDIPTR21_TARGET_85_MASK 0x00000300U
#define scu_ICDIPTR21_RESERVED_3_LSHIFT 0x00000002U
#define scu_ICDIPTR21_RESERVED_3_MASK 0x000000fcU
#define scu_ICDIPTR21_TARGET_84_LSHIFT 0x00000000U
#define scu_ICDIPTR21_TARGET_84_MASK 0x00000003U
#define scu_ICDIPTR21_MASK 0x03030303U

// Interrupt Processor Targets Register 22
#define scu_ICDIPTR22_OFFSET 0x00001858
#define scu_ICDIPTR22_RESERVED_0_LSHIFT 0x0000001aU
#define scu_ICDIPTR22_RESERVED_0_MASK 0xfc000000U
#define scu_ICDIPTR22_TARGET_91_LSHIFT 0x00000018U
#define scu_ICDIPTR22_TARGET_91_MASK 0x03000000U
#define scu_ICDIPTR22_RESERVED_1_LSHIFT 0x00000012U
#define scu_ICDIPTR22_RESERVED_1_MASK 0x00fc0000U
#define scu_ICDIPTR22_TARGET_90_LSHIFT 0x00000010U
#define scu_ICDIPTR22_TARGET_90_MASK 0x00030000U
#define scu_ICDIPTR22_RESERVED_2_LSHIFT 0x0000000aU
#define scu_ICDIPTR22_RESERVED_2_MASK 0x0000fc00U
#define scu_ICDIPTR22_TARGET_89_LSHIFT 0x00000008U
#define scu_ICDIPTR22_TARGET_89_MASK 0x00000300U
#define scu_ICDIPTR22_RESERVED_3_LSHIFT 0x00000002U
#define scu_ICDIPTR22_RESERVED_3_MASK 0x000000fcU
#define scu_ICDIPTR22_TARGET_88_LSHIFT 0x00000000U
#define scu_ICDIPTR22_TARGET_88_MASK 0x00000003U
#define scu_ICDIPTR22_MASK 0x03030303U

// Interrupt Processor Targets Register 23
#define scu_ICDIPTR23_OFFSET 0x0000185c
#define scu_ICDIPTR23_RESERVED_0_LSHIFT 0x0000001aU
#define scu_ICDIPTR23_RESERVED_0_MASK 0xfc000000U
#define scu_ICDIPTR23_TARGET_95_LSHIFT 0x00000018U
#define scu_ICDIPTR23_TARGET_95_MASK 0x03000000U
#define scu_ICDIPTR23_RESERVED_1_LSHIFT 0x00000012U
#define scu_ICDIPTR23_RESERVED_1_MASK 0x00fc0000U
#define scu_ICDIPTR23_TARGET_94_LSHIFT 0x00000010U
#define scu_ICDIPTR23_TARGET_94_MASK 0x00030000U
#define scu_ICDIPTR23_RESERVED_2_LSHIFT 0x0000000aU
#define scu_ICDIPTR23_RESERVED_2_MASK 0x0000fc00U
#define scu_ICDIPTR23_TARGET_93_LSHIFT 0x00000008U
#define scu_ICDIPTR23_TARGET_93_MASK 0x00000300U
#define scu_ICDIPTR23_RESERVED_3_LSHIFT 0x00000002U
#define scu_ICDIPTR23_RESERVED_3_MASK 0x000000fcU
#define scu_ICDIPTR23_TARGET_92_LSHIFT 0x00000000U
#define scu_ICDIPTR23_TARGET_92_MASK 0x00000003U
#define scu_ICDIPTR23_MASK 0x03030303U

// Interrupt Configuration Register 0
#define scu_ICDICFR0_OFFSET 0x00001c00
#define scu_ICDICFR0_CONFIG_15_LSHIFT 0x0000001eU
#define scu_ICDICFR0_CONFIG_15_MASK 0xc0000000U
#define scu_ICDICFR0_CONFIG_14_LSHIFT 0x0000001cU
#define scu_ICDICFR0_CONFIG_14_MASK 0x30000000U
#define scu_ICDICFR0_CONFIG_13_LSHIFT 0x0000001aU
#define scu_ICDICFR0_CONFIG_13_MASK 0x0c000000U
#define scu_ICDICFR0_CONFIG_12_LSHIFT 0x00000018U
#define scu_ICDICFR0_CONFIG_12_MASK 0x03000000U
#define scu_ICDICFR0_CONFIG_11_LSHIFT 0x00000016U
#define scu_ICDICFR0_CONFIG_11_MASK 0x00c00000U
#define scu_ICDICFR0_CONFIG_10_LSHIFT 0x00000014U
#define scu_ICDICFR0_CONFIG_10_MASK 0x00300000U
#define scu_ICDICFR0_CONFIG_9_LSHIFT 0x00000012U
#define scu_ICDICFR0_CONFIG_9_MASK 0x000c0000U
#define scu_ICDICFR0_CONFIG_8_LSHIFT 0x00000010U
#define scu_ICDICFR0_CONFIG_8_MASK 0x00030000U
#define scu_ICDICFR0_CONFIG_7_LSHIFT 0x0000000eU
#define scu_ICDICFR0_CONFIG_7_MASK 0x0000c000U
#define scu_ICDICFR0_CONFIG_6_LSHIFT 0x0000000cU
#define scu_ICDICFR0_CONFIG_6_MASK 0x00003000U
#define scu_ICDICFR0_CONFIG_5_LSHIFT 0x0000000aU
#define scu_ICDICFR0_CONFIG_5_MASK 0x00000c00U
#define scu_ICDICFR0_CONFIG_4_LSHIFT 0x00000008U
#define scu_ICDICFR0_CONFIG_4_MASK 0x00000300U
#define scu_ICDICFR0_CONFIG_3_LSHIFT 0x00000006U
#define scu_ICDICFR0_CONFIG_3_MASK 0x000000c0U
#define scu_ICDICFR0_CONFIG_2_LSHIFT 0x00000004U
#define scu_ICDICFR0_CONFIG_2_MASK 0x00000030U
#define scu_ICDICFR0_CONFIG_1_LSHIFT 0x00000002U
#define scu_ICDICFR0_CONFIG_1_MASK 0x0000000cU
#define scu_ICDICFR0_CONFIG_0_LSHIFT 0x00000000U
#define scu_ICDICFR0_CONFIG_0_MASK 0x00000003U
#define scu_ICDICFR0_MASK 0xffffffffU

// Interrupt Configuration Register 1
#define scu_ICDICFR1_OFFSET 0x00001c04
#define scu_ICDICFR1_CONFIG_31_LSHIFT 0x0000001eU
#define scu_ICDICFR1_CONFIG_31_MASK 0xc0000000U
#define scu_ICDICFR1_CONFIG_30_LSHIFT 0x0000001cU
#define scu_ICDICFR1_CONFIG_30_MASK 0x30000000U
#define scu_ICDICFR1_CONFIG_29_LSHIFT 0x0000001aU
#define scu_ICDICFR1_CONFIG_29_MASK 0x0c000000U
#define scu_ICDICFR1_CONFIG_28_LSHIFT 0x00000018U
#define scu_ICDICFR1_CONFIG_28_MASK 0x03000000U
#define scu_ICDICFR1_CONFIG_27_LSHIFT 0x00000016U
#define scu_ICDICFR1_CONFIG_27_MASK 0x00c00000U
#define scu_ICDICFR1_CONFIG_26_LSHIFT 0x00000014U
#define scu_ICDICFR1_CONFIG_26_MASK 0x00300000U
#define scu_ICDICFR1_CONFIG_25_LSHIFT 0x00000012U
#define scu_ICDICFR1_CONFIG_25_MASK 0x000c0000U
#define scu_ICDICFR1_CONFIG_24_LSHIFT 0x00000010U
#define scu_ICDICFR1_CONFIG_24_MASK 0x00030000U
#define scu_ICDICFR1_CONFIG_23_LSHIFT 0x0000000eU
#define scu_ICDICFR1_CONFIG_23_MASK 0x0000c000U
#define scu_ICDICFR1_CONFIG_22_LSHIFT 0x0000000cU
#define scu_ICDICFR1_CONFIG_22_MASK 0x00003000U
#define scu_ICDICFR1_CONFIG_21_LSHIFT 0x0000000aU
#define scu_ICDICFR1_CONFIG_21_MASK 0x00000c00U
#define scu_ICDICFR1_CONFIG_20_LSHIFT 0x00000008U
#define scu_ICDICFR1_CONFIG_20_MASK 0x00000300U
#define scu_ICDICFR1_CONFIG_19_LSHIFT 0x00000006U
#define scu_ICDICFR1_CONFIG_19_MASK 0x000000c0U
#define scu_ICDICFR1_CONFIG_18_LSHIFT 0x00000004U
#define scu_ICDICFR1_CONFIG_18_MASK 0x00000030U
#define scu_ICDICFR1_CONFIG_17_LSHIFT 0x00000002U
#define scu_ICDICFR1_CONFIG_17_MASK 0x0000000cU
#define scu_ICDICFR1_CONFIG_16_LSHIFT 0x00000000U
#define scu_ICDICFR1_CONFIG_16_MASK 0x00000003U
#define scu_ICDICFR1_MASK 0xffffffffU

// Interrupt Configuration Register 2
#define scu_ICDICFR2_OFFSET 0x00001c08
#define scu_ICDICFR2_CONFIG_47_LSHIFT 0x0000001eU
#define scu_ICDICFR2_CONFIG_47_MASK 0xc0000000U
#define scu_ICDICFR2_CONFIG_46_LSHIFT 0x0000001cU
#define scu_ICDICFR2_CONFIG_46_MASK 0x30000000U
#define scu_ICDICFR2_CONFIG_45_LSHIFT 0x0000001aU
#define scu_ICDICFR2_CONFIG_45_MASK 0x0c000000U
#define scu_ICDICFR2_CONFIG_44_LSHIFT 0x00000018U
#define scu_ICDICFR2_CONFIG_44_MASK 0x03000000U
#define scu_ICDICFR2_CONFIG_43_LSHIFT 0x00000016U
#define scu_ICDICFR2_CONFIG_43_MASK 0x00c00000U
#define scu_ICDICFR2_CONFIG_42_LSHIFT 0x00000014U
#define scu_ICDICFR2_CONFIG_42_MASK 0x00300000U
#define scu_ICDICFR2_CONFIG_41_LSHIFT 0x00000012U
#define scu_ICDICFR2_CONFIG_41_MASK 0x000c0000U
#define scu_ICDICFR2_CONFIG_40_LSHIFT 0x00000010U
#define scu_ICDICFR2_CONFIG_40_MASK 0x00030000U
#define scu_ICDICFR2_CONFIG_39_LSHIFT 0x0000000eU
#define scu_ICDICFR2_CONFIG_39_MASK 0x0000c000U
#define scu_ICDICFR2_CONFIG_38_LSHIFT 0x0000000cU
#define scu_ICDICFR2_CONFIG_38_MASK 0x00003000U
#define scu_ICDICFR2_CONFIG_37_LSHIFT 0x0000000aU
#define scu_ICDICFR2_CONFIG_37_MASK 0x00000c00U
#define scu_ICDICFR2_CONFIG_36_LSHIFT 0x00000008U
#define scu_ICDICFR2_CONFIG_36_MASK 0x00000300U
#define scu_ICDICFR2_CONFIG_35_LSHIFT 0x00000006U
#define scu_ICDICFR2_CONFIG_35_MASK 0x000000c0U
#define scu_ICDICFR2_CONFIG_34_LSHIFT 0x00000004U
#define scu_ICDICFR2_CONFIG_34_MASK 0x00000030U
#define scu_ICDICFR2_CONFIG_33_LSHIFT 0x00000002U
#define scu_ICDICFR2_CONFIG_33_MASK 0x0000000cU
#define scu_ICDICFR2_CONFIG_32_LSHIFT 0x00000000U
#define scu_ICDICFR2_CONFIG_32_MASK 0x00000003U
#define scu_ICDICFR2_MASK 0xffffffffU

// Interrupt Configuration Register 3
#define scu_ICDICFR3_OFFSET 0x00001c0c
#define scu_ICDICFR3_CONFIG_63_LSHIFT 0x0000001eU
#define scu_ICDICFR3_CONFIG_63_MASK 0xc0000000U
#define scu_ICDICFR3_CONFIG_62_LSHIFT 0x0000001cU
#define scu_ICDICFR3_CONFIG_62_MASK 0x30000000U
#define scu_ICDICFR3_CONFIG_61_LSHIFT 0x0000001aU
#define scu_ICDICFR3_CONFIG_61_MASK 0x0c000000U
#define scu_ICDICFR3_CONFIG_60_LSHIFT 0x00000018U
#define scu_ICDICFR3_CONFIG_60_MASK 0x03000000U
#define scu_ICDICFR3_CONFIG_59_LSHIFT 0x00000016U
#define scu_ICDICFR3_CONFIG_59_MASK 0x00c00000U
#define scu_ICDICFR3_CONFIG_58_LSHIFT 0x00000014U
#define scu_ICDICFR3_CONFIG_58_MASK 0x00300000U
#define scu_ICDICFR3_CONFIG_57_LSHIFT 0x00000012U
#define scu_ICDICFR3_CONFIG_57_MASK 0x000c0000U
#define scu_ICDICFR3_CONFIG_56_LSHIFT 0x00000010U
#define scu_ICDICFR3_CONFIG_56_MASK 0x00030000U
#define scu_ICDICFR3_CONFIG_55_LSHIFT 0x0000000eU
#define scu_ICDICFR3_CONFIG_55_MASK 0x0000c000U
#define scu_ICDICFR3_CONFIG_54_LSHIFT 0x0000000cU
#define scu_ICDICFR3_CONFIG_54_MASK 0x00003000U
#define scu_ICDICFR3_CONFIG_53_LSHIFT 0x0000000aU
#define scu_ICDICFR3_CONFIG_53_MASK 0x00000c00U
#define scu_ICDICFR3_CONFIG_52_LSHIFT 0x00000008U
#define scu_ICDICFR3_CONFIG_52_MASK 0x00000300U
#define scu_ICDICFR3_CONFIG_51_LSHIFT 0x00000006U
#define scu_ICDICFR3_CONFIG_51_MASK 0x000000c0U
#define scu_ICDICFR3_CONFIG_50_LSHIFT 0x00000004U
#define scu_ICDICFR3_CONFIG_50_MASK 0x00000030U
#define scu_ICDICFR3_CONFIG_48_LSHIFT 0x00000002U
#define scu_ICDICFR3_CONFIG_48_MASK 0x0000000cU
#define scu_ICDICFR3_CONFIG_47_LSHIFT 0x00000000U
#define scu_ICDICFR3_CONFIG_47_MASK 0x00000003U
#define scu_ICDICFR3_MASK 0xffffffffU

// Interrupt Configuration Register 4
#define scu_ICDICFR4_OFFSET 0x00001c10
#define scu_ICDICFR4_CONFIG_79_LSHIFT 0x0000001eU
#define scu_ICDICFR4_CONFIG_79_MASK 0xc0000000U
#define scu_ICDICFR4_CONFIG_78_LSHIFT 0x0000001cU
#define scu_ICDICFR4_CONFIG_78_MASK 0x30000000U
#define scu_ICDICFR4_CONFIG_77_LSHIFT 0x0000001aU
#define scu_ICDICFR4_CONFIG_77_MASK 0x0c000000U
#define scu_ICDICFR4_CONFIG_76_LSHIFT 0x00000018U
#define scu_ICDICFR4_CONFIG_76_MASK 0x03000000U
#define scu_ICDICFR4_CONFIG_75_LSHIFT 0x00000016U
#define scu_ICDICFR4_CONFIG_75_MASK 0x00c00000U
#define scu_ICDICFR4_CONFIG_74_LSHIFT 0x00000014U
#define scu_ICDICFR4_CONFIG_74_MASK 0x00300000U
#define scu_ICDICFR4_CONFIG_73_LSHIFT 0x00000012U
#define scu_ICDICFR4_CONFIG_73_MASK 0x000c0000U
#define scu_ICDICFR4_CONFIG_72_LSHIFT 0x00000010U
#define scu_ICDICFR4_CONFIG_72_MASK 0x00030000U
#define scu_ICDICFR4_CONFIG_71_LSHIFT 0x0000000eU
#define scu_ICDICFR4_CONFIG_71_MASK 0x0000c000U
#define scu_ICDICFR4_CONFIG_70_LSHIFT 0x0000000cU
#define scu_ICDICFR4_CONFIG_70_MASK 0x00003000U
#define scu_ICDICFR4_CONFIG_69_LSHIFT 0x0000000aU
#define scu_ICDICFR4_CONFIG_69_MASK 0x00000c00U
#define scu_ICDICFR4_CONFIG_68_LSHIFT 0x00000008U
#define scu_ICDICFR4_CONFIG_68_MASK 0x00000300U
#define scu_ICDICFR4_CONFIG_67_LSHIFT 0x00000006U
#define scu_ICDICFR4_CONFIG_67_MASK 0x000000c0U
#define scu_ICDICFR4_CONFIG_66_LSHIFT 0x00000004U
#define scu_ICDICFR4_CONFIG_66_MASK 0x00000030U
#define scu_ICDICFR4_CONFIG_65_LSHIFT 0x00000002U
#define scu_ICDICFR4_CONFIG_65_MASK 0x0000000cU
#define scu_ICDICFR4_CONFIG_64_LSHIFT 0x00000000U
#define scu_ICDICFR4_CONFIG_64_MASK 0x00000003U
#define scu_ICDICFR4_MASK 0xffffffffU

// Interrupt Configuration Register 5
#define scu_ICDICFR5_OFFSET 0x00001c14
#define scu_ICDICFR5_CONFIG_95_LSHIFT 0x0000001eU
#define scu_ICDICFR5_CONFIG_95_MASK 0xc0000000U
#define scu_ICDICFR5_CONFIG_94_LSHIFT 0x0000001cU
#define scu_ICDICFR5_CONFIG_94_MASK 0x30000000U
#define scu_ICDICFR5_CONFIG_93_LSHIFT 0x0000001aU
#define scu_ICDICFR5_CONFIG_93_MASK 0x0c000000U
#define scu_ICDICFR5_CONFIG_92_LSHIFT 0x00000018U
#define scu_ICDICFR5_CONFIG_92_MASK 0x03000000U
#define scu_ICDICFR5_CONFIG_91_LSHIFT 0x00000016U
#define scu_ICDICFR5_CONFIG_91_MASK 0x00c00000U
#define scu_ICDICFR5_CONFIG_90_LSHIFT 0x00000014U
#define scu_ICDICFR5_CONFIG_90_MASK 0x00300000U
#define scu_ICDICFR5_CONFIG_89_LSHIFT 0x00000012U
#define scu_ICDICFR5_CONFIG_89_MASK 0x000c0000U
#define scu_ICDICFR5_CONFIG_88_LSHIFT 0x00000010U
#define scu_ICDICFR5_CONFIG_88_MASK 0x00030000U
#define scu_ICDICFR5_CONFIG_87_LSHIFT 0x0000000eU
#define scu_ICDICFR5_CONFIG_87_MASK 0x0000c000U
#define scu_ICDICFR5_CONFIG_86_LSHIFT 0x0000000cU
#define scu_ICDICFR5_CONFIG_86_MASK 0x00003000U
#define scu_ICDICFR5_CONFIG_85_LSHIFT 0x0000000aU
#define scu_ICDICFR5_CONFIG_85_MASK 0x00000c00U
#define scu_ICDICFR5_CONFIG_84_LSHIFT 0x00000008U
#define scu_ICDICFR5_CONFIG_84_MASK 0x00000300U
#define scu_ICDICFR5_CONFIG_83_LSHIFT 0x00000006U
#define scu_ICDICFR5_CONFIG_83_MASK 0x000000c0U
#define scu_ICDICFR5_CONFIG_82_LSHIFT 0x00000004U
#define scu_ICDICFR5_CONFIG_82_MASK 0x00000030U
#define scu_ICDICFR5_CONFIG_81_LSHIFT 0x00000002U
#define scu_ICDICFR5_CONFIG_81_MASK 0x0000000cU
#define scu_ICDICFR5_CONFIG_80_LSHIFT 0x00000000U
#define scu_ICDICFR5_CONFIG_80_MASK 0x00000003U
#define scu_ICDICFR5_MASK 0xffffffffU

// PPI Status Register
#define scu_PPI_STATUS_OFFSET 0x00001d00
#define scu_PPI_STATUS_RESERVED_0_LSHIFT 0x00000010U
#define scu_PPI_STATUS_RESERVED_0_MASK 0xffff0000U
#define scu_PPI_STATUS_PPI_STATUS_LSHIFT 0x0000000bU
#define scu_PPI_STATUS_PPI_STATUS_MASK 0x0000f800U
#define scu_PPI_STATUS_RESERVED_1_LSHIFT 0x00000000U
#define scu_PPI_STATUS_RESERVED_1_MASK 0x000007ffU
#define scu_PPI_STATUS_MASK 0x0000f800U

// SPI Status Register 0
#define scu_SPI_STATUS_0_OFFSET 0x00001d04
#define scu_SPI_STATUS_0_SPI_STATUS_LSHIFT 0x00000000U
#define scu_SPI_STATUS_0_SPI_STATUS_MASK 0x00000000U

// SPI Status Register 1
#define scu_SPI_STATUS_1_OFFSET 0x00001d08
#define scu_SPI_STATUS_1_SPI_STATUS_LSHIFT 0x00000000U
#define scu_SPI_STATUS_1_SPI_STATUS_MASK 0x00000000U

// Software Generated Interrupt Register
#define scu_ICDSGIR_OFFSET 0x00001f00
#define scu_ICDSGIR_RESERVED_0_LSHIFT 0x0000001aU
#define scu_ICDSGIR_RESERVED_0_MASK 0xfc000000U
#define scu_ICDSGIR_TARGETLISTFILTER_LSHIFT 0x00000018U
#define scu_ICDSGIR_TARGETLISTFILTER_MASK 0x03000000U
#define scu_ICDSGIR_CPUTARGETLIST_LSHIFT 0x00000010U
#define scu_ICDSGIR_CPUTARGETLIST_MASK 0x00ff0000U
#define scu_ICDSGIR_SATT_LSHIFT 0x0000000fU
#define scu_ICDSGIR_SATT     0x8000U
#define scu_ICDSGIR_SATT_MASK 0x00008000U
#define scu_ICDSGIR_RESERVED_1_LSHIFT 0x00000004U
#define scu_ICDSGIR_RESERVED_1_MASK 0x00007ff0U
#define scu_ICDSGIR_SGIINTID_LSHIFT 0x00000000U
#define scu_ICDSGIR_SGIINTID_MASK 0x0000000fU
#define scu_ICDSGIR_MASK 0x03ff800fU

// Peripheral ID4
#define scu_ICPIDR4_OFFSET 0x00001fd0
#define scu_ICPIDR4_RESERVED_0_LSHIFT 0x00000004U
#define scu_ICPIDR4_RESERVED_0_MASK 0xfffffff0U
#define scu_ICPIDR4_CONTINUATIONCODE_LSHIFT 0x00000000U
#define scu_ICPIDR4_CONTINUATIONCODE_MASK 0x0000000fU
#define scu_ICPIDR4_MASK 0x0000000fU

// Peripheral ID5
#define scu_ICPIDR5_OFFSET 0x00001fd4
#define scu_ICPIDR5_RESERVED_0_LSHIFT 0x00000000U
#define scu_ICPIDR5_RESERVED_0_MASK 0x00000000U

// Peripheral ID6
#define scu_ICPIDR6_OFFSET 0x00001fd8
#define scu_ICPIDR6_RESERVED_0_LSHIFT 0x00000000U
#define scu_ICPIDR6_RESERVED_0_MASK 0x00000000U

// Peripheral ID7
#define scu_ICPIDR7_OFFSET 0x00001fdc
#define scu_ICPIDR7_RESERVED_0_LSHIFT 0x00000000U
#define scu_ICPIDR7_RESERVED_0_MASK 0x00000000U

// Peripheral ID0
#define scu_ICPIDR0_OFFSET 0x00001fe0
#define scu_ICPIDR0_RESERVED_0_LSHIFT 0x00000008U
#define scu_ICPIDR0_RESERVED_0_MASK 0xffffff00U
#define scu_ICPIDR0_DEVID_LOW_LSHIFT 0x00000000U
#define scu_ICPIDR0_DEVID_LOW_MASK 0x000000ffU
#define scu_ICPIDR0_MASK 0x000000ffU

// Peripheral ID1
#define scu_ICPIDR1_OFFSET 0x00001fe4
#define scu_ICPIDR1_RESERVED_0_LSHIFT 0x00000008U
#define scu_ICPIDR1_RESERVED_0_MASK 0xffffff00U
#define scu_ICPIDR1_ARCHID_LOW_LSHIFT 0x00000004U
#define scu_ICPIDR1_ARCHID_LOW_MASK 0x000000f0U
#define scu_ICPIDR1_DEVID_HIGH_LSHIFT 0x00000000U
#define scu_ICPIDR1_DEVID_HIGH_MASK 0x0000000fU
#define scu_ICPIDR1_MASK 0x000000ffU

// Peripheral ID2
#define scu_ICPIDR2_OFFSET 0x00001fe8
#define scu_ICPIDR2_RESERVED_0_LSHIFT 0x00000008U
#define scu_ICPIDR2_RESERVED_0_MASK 0xffffff00U
#define scu_ICPIDR2_ARCHREV_LSHIFT 0x00000004U
#define scu_ICPIDR2_ARCHREV_MASK 0x000000f0U
#define scu_ICPIDR2_USESJEPCODE_LSHIFT 0x00000003U
#define scu_ICPIDR2_USESJEPCODE        0x8U
#define scu_ICPIDR2_USESJEPCODE_MASK 0x00000008U
#define scu_ICPIDR2_ARCHID_HIGH_LSHIFT 0x00000000U
#define scu_ICPIDR2_ARCHID_HIGH_MASK 0x00000007U
#define scu_ICPIDR2_MASK 0x000000ffU

// Peripheral ID3
#define scu_ICPIDR3_OFFSET 0x00001fec
#define scu_ICPIDR3_RESERVED_0_LSHIFT 0x00000008U
#define scu_ICPIDR3_RESERVED_0_MASK 0xffffff00U
#define scu_ICPIDR3_REVISION_LSHIFT 0x00000004U
#define scu_ICPIDR3_REVISION_MASK 0x000000f0U
#define scu_ICPIDR3_RESERVED_1_LSHIFT 0x00000000U
#define scu_ICPIDR3_RESERVED_1_MASK 0x0000000fU
#define scu_ICPIDR3_MASK 0x000000f0U

// Component ID0
#define scu_ICCIDR0_OFFSET 0x00001ff0
#define scu_ICCIDR0_PREAMBLE_LSHIFT 0x00000000U
#define scu_ICCIDR0_PREAMBLE_MASK 0x00000000U

// Component ID1
#define scu_ICCIDR1_OFFSET 0x00001ff4
#define scu_ICCIDR1_PREAMBLE_LSHIFT 0x00000000U
#define scu_ICCIDR1_PREAMBLE_MASK 0x00000000U

// Component ID2
#define scu_ICCIDR2_OFFSET 0x00001ff8
#define scu_ICCIDR2_PREAMBLE_LSHIFT 0x00000000U
#define scu_ICCIDR2_PREAMBLE_MASK 0x00000000U

// Component ID3
#define scu_ICCIDR3_OFFSET 0x00001ffc
#define scu_ICCIDR3_PREAMBLE_LSHIFT 0x00000000U
#define scu_ICCIDR3_PREAMBLE_MASK 0x00000000U
