<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>RECONFIGURATION_INTERFACE</name><vendor/><library/><version/><fileSets><fileSet fileSetId="COMPONENT_FILESET"><file fileid="0"><name>./RECONFIGURATION_INTERFACE_0/RECONFIGURATION_INTERFACE_RECONFIGURATION_INTERFACE_0_PF_DRI.cxf</name><userFileType>CXF</userFileType></file><file fileid="1"><name>../../Actel/SgCore/PF_DRI/1.1.104/PF_DRI.cxf</name><userFileType>CXF</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="2"><name>./RECONFIGURATION_INTERFACE.v</name><fileType>verilogSource</fileType></file></fileSet><fileSet fileSetId="OTHER_FILESET"><file fileid="3"><name>./RECONFIGURATION_INTERFACE.sdb</name><userFileType>SDB</userFileType></file><file fileid="4"><name>./RECONFIGURATION_INTERFACE_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>COMPONENT_FILESET</fileSetRef><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SpiritDesign</category><function/><variation>SpiritDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SpiritDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><componentRef library="SgCore" name="PF_DRI" vendor="Actel" version="1.1.104"/><configuration><configurableElement referenceId="CRYPTO" value="false"/><configurableElement referenceId="DLL0_NE" value="false"/><configurableElement referenceId="DLL0_NW" value="false"/><configurableElement referenceId="DLL0_SE" value="false"/><configurableElement referenceId="DLL0_SW" value="false"/><configurableElement referenceId="DLL1_NE" value="false"/><configurableElement referenceId="DLL1_NW" value="false"/><configurableElement referenceId="DLL1_SE" value="false"/><configurableElement referenceId="DLL1_SW" value="false"/><configurableElement referenceId="ENABLE_APB_SLAVE_IF" value="true"/><configurableElement referenceId="ENABLE_LATENCY_SIMULATION" value="true"/><configurableElement referenceId="FAMILY" value="26"/><configurableElement referenceId="PLL0_NE" value="false"/><configurableElement referenceId="PLL0_NW" value="false"/><configurableElement referenceId="PLL0_SE" value="false"/><configurableElement referenceId="PLL0_SW" value="true"/><configurableElement referenceId="PLL1_NE" value="false"/><configurableElement referenceId="PLL1_NW" value="false"/><configurableElement referenceId="PLL1_SE" value="false"/><configurableElement referenceId="PLL1_SW" value="false"/><configurableElement referenceId="Q0_LANE0" value="true"/><configurableElement referenceId="Q0_LANE1" value="true"/><configurableElement referenceId="Q0_LANE2" value="true"/><configurableElement referenceId="Q0_LANE3" value="true"/><configurableElement referenceId="Q0_TXPLL0" value="false"/><configurableElement referenceId="Q0_TXPLL1" value="false"/><configurableElement referenceId="Q0_TXPLL_SSC" value="false"/><configurableElement referenceId="Q1_LANE0" value="false"/><configurableElement referenceId="Q1_LANE1" value="false"/><configurableElement referenceId="Q1_LANE2" value="false"/><configurableElement referenceId="Q1_LANE3" value="false"/><configurableElement referenceId="Q1_TXPLL0" value="false"/><configurableElement referenceId="Q1_TXPLL1" value="false"/><configurableElement referenceId="Q1_TXPLL_SSC" value="false"/><configurableElement referenceId="Q2_LANE0" value="false"/><configurableElement referenceId="Q2_LANE1" value="false"/><configurableElement referenceId="Q2_LANE2" value="false"/><configurableElement referenceId="Q2_LANE3" value="false"/><configurableElement referenceId="Q2_TXPLL0" value="false"/><configurableElement referenceId="Q2_TXPLL1" value="false"/><configurableElement referenceId="Q2_TXPLL_SSC" value="false"/><configurableElement referenceId="Q3_LANE0" value="false"/><configurableElement referenceId="Q3_LANE1" value="false"/><configurableElement referenceId="Q3_LANE2" value="false"/><configurableElement referenceId="Q3_LANE3" value="false"/><configurableElement referenceId="Q3_TXPLL" value="false"/><configurableElement referenceId="Q3_TXPLL_SSC" value="false"/><configurableElement referenceId="Q4_LANE0" value="false"/><configurableElement referenceId="Q4_LANE1" value="false"/><configurableElement referenceId="Q4_LANE2" value="false"/><configurableElement referenceId="Q4_LANE3" value="false"/><configurableElement referenceId="Q4_TXPLL" value="false"/><configurableElement referenceId="Q4_TXPLL_SSC" value="false"/><configurableElement referenceId="Q5_LANE0" value="false"/><configurableElement referenceId="Q5_LANE1" value="false"/><configurableElement referenceId="Q5_LANE2" value="false"/><configurableElement referenceId="Q5_LANE3" value="false"/><configurableElement referenceId="Q5_TXPLL" value="false"/><configurableElement referenceId="Q5_TXPLL_SSC" value="false"/><configurableElement referenceId="SD_EXPORT_HIDDEN_PORTS" value="false"/><configurableElement referenceId="TGIGEN_DISPLAY_SYMBOL" value="true"/></configuration></vendorExtensions><busInterfaces><busInterface><name>Q0_LANE0_DRI</name><busType library="busdef.dri" name="PF_DRI" vendor="Actel" version="1.0"/><mirroredSlave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>DRI_CLK</componentSignalName><busSignalName>DRI_CLK</busSignalName></signal><signal><componentSignalName>DRI_ARST_N</componentSignalName><busSignalName>DRI_ARST_N</busSignalName></signal><signal><componentSignalName>Q0_LANE0_DRI_CTRL</componentSignalName><busSignalName>DRI_CTRL</busSignalName></signal><signal><componentSignalName>Q0_LANE0_DRI_RDATA</componentSignalName><busSignalName>DRI_RDATA</busSignalName></signal><signal><componentSignalName>DRI_WDATA</componentSignalName><busSignalName>DRI_WDATA</busSignalName></signal><signal><componentSignalName>Q0_LANE0_DRI_INTERRUPT</componentSignalName><busSignalName>DRI_INTERRUPT</busSignalName></signal></signalMap></busInterface><busInterface><name>Q0_LANE1_DRI</name><busType library="busdef.dri" name="PF_DRI" vendor="Actel" version="1.0"/><mirroredSlave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>DRI_CLK</componentSignalName><busSignalName>DRI_CLK</busSignalName></signal><signal><componentSignalName>DRI_ARST_N</componentSignalName><busSignalName>DRI_ARST_N</busSignalName></signal><signal><componentSignalName>Q0_LANE1_DRI_CTRL</componentSignalName><busSignalName>DRI_CTRL</busSignalName></signal><signal><componentSignalName>Q0_LANE1_DRI_RDATA</componentSignalName><busSignalName>DRI_RDATA</busSignalName></signal><signal><componentSignalName>DRI_WDATA</componentSignalName><busSignalName>DRI_WDATA</busSignalName></signal><signal><componentSignalName>Q0_LANE1_DRI_INTERRUPT</componentSignalName><busSignalName>DRI_INTERRUPT</busSignalName></signal></signalMap></busInterface><busInterface><name>Q0_LANE2_DRI</name><busType library="busdef.dri" name="PF_DRI" vendor="Actel" version="1.0"/><mirroredSlave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>DRI_CLK</componentSignalName><busSignalName>DRI_CLK</busSignalName></signal><signal><componentSignalName>DRI_ARST_N</componentSignalName><busSignalName>DRI_ARST_N</busSignalName></signal><signal><componentSignalName>Q0_LANE2_DRI_CTRL</componentSignalName><busSignalName>DRI_CTRL</busSignalName></signal><signal><componentSignalName>Q0_LANE2_DRI_RDATA</componentSignalName><busSignalName>DRI_RDATA</busSignalName></signal><signal><componentSignalName>DRI_WDATA</componentSignalName><busSignalName>DRI_WDATA</busSignalName></signal><signal><componentSignalName>Q0_LANE2_DRI_INTERRUPT</componentSignalName><busSignalName>DRI_INTERRUPT</busSignalName></signal></signalMap></busInterface><busInterface><name>Q0_LANE3_DRI</name><busType library="busdef.dri" name="PF_DRI" vendor="Actel" version="1.0"/><mirroredSlave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>DRI_CLK</componentSignalName><busSignalName>DRI_CLK</busSignalName></signal><signal><componentSignalName>DRI_ARST_N</componentSignalName><busSignalName>DRI_ARST_N</busSignalName></signal><signal><componentSignalName>Q0_LANE3_DRI_CTRL</componentSignalName><busSignalName>DRI_CTRL</busSignalName></signal><signal><componentSignalName>Q0_LANE3_DRI_RDATA</componentSignalName><busSignalName>DRI_RDATA</busSignalName></signal><signal><componentSignalName>DRI_WDATA</componentSignalName><busSignalName>DRI_WDATA</busSignalName></signal><signal><componentSignalName>Q0_LANE3_DRI_INTERRUPT</componentSignalName><busSignalName>DRI_INTERRUPT</busSignalName></signal></signalMap></busInterface><busInterface><name>PLL0_SW_DRI</name><busType library="busdef.dri" name="PF_DRI" vendor="Actel" version="1.0"/><mirroredSlave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>DRI_CLK</componentSignalName><busSignalName>DRI_CLK</busSignalName></signal><signal><componentSignalName>DRI_ARST_N</componentSignalName><busSignalName>DRI_ARST_N</busSignalName></signal><signal><componentSignalName>PLL0_SW_DRI_CTRL</componentSignalName><busSignalName>DRI_CTRL</busSignalName></signal><signal><componentSignalName>PLL0_SW_DRI_RDATA</componentSignalName><busSignalName>DRI_RDATA</busSignalName></signal><signal><componentSignalName>DRI_WDATA</componentSignalName><busSignalName>DRI_WDATA</busSignalName></signal><signal><componentSignalName>PLL0_SW_DRI_INTERRUPT</componentSignalName><busSignalName>DRI_INTERRUPT</busSignalName></signal></signalMap></busInterface><busInterface><name>APBS_SLAVE</name><busType library="AMBA2" name="APB" vendor="AMBA" version="r0p0"/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>PADDR</componentSignalName><busSignalName>PADDR</busSignalName></signal><signal><componentSignalName>PSEL</componentSignalName><busSignalName>PSELx</busSignalName></signal><signal><componentSignalName>PENABLE</componentSignalName><busSignalName>PENABLE</busSignalName></signal><signal><componentSignalName>PWRITE</componentSignalName><busSignalName>PWRITE</busSignalName></signal><signal><componentSignalName>PRDATA</componentSignalName><busSignalName>PRDATA</busSignalName></signal><signal><componentSignalName>PWDATA</componentSignalName><busSignalName>PWDATA</busSignalName></signal><signal><componentSignalName>PREADY</componentSignalName><busSignalName>PREADY</busSignalName></signal><signal><componentSignalName>PSLVERR</componentSignalName><busSignalName>PSLVERR</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>PCLK</name><direction>in</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PRESETN</name><direction>in</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PINTERRUPT</name><direction>out</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PTIMEOUT</name><direction>out</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>BUSERROR</name><direction>out</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>DRI_CLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>DRI_ARST_N</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE0_DRI_INTERRUPT</name><direction>in</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE1_DRI_INTERRUPT</name><direction>in</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE2_DRI_INTERRUPT</name><direction>in</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE3_DRI_INTERRUPT</name><direction>in</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PLL0_SW_DRI_INTERRUPT</name><direction>in</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PSEL</name><direction>in</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PENABLE</name><direction>in</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PWRITE</name><direction>in</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PREADY</name><direction>out</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PSLVERR</name><direction>out</direction><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PSTRB</name><direction>in</direction><left>3</left><right>0</right><export>false</export><defaultValue><value>1</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>DRI_WDATA</name><direction>out</direction><left>32</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE0_DRI_CTRL</name><direction>out</direction><left>10</left><right>0</right><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE0_DRI_RDATA</name><direction>in</direction><left>32</left><right>0</right><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE1_DRI_CTRL</name><direction>out</direction><left>10</left><right>0</right><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE1_DRI_RDATA</name><direction>in</direction><left>32</left><right>0</right><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE2_DRI_CTRL</name><direction>out</direction><left>10</left><right>0</right><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE2_DRI_RDATA</name><direction>in</direction><left>32</left><right>0</right><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE3_DRI_CTRL</name><direction>out</direction><left>10</left><right>0</right><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>Q0_LANE3_DRI_RDATA</name><direction>in</direction><left>32</left><right>0</right><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PLL0_SW_DRI_CTRL</name><direction>out</direction><left>10</left><right>0</right><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PLL0_SW_DRI_RDATA</name><direction>in</direction><left>32</left><right>0</right><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PADDR</name><direction>in</direction><left>28</left><right>0</right><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PWDATA</name><direction>in</direction><left>31</left><right>0</right><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PRDATA</name><direction>out</direction><left>31</left><right>0</right><export>false</export><defaultValue><value>0</value></defaultValue><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>