{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 22 09:56:55 2017 " "Info: Processing started: Mon May 22 09:56:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LastDemo -c LastDemo --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LastDemo -c LastDemo --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LastDemo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file LastDemo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LastDemo-one " "Info: Found design unit 1: LastDemo-one" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LastDemo " "Info: Found entity 1: LastDemo" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LastDemo " "Info: Elaborating entity \"LastDemo\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D LastDemo.vhd(34) " "Warning (10492): VHDL Process Statement warning at LastDemo.vhd(34): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 LastDemo.vhd(35) " "Warning (10492): VHDL Process Statement warning at LastDemo.vhd(35): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D LastDemo.vhd(39) " "Warning (10492): VHDL Process Statement warning at LastDemo.vhd(39): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 LastDemo.vhd(40) " "Warning (10492): VHDL Process Statement warning at LastDemo.vhd(40): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D LastDemo.vhd(43) " "Warning (10492): VHDL Process Statement warning at LastDemo.vhd(43): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 LastDemo.vhd(44) " "Warning (10492): VHDL Process Statement warning at LastDemo.vhd(44): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D LastDemo.vhd(47) " "Warning (10492): VHDL Process Statement warning at LastDemo.vhd(47): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 LastDemo.vhd(48) " "Warning (10492): VHDL Process Statement warning at LastDemo.vhd(48): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R0 LastDemo.vhd(32) " "Warning (10631): VHDL Process Statement warning at LastDemo.vhd(32): inferring latch(es) for signal or variable \"R0\", which holds its previous value in one or more paths through the process" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp LastDemo.vhd(32) " "Warning (10631): VHDL Process Statement warning at LastDemo.vhd(32): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R1 LastDemo.vhd(32) " "Warning (10631): VHDL Process Statement warning at LastDemo.vhd(32): inferring latch(es) for signal or variable \"R1\", which holds its previous value in one or more paths through the process" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R2 LastDemo.vhd(32) " "Warning (10631): VHDL Process Statement warning at LastDemo.vhd(32): inferring latch(es) for signal or variable \"R2\", which holds its previous value in one or more paths through the process" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R3 LastDemo.vhd(32) " "Warning (10631): VHDL Process Statement warning at LastDemo.vhd(32): inferring latch(es) for signal or variable \"R3\", which holds its previous value in one or more paths through the process" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[0\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R3\[0\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[1\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R3\[1\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[2\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R3\[2\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[3\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R3\[3\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[4\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R3\[4\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[5\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R3\[5\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[6\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R3\[6\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[7\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R3\[7\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[0\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R2\[0\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[1\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R2\[1\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[2\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R2\[2\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[3\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R2\[3\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[4\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R2\[4\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[5\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R2\[5\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[6\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R2\[6\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[7\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R2\[7\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[0\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R1\[0\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[1\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R1\[1\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[2\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R1\[2\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[3\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R1\[3\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[4\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R1\[4\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[5\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R1\[5\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[6\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R1\[6\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[7\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R1\[7\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"temp\[0\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"temp\[1\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"temp\[2\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"temp\[3\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"temp\[4\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"temp\[5\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"temp\[6\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"temp\[7\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[0\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R0\[0\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[1\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R0\[1\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[2\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R0\[2\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[3\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R0\[3\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[4\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R0\[4\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[5\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R0\[5\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[6\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R0\[6\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[7\] LastDemo.vhd(32) " "Info (10041): Inferred latch for \"R0\[7\]\" at LastDemo.vhd(32)" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "63 " "Info: Inferred 63 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux0\"" {  } { { "LastDemo.vhd" "Mux0" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 23 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux1\"" {  } { { "LastDemo.vhd" "Mux1" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 23 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux2\"" {  } { { "LastDemo.vhd" "Mux2" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 23 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux3\"" {  } { { "LastDemo.vhd" "Mux3" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 23 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux4\"" {  } { { "LastDemo.vhd" "Mux4" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 23 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux5\"" {  } { { "LastDemo.vhd" "Mux5" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 23 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux6\"" {  } { { "LastDemo.vhd" "Mux6" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 23 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux7\"" {  } { { "LastDemo.vhd" "Mux7" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 23 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux8\"" {  } { { "LastDemo.vhd" "Mux8" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux9\"" {  } { { "LastDemo.vhd" "Mux9" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux10\"" {  } { { "LastDemo.vhd" "Mux10" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux11\"" {  } { { "LastDemo.vhd" "Mux11" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux12\"" {  } { { "LastDemo.vhd" "Mux12" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux13\"" {  } { { "LastDemo.vhd" "Mux13" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux14\"" {  } { { "LastDemo.vhd" "Mux14" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux15\"" {  } { { "LastDemo.vhd" "Mux15" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux16\"" {  } { { "LastDemo.vhd" "Mux16" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux17\"" {  } { { "LastDemo.vhd" "Mux17" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux18\"" {  } { { "LastDemo.vhd" "Mux18" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux19\"" {  } { { "LastDemo.vhd" "Mux19" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 61 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux20\"" {  } { { "LastDemo.vhd" "Mux20" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux21\"" {  } { { "LastDemo.vhd" "Mux21" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux22\"" {  } { { "LastDemo.vhd" "Mux22" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux23\"" {  } { { "LastDemo.vhd" "Mux23" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux24\"" {  } { { "LastDemo.vhd" "Mux24" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux25\"" {  } { { "LastDemo.vhd" "Mux25" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux26\"" {  } { { "LastDemo.vhd" "Mux26" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 72 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux27\"" {  } { { "LastDemo.vhd" "Mux27" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux28\"" {  } { { "LastDemo.vhd" "Mux28" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux29\"" {  } { { "LastDemo.vhd" "Mux29" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux30\"" {  } { { "LastDemo.vhd" "Mux30" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux31\"" {  } { { "LastDemo.vhd" "Mux31" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux32\"" {  } { { "LastDemo.vhd" "Mux32" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux33 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux33\"" {  } { { "LastDemo.vhd" "Mux33" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux34 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux34\"" {  } { { "LastDemo.vhd" "Mux34" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux35 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux35\"" {  } { { "LastDemo.vhd" "Mux35" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux36 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux36\"" {  } { { "LastDemo.vhd" "Mux36" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux37 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux37\"" {  } { { "LastDemo.vhd" "Mux37" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux38 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux38\"" {  } { { "LastDemo.vhd" "Mux38" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux39 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux39\"" {  } { { "LastDemo.vhd" "Mux39" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux40 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux40\"" {  } { { "LastDemo.vhd" "Mux40" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux41 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux41\"" {  } { { "LastDemo.vhd" "Mux41" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux42 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux42\"" {  } { { "LastDemo.vhd" "Mux42" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux43 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux43\"" {  } { { "LastDemo.vhd" "Mux43" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux44 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux44\"" {  } { { "LastDemo.vhd" "Mux44" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux45 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux45\"" {  } { { "LastDemo.vhd" "Mux45" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux46 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux46\"" {  } { { "LastDemo.vhd" "Mux46" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux47 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux47\"" {  } { { "LastDemo.vhd" "Mux47" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux48 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux48\"" {  } { { "LastDemo.vhd" "Mux48" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux49 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux49\"" {  } { { "LastDemo.vhd" "Mux49" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux50 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux50\"" {  } { { "LastDemo.vhd" "Mux50" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux51 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux51\"" {  } { { "LastDemo.vhd" "Mux51" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux52 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux52\"" {  } { { "LastDemo.vhd" "Mux52" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux53 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux53\"" {  } { { "LastDemo.vhd" "Mux53" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux54 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux54\"" {  } { { "LastDemo.vhd" "Mux54" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux55 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux55\"" {  } { { "LastDemo.vhd" "Mux55" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux56 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux56\"" {  } { { "LastDemo.vhd" "Mux56" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux57 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux57\"" {  } { { "LastDemo.vhd" "Mux57" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux58 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux58\"" {  } { { "LastDemo.vhd" "Mux58" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux59 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux59\"" {  } { { "LastDemo.vhd" "Mux59" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux60 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux60\"" {  } { { "LastDemo.vhd" "Mux60" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux61 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux61\"" {  } { { "LastDemo.vhd" "Mux61" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux62 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux62\"" {  } { { "LastDemo.vhd" "Mux62" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux0\"" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux0 " "Info: Instantiated megafunction \"lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 23 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7qc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_7qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7qc " "Info: Found entity 1: mux_7qc" {  } { { "db/mux_7qc.tdf" "" { Text "J:/计算机组成原理实验/5/db/mux_7qc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux16 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux16\"" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 61 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux16 " "Info: Instantiated megafunction \"lpm_mux:Mux16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 61 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_cqc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_cqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cqc " "Info: Found entity 1: mux_cqc" {  } { { "db/mux_cqc.tdf" "" { Text "J:/计算机组成原理实验/5/db/mux_cqc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux20 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux20\"" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 72 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux20 " "Info: Instantiated megafunction \"lpm_mux:Mux20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 72 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_src.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_src.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_src " "Info: Found entity 1: mux_src" {  } { { "db/mux_src.tdf" "" { Text "J:/计算机组成原理实验/5/db/mux_src.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux21 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux21\"" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 72 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux21 " "Info: Instantiated megafunction \"lpm_mux:Mux21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 72 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux22 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux22\"" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 72 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux22 " "Info: Instantiated megafunction \"lpm_mux:Mux22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 72 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux23 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux23\"" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 72 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux23 " "Info: Instantiated megafunction \"lpm_mux:Mux23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 72 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux24 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux24\"" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 72 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux24 " "Info: Instantiated megafunction \"lpm_mux:Mux24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 72 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux25 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux25\"" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 72 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux25 " "Info: Instantiated megafunction \"lpm_mux:Mux25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 72 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux26 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux26\"" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 72 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux26 " "Info: Instantiated megafunction \"lpm_mux:Mux26\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 72 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux28 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux28\"" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux28 " "Info: Instantiated megafunction \"lpm_mux:Mux28\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux37 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux37\"" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux37 " "Info: Instantiated megafunction \"lpm_mux:Mux37\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux46 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux46\"" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux46 " "Info: Instantiated megafunction \"lpm_mux:Mux46\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux56 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux56\"" {  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux56 " "Info: Instantiated megafunction \"lpm_mux:Mux56\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LastDemo.vhd" "" { Text "J:/计算机组成原理实验/5/LastDemo.vhd" 34 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 13 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 22 09:56:58 2017 " "Info: Processing ended: Mon May 22 09:56:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
