Starting…
Running 'Verilator.Lint' at 'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/01-verilator-lint'…
Logging subprocess to [repr.filename]'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/01-verilator-lint/verilator-lint.log'[/repr.filename]…
Running 'Checker.LintTimingConstructs' at 'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/02-checker-linttimingconstructs'…
Check for Lint Timing Errors clear.
Running 'Checker.LintErrors' at 'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/03-checker-linterrors'…
Check for Lint errors clear.
Running 'Checker.LintWarnings' at 'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/04-checker-lintwarnings'…
4 Lint warnings found.
Running 'Yosys.JsonHeader' at 'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/05-yosys-jsonheader'…
Logging subprocess to [repr.filename]'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/05-yosys-jsonheader/yosys-jsonheader.log'[/repr.filename]…
Subprocess had a non-zero exit.
Last 10 line(s):
Storing AST representation for module `$abstract\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Generating RTLIL representation for module `\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.

4.1. Analyzing design hierarchy..
ERROR: Module `\mult2' referenced in module `\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9' in cell `\mul_hh' is not part of the design.

Full log file: 'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/05-yosys-jsonheader/yosys-jsonheader.log'
Starting…
Running 'Verilator.Lint' at 'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/06-verilator-lint'…
Logging subprocess to [repr.filename]'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/06-verilator-lint/verilator-lint.log'[/repr.filename]…
Running 'Checker.LintTimingConstructs' at 'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/07-checker-linttimingconstructs'…
Check for Lint Timing Errors clear.
Running 'Checker.LintErrors' at 'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/08-checker-linterrors'…
Check for Lint errors clear.
Running 'Checker.LintWarnings' at 'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/09-checker-lintwarnings'…
4 Lint warnings found.
Running 'Yosys.JsonHeader' at 'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/10-yosys-jsonheader'…
Logging subprocess to [repr.filename]'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/10-yosys-jsonheader/yosys-jsonheader.log'[/repr.filename]…
Subprocess had a non-zero exit.
Last 10 line(s):
Storing AST representation for module `$abstract\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Generating RTLIL representation for module `\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.

4.1. Analyzing design hierarchy..
ERROR: Module `\mult2' referenced in module `\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9' in cell `\mul_hh' is not part of the design.

Full log file: 'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/10-yosys-jsonheader/yosys-jsonheader.log'
Starting…
Running 'Verilator.Lint' at 'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/11-verilator-lint'…
Logging subprocess to [repr.filename]'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/11-verilator-lint/verilator-lint.log'[/repr.filename]…
Running 'Checker.LintTimingConstructs' at 'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/12-checker-linttimingconstructs'…
Check for Lint Timing Errors clear.
Running 'Checker.LintErrors' at 'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/13-checker-linterrors'…
Check for Lint errors clear.
Running 'Checker.LintWarnings' at 'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/14-checker-lintwarnings'…
4 Lint warnings found.
Running 'Yosys.JsonHeader' at 'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/15-yosys-jsonheader'…
Logging subprocess to [repr.filename]'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/15-yosys-jsonheader/yosys-jsonheader.log'[/repr.filename]…
Subprocess had a non-zero exit.
Last 10 line(s):
Storing AST representation for module `$abstract\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Generating RTLIL representation for module `\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.

4.1. Analyzing design hierarchy..
ERROR: Module `\mult2' referenced in module `\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9' in cell `\mul_hh' is not part of the design.

Full log file: 'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/15-yosys-jsonheader/yosys-jsonheader.log'
Starting…
Running 'Verilator.Lint' at 'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/16-verilator-lint'…
Logging subprocess to [repr.filename]'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/16-verilator-lint/verilator-lint.log'[/repr.filename]…
Running 'Checker.LintTimingConstructs' at 'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/17-checker-linttimingconstructs'…
Check for Lint Timing Errors clear.
Running 'Checker.LintErrors' at 'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/18-checker-linterrors'…
Check for Lint errors clear.
Running 'Checker.LintWarnings' at 'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/19-checker-lintwarnings'…
4 Lint warnings found.
Running 'Yosys.JsonHeader' at 'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/20-yosys-jsonheader'…
Logging subprocess to [repr.filename]'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/20-yosys-jsonheader/yosys-jsonheader.log'[/repr.filename]…
Subprocess had a non-zero exit.
Last 10 line(s):
Storing AST representation for module `$abstract\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Generating RTLIL representation for module `\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.

4.1. Analyzing design hierarchy..
ERROR: Module `\mult2' referenced in module `\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9' in cell `\mul_hh' is not part of the design.

Full log file: 'runs/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9/20-yosys-jsonheader/yosys-jsonheader.log'
