<html>
    <head>
        <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
        <title>Examples Results</title>
        <style>
              body {font-family: Arial;}
              h1 {font-size: 18pt; font-weight: bold;}
              h2 {font-size: 16pt; font-weight: bold;}
              h3 {font-size: 14pt; font-weight: bold;}
              h4 {font-size: 12pt; font-weight: bold;}
              h5 {font-size: 11pt; font-weight: bold;}
              p {font-size: 10pt;}
              th {font-size: 9pt; font-weight: bold;}
              td {font-size: 9pt;}
        </style>
    </head>
    <body>
        </p><a name="tocLink">
            <h1><font color="CC092F">Table of Contents</font></h1></a>
            <table style="width:30%" border="1" cellpadding="5">
                <tr bgcolor="#D0D0CE">
                    <th>#</th>
                    <th>Commands</th>
                </tr>
                <tr>
                    <td>0.</td>
                    <td><a href="#DRAM BIST START dram=0 channel=4 count=0x1000 mode=prbs prbs_data_seed=0x3451231231234353245432523412345432598098230495893427589798798732290754123421232545789135548903af4554bd48574747578487438412345678">DRAM BIST START dram=0 channel=4 count=0x1000 mode=prbs prbs_data_seed=0x3451231231234353245432523412345432598098230495893427589798798732290754123421232545789135548903af4554bd48574747578487438412345678</a></td>
                </tr>
                <tr>
                    <td>1.</td>
                    <td><a href="#DRAM BIST START dram=1 channel=2-3 read_weight=0x100 write_weight=0x100 same_row_count=0x8 bank=0-max column=0-max row=0-max">DRAM BIST START dram=1 channel=2-3 read_weight=0x100 write_weight=0x100 same_row_count=0x8 bank=0-max column=0-max row=0-max</a></td>
                </tr>
                <tr>
                    <td>2.</td>
                    <td><a href="#DRAM BIST START dram=0 channel=1 pattern_0=0 pattern_1=1 pattern_2=2 pattern_3=3 pattern_4=4 pattern_5=5 pattern_6=6 pattern_7=7">DRAM BIST START dram=0 channel=1 pattern_0=0 pattern_1=1 pattern_2=2 pattern_3=3 pattern_4=4 pattern_5=5 pattern_6=6 pattern_7=7</a></td>
                </tr>
                <tr>
                    <td>3.</td>
                    <td><a href="#DRAM BIST START">DRAM BIST START</a></td>
                </tr>
                <tr>
                    <td>4.</td>
                    <td><a href="#DRAM BIST STOP dram=0 channel=1">DRAM BIST STOP dram=0 channel=1</a></td>
                </tr>
                <tr>
                    <td>5.</td>
                    <td><a href="#DRAM BIST PRinT dram=1 channel=1">DRAM BIST PRinT dram=1 channel=1</a></td>
                </tr>
                <tr>
                    <td>6.</td>
                    <td><a href="#DRAM BIST PRinT">DRAM BIST PRinT</a></td>
                </tr>
                <tr>
                    <td>7.</td>
                    <td><a href="#DRAM BUFfer StaTuS delete=1">DRAM BUFfer StaTuS delete=1</a></td>
                </tr>
                <tr>
                    <td>8.</td>
                    <td><a href="#DRAM PHY TUNe dram=0 channel=5 shmoo_type=all plot=1 action=run">DRAM PHY TUNe dram=0 channel=5 shmoo_type=all plot=1 action=run</a></td>
                </tr>
                <tr>
                    <td>9.</td>
                    <td><a href="#DRAM PHY TUNe dram=1 channel=1 extended_vref_range=1">DRAM PHY TUNe dram=1 channel=1 extended_vref_range=1</a></td>
                </tr>
                <tr>
                    <td>10.</td>
                    <td><a href="#DRAM PHY TUNe dram=0 channel=2 last=1">DRAM PHY TUNe dram=0 channel=2 last=1</a></td>
                </tr>
                <tr>
                    <td>11.</td>
                    <td><a href="#DRAM PHY TUNe dram=1 channel=5 reset=1">DRAM PHY TUNe dram=1 channel=5 reset=1</a></td>
                </tr>
                <tr>
                    <td>12.</td>
                    <td><a href="#DRAM PHY TUNe">DRAM PHY TUNe</a></td>
                </tr>
                <tr>
                    <td>13.</td>
                    <td><a href="#DRAM PHY REGister Read dram=1 channel=3 address=0x16">DRAM PHY REGister Read dram=1 channel=3 address=0x16</a></td>
                </tr>
                <tr>
                    <td>14.</td>
                    <td><a href="#DRAM PHY REGister Read dram=1 midstack=1 address=0x1">DRAM PHY REGister Read dram=1 midstack=1 address=0x1</a></td>
                </tr>
                <tr>
                    <td>15.</td>
                    <td><a href="#DRAM PHY REGister Write dram=1 channel=3 address=0x16 value=0x3">DRAM PHY REGister Write dram=1 channel=3 address=0x16 value=0x3</a></td>
                </tr>
                <tr>
                    <td>16.</td>
                    <td><a href="#DRAM PHY REGister Write dram=0 midstack=1 address=0x0 value=0x1">DRAM PHY REGister Write dram=0 midstack=1 address=0x0 value=0x1</a></td>
                </tr>
                <tr>
                    <td>17.</td>
                    <td><a href="#DRAM PHY ReSeT dram=0 channel=0">DRAM PHY ReSeT dram=0 channel=0</a></td>
                </tr>
                <tr>
                    <td>18.</td>
                    <td><a href="#DRAM PHY ReSeT">DRAM PHY ReSeT</a></td>
                </tr>
                <tr>
                    <td>19.</td>
                    <td><a href="#DRAM INDirectACCess Read mode=logical buffer=0x100 core=0 index=all">DRAM INDirectACCess Read mode=logical buffer=0x100 core=0 index=all</a></td>
                </tr>
                <tr>
                    <td>20.</td>
                    <td><a href="#DRAM INDirectACCess Read mode=physical dram=0 channel=1 bank=2 column=1 row=3">DRAM INDirectACCess Read mode=physical dram=0 channel=1 bank=2 column=1 row=3</a></td>
                </tr>
                <tr>
                    <td>21.</td>
                    <td><a href="#DRAM INDirectACCess Write mode=physical dram=0 channel=1 bank=2 column=1 row=3 pattern=0x1035908091458900934908509">DRAM INDirectACCess Write mode=physical dram=0 channel=1 bank=2 column=1 row=3 pattern=0x1035908091458900934908509</a></td>
                </tr>
                <tr>
                    <td>22.</td>
                    <td><a href="#DRAM INDirectACCess Write mode=logical buffer=0x100 index=all core=0 pattern=0x1010101010101010101010101010">DRAM INDirectACCess Write mode=logical buffer=0x100 index=all core=0 pattern=0x1010101010101010101010101010</a></td>
                </tr>
                <tr>
                    <td>23.</td>
                    <td><a href="#DRAM DeBuG RedirectToOCB enable=1">DRAM DeBuG RedirectToOCB enable=1</a></td>
                </tr>
                <tr>
                    <td>24.</td>
                    <td><a href="#DRAM DeBuG REGister">DRAM DeBuG REGister</a></td>
                </tr>
                <tr>
                    <td>25.</td>
                    <td><a href="#DRAM DeBuG EYEScan dram=0 channel=5 type=all">DRAM DeBuG EYEScan dram=0 channel=5 type=all</a></td>
                </tr>
                <tr>
                    <td>26.</td>
                    <td><a href="#DRAM DeBuG StaTuS rate=0">DRAM DeBuG StaTuS rate=0</a></td>
                </tr>
                <tr>
                    <td>27.</td>
                    <td><a href="#DRAM DeBuG BIST dram=0 channel=5 type=all_address">DRAM DeBuG BIST dram=0 channel=5 type=all_address</a></td>
                </tr>
                <tr>
                    <td>28.</td>
                    <td><a href="#DRAM DeBuG TEMPerature dram=0">DRAM DeBuG TEMPerature dram=0</a></td>
                </tr>
                <tr>
                    <td>29.</td>
                    <td><a href="#DRAM DeBuG ReSeT dram=0">DRAM DeBuG ReSeT dram=0</a></td>
                </tr>
                <tr>
                    <td>30.</td>
                    <td><a href="#DRAM DeBuG VendorInfo dram=0">DRAM DeBuG VendorInfo dram=0</a></td>
                </tr>
                <tr>
                    <td>31.</td>
                    <td><a href="#DRAM DeBuG LooPBack dram=0 channel=0">DRAM DeBuG LooPBack dram=0 channel=0</a></td>
                </tr>
            </table>
        <h5><a name="DRAM BIST START dram=0 channel=4 count=0x1000 mode=prbs prbs_data_seed=0x3451231231234353245432523412345432598098230495893427589798798732290754123421232545789135548903af4554bd48574747578487438412345678">DRAM BIST START dram=0 channel=4 count=0x1000 mode=prbs prbs_data_seed=0x3451231231234353245432523412345432598098230495893427589798798732290754123421232545789135548903af4554bd48574747578487438412345678</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM BIST START dram=1 channel=2-3 read_weight=0x100 write_weight=0x100 same_row_count=0x8 bank=0-max column=0-max row=0-max">DRAM BIST START dram=1 channel=2-3 read_weight=0x100 write_weight=0x100 same_row_count=0x8 bank=0-max column=0-max row=0-max</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM BIST START dram=0 channel=1 pattern_0=0 pattern_1=1 pattern_2=2 pattern_3=3 pattern_4=4 pattern_5=5 pattern_6=6 pattern_7=7">DRAM BIST START dram=0 channel=1 pattern_0=0 pattern_1=1 pattern_2=2 pattern_3=3 pattern_4=4 pattern_5=5 pattern_6=6 pattern_7=7</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM BIST START">DRAM BIST START</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM BIST STOP dram=0 channel=1">DRAM BIST STOP dram=0 channel=1</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM BIST PRinT dram=1 channel=1">DRAM BIST PRinT dram=1 channel=1</a></h5>
        <textarea cols='180' rows='7' >======================================================================================================================================================&#13;&#10;|                                                                   Dram BIST results                                                      |&#13;&#10;======================================================================================================================================================&#13;&#10;| Dram index | Channel | Write command counter | Read command counter | Read data counter  | Data error counter | Data error bits                    |&#13;&#10;======================================================================================================================================================&#13;&#10;| 1          | 1       | 0x0000000000800200    | 0x0000000000800200   | 0x0000000000800200 | 0x00000000         | 0x00000000000000000000000000000000 |&#13;&#10;======================================================================================================================================================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM BIST PRinT">DRAM BIST PRinT</a></h5>
        <textarea cols='180' rows='22' >======================================================================================================================================================&#13;&#10;|                                                                   Dram BIST results                                                      |&#13;&#10;======================================================================================================================================================&#13;&#10;| Dram index | Channel | Write command counter | Read command counter | Read data counter  | Data error counter | Data error bits                    |&#13;&#10;======================================================================================================================================================&#13;&#10;| 0          | 0       | 0x0000000000800200    | 0x0000000000800200   | 0x0000000000800200 | 0x00000000         | 0x00000000000000000000000000000000 |&#13;&#10;| 0          | 1       | 0x0000000000800400    | 0x0000000000800400   | 0x0000000000800400 | 0x00000000         | 0x00000000000000000000000000000000 |&#13;&#10;| 0          | 2       | 0x0000000000800200    | 0x0000000000800200   | 0x0000000000800200 | 0x00000000         | 0x00000000000000000000000000000000 |&#13;&#10;| 0          | 3       | 0x0000000000800200    | 0x0000000000800200   | 0x0000000000800200 | 0x00000000         | 0x00000000000000000000000000000000 |&#13;&#10;| 0          | 4       | 0x0000000000800a00    | 0x0000000000800a00   | 0x0000000000800a00 | 0x00000000         | 0x00000000000000000000000000000000 |&#13;&#10;| 0          | 5       | 0x0000000000800200    | 0x0000000000800200   | 0x0000000000800200 | 0x00000000         | 0x00000000000000000000000000000000 |&#13;&#10;| 0          | 6       | 0x0000000000800200    | 0x0000000000800200   | 0x0000000000800200 | 0x00000000         | 0x00000000000000000000000000000000 |&#13;&#10;| 0          | 7       | 0x0000000000800200    | 0x0000000000800200   | 0x0000000000800200 | 0x00000000         | 0x00000000000000000000000000000000 |&#13;&#10;| 1          | 0       | 0x0000000000800200    | 0x0000000000800200   | 0x0000000000800200 | 0x00000000         | 0x00000000000000000000000000000000 |&#13;&#10;| 1          | 1       | 0x0000000000000000    | 0x0000000000000000   | 0x0000000000000000 | 0x00000000         | 0x00000000000000000000000000000000 |&#13;&#10;| 1          | 2       | 0x0000000000800400    | 0x0000000000800400   | 0x0000000000800400 | 0x00000000         | 0x00000000000000000000000000000000 |&#13;&#10;| 1          | 3       | 0x0000000000800400    | 0x0000000000800400   | 0x0000000000800400 | 0x00000000         | 0x00000000000000000000000000000000 |&#13;&#10;| 1          | 4       | 0x0000000000800200    | 0x0000000000800200   | 0x0000000000800200 | 0x00000000         | 0x00000000000000000000000000000000 |&#13;&#10;| 1          | 5       | 0x0000000000800200    | 0x0000000000800200   | 0x0000000000800200 | 0x00000000         | 0x00000000000000000000000000000000 |&#13;&#10;| 1          | 6       | 0x0000000000800200    | 0x0000000000800200   | 0x0000000000800200 | 0x00000000         | 0x00000000000000000000000000000000 |&#13;&#10;| 1          | 7       | 0x0000000000800200    | 0x0000000000800200   | 0x0000000000800200 | 0x00000000         | 0x00000000000000000000000000000000 |&#13;&#10;======================================================================================================================================================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM BUFfer StaTuS delete=1">DRAM BUFfer StaTuS delete=1</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM PHY TUNe dram=0 channel=5 shmoo_type=all plot=1 action=run">DRAM PHY TUNe dram=0 channel=5 shmoo_type=all plot=1 action=run</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM PHY TUNe dram=1 channel=1 extended_vref_range=1">DRAM PHY TUNe dram=1 channel=1 extended_vref_range=1</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM PHY TUNe dram=0 channel=2 last=1">DRAM PHY TUNe dram=0 channel=2 last=1</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM PHY TUNe dram=1 channel=5 reset=1">DRAM PHY TUNe dram=1 channel=5 reset=1</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM PHY TUNe">DRAM PHY TUNe</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM PHY REGister Read dram=1 channel=3 address=0x16">DRAM PHY REGister Read dram=1 channel=3 address=0x16</a></h5>
        <textarea cols='180' rows='7' >==========================================&#13;&#10;|             Dram PHY register          |&#13;&#10;==========================================&#13;&#10;| Dram index | Channel | Address | Value |&#13;&#10;==========================================&#13;&#10;| 1          | 3       | 0x16    | 0x0   |&#13;&#10;==========================================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM PHY REGister Read dram=1 midstack=1 address=0x1">DRAM PHY REGister Read dram=1 midstack=1 address=0x1</a></h5>
        <textarea cols='180' rows='7' >==============================================&#13;&#10;|               Dram PHY register            |&#13;&#10;==============================================&#13;&#10;| Dram index | Channel | Address | Value     |&#13;&#10;==============================================&#13;&#10;| 1          | -1      | 0x1     | 0x10007d0 |&#13;&#10;==============================================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM PHY REGister Write dram=1 channel=3 address=0x16 value=0x3">DRAM PHY REGister Write dram=1 channel=3 address=0x16 value=0x3</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM PHY REGister Write dram=0 midstack=1 address=0x0 value=0x1">DRAM PHY REGister Write dram=0 midstack=1 address=0x0 value=0x1</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM PHY ReSeT dram=0 channel=0">DRAM PHY ReSeT dram=0 channel=0</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM PHY ReSeT">DRAM PHY ReSeT</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM INDirectACCess Read mode=logical buffer=0x100 core=0 index=all">DRAM INDirectACCess Read mode=logical buffer=0x100 core=0 index=all</a></h5>
        <textarea cols='180' rows='262' >==========================================================================================================&#13;&#10;|                                                   Dram buffer                                          |&#13;&#10;==========================================================================================================&#13;&#10;| Buffer Type | Core | Buffer | Index | Value                                                            |&#13;&#10;==========================================================================================================&#13;&#10;| 0           | 0    | 256    | 0     | 0xad8aa7d2c09a8c54fc9cd2f107c242fc7c1cd27307c2c2fc5a154ea4803518 |&#13;&#10;|             |      |        |       | a8                                                               |&#13;&#10;| 0           | 0    | 256    | 1     | 0x0ebb3d82029edfe831f98bf67ba2a236b1f90bf67ba2223618777a05043dbe |&#13;&#10;|             |      |        |       | d1                                                               |&#13;&#10;| 0           | 0    | 256    | 2     | 0x5c4caeaaa457495b7964a68a4e6765097964260acee7e709b8985c5d48af93 |&#13;&#10;|             |      |        |       | b7                                                               |&#13;&#10;| 0           | 0    | 256    | 3     | 0x78593bb20fd20e8e6e8029b873b491826e0029b8f3b41902f0b276641fa41e |&#13;&#10;|             |      |        |       | 1c                                                               |&#13;&#10;| 0           | 0    | 256    | 4     | 0xf0a747c76287f8fa3900cff7d12ba22c39804f7751aaa22ce14f8f0ec40ff1 |&#13;&#10;|             |      |        |       | f5                                                               |&#13;&#10;| 0           | 0    | 256    | 5     | 0xe93173f960f0795ee60a6297bce16399620ae2173ee1e319d363e7f3c0e076 |&#13;&#10;|             |      |        |       | bd                                                               |&#13;&#10;| 0           | 0    | 256    | 6     | 0x4c7adaed85e342d1acb0ee5b95d9f1a62c30eedb95d9f12698f5b5da8ac685 |&#13;&#10;|             |      |        |       | a3                                                               |&#13;&#10;| 0           | 0    | 256    | 7     | 0x5c591f8d5974adbd9c643a0d7924f5209ce43a8d79a475a0b9b23f1bb3e85b |&#13;&#10;|             |      |        |       | 7b                                                               |&#13;&#10;| 0           | 0    | 256    | 8     | 0x7684c51bbf4b30f1b7ed43153f8e82bdb7edc3953f8f823d13f78e367f9761 |&#13;&#10;|             |      |        |       | 1c                                                               |&#13;&#10;| 0           | 0    | 256    | 9     | 0xe595cc86fe516c86c70387e2751a29ae47830762f51aabaeca2b66f6fca2d8 |&#13;&#10;|             |      |        |       | 08                                                               |&#13;&#10;| 0           | 0    | 256    | 10    | 0x61514e1be0c8e36b24c4fa59426e3bb3a4447ad946ee3b333d5d62c8c06e39 |&#13;&#10;|             |      |        |       | 29                                                               |&#13;&#10;| 0           | 0    | 256    | 11    | 0x5a294e0eb8e44f6240b88a5aa8c0cf52c038cada2840cf524aad9ce270c9e1 |&#13;&#10;|             |      |        |       | 44                                                               |&#13;&#10;| 0           | 0    | 256    | 12    | 0x6d5124a9f3026a657b1484d8dd8c6c857b1404dadd0c6c05da5c4953e704d4 |&#13;&#10;|             |      |        |       | 36                                                               |&#13;&#10;| 0           | 0    | 256    | 13    | 0x5fab20c34c2174168b098403682a14530b890483682a945341a84086b8b416 |&#13;&#10;|             |      |        |       | d3                                                               |&#13;&#10;| 0           | 0    | 256    | 14    | 0x3097bbb5865b254d5577b73da7f96e65d5f7b7bda739ee659f2f77940d494b |&#13;&#10;|             |      |        |       | 65                                                               |&#13;&#10;| 0           | 0    | 256    | 15    | 0x602ab74be3fc97cafc66155231bc3692fc66b5d2319cb6923e55909638f82f |&#13;&#10;|             |      |        |       | 95                                                               |&#13;&#10;| 0           | 0    | 256    | 16    | 0x92b8fdf24bbbb541a25893b573f248c1a2d813b5f372c8412470fbe497776a |&#13;&#10;|             |      |        |       | 83                                                               |&#13;&#10;| 0           | 0    | 256    | 17    | 0x86f7a4c62a483d1f673f1734dcc91697e73f97b45cc916170def488c54907b |&#13;&#10;|             |      |        |       | 3f                                                               |&#13;&#10;| 0           | 0    | 256    | 18    | 0xe3940eebf191a2c3b58f542b7d084857350f542bfd88c8d7c6291dd6e22345 |&#13;&#10;|             |      |        |       | 87                                                               |&#13;&#10;| 0           | 0    | 256    | 19    | 0xf167f564f53d6b3932efe9e3289a12d8326f69e3281a9258e2cfeac9eb7ad7 |&#13;&#10;|             |      |        |       | 72                                                               |&#13;&#10;| 0           | 0    | 256    | 20    | 0xf1b2bc81b0aeebe7452f46f1d194023cc5af46715114023ce3647802615cd7 |&#13;&#10;|             |      |        |       | ce                                                               |&#13;&#10;| 0           | 0    | 256    | 21    | 0x7cc3bb956ebaecbdd8a9e8f6b6692cb9d829e876b6692cb9f987772bdc74d9 |&#13;&#10;|             |      |        |       | 7b                                                               |&#13;&#10;| 0           | 0    | 256    | 22    | 0xb1b94cf43d5613213ece56810e4294e13ece56810e429461627398e97aad27 |&#13;&#10;|             |      |        |       | 42                                                               |&#13;&#10;| 0           | 0    | 256    | 23    | 0xf0e9d823aa451ed6947ec01cfca86eda147e409c7ca8ee5ae1d2b046558a3d |&#13;&#10;|             |      |        |       | ac                                                               |&#13;&#10;| 0           | 0    | 256    | 24    | 0x00000000000000000000000000000000000000000000000000000000000000 |&#13;&#10;|             |      |        |       | 00                                                               |&#13;&#10;| 0           | 0    | 256    | 25    | 0x00000000000000000000000000000000000000000000000000000000000000 |&#13;&#10;|             |      |        |       | 00                                                               |&#13;&#10;| 0           | 0    | 256    | 26    | 0x00000000000000000000000000000000000000000000000000000000000000 |&#13;&#10;|             |      |        |       | 00                                                               |&#13;&#10;| 0           | 0    | 256    | 27    | 0x00000000000000000000000000000000000000000000000000000000000000 |&#13;&#10;|             |      |        |       | 00                                                               |&#13;&#10;| 0           | 0    | 256    | 28    | 0x00000000000000000000000000000000000000000000000000000000000000 |&#13;&#10;|             |      |        |       | 00                                                               |&#13;&#10;| 0           | 0    | 256    | 29    | 0x00000000000000000000000000000000000000000000000000000000000000 |&#13;&#10;|             |      |        |       | 00                                                               |&#13;&#10;| 0           | 0    | 256    | 30    | 0x00000000000000000000000000000000000000000000000000000000000000 |&#13;&#10;|             |      |        |       | 00                                                               |&#13;&#10;| 0           | 0    | 256    | 31    | 0x00000000000000000000000000000000000000000000000000000000000000 |&#13;&#10;|             |      |        |       | 00                                                               |&#13;&#10;| 0           | 0    | 256    | 32    | 0xf9277ff26ac2ea34daf96438cd8710ae5a7964b8cd8790aef24fffe5d484d4 |&#13;&#10;|             |      |        |       | 69                                                               |&#13;&#10;| 0           | 0    | 256    | 33    | 0xe5b306cbf526f2a1146389fe497927b714e3897ec9792737ca660d97ea4de5 |&#13;&#10;|             |      |        |       | 42                                                               |&#13;&#10;| 0           | 0    | 256    | 34    | 0x19d064283ca5ced560fd841c0d6a361260fd849c0deab61233a1c951794b9d |&#13;&#10;|             |      |        |       | aa                                                               |&#13;&#10;| 0           | 0    | 256    | 35    | 0x2bab00dcb0957379c8254afec77f0b0cc8254afe47ff0b8c565700b9612be6 |&#13;&#10;|             |      |        |       | f2                                                               |&#13;&#10;| 0           | 0    | 256    | 36    | 0xe66c01726ef456e61a1f381efa01a2d79a1fb81efa012257ccd902e5dce8ad |&#13;&#10;|             |      |        |       | cd                                                               |&#13;&#10;| 0           | 0    | 256    | 37    | 0x2a91964d3c2ac12393c3f2d8531e69d393c3f258d39ee95355232c9b785583 |&#13;&#10;|             |      |        |       | 46                                                               |&#13;&#10;| 0           | 0    | 256    | 38    | 0xfd39cfc6bcf89c721dbdcb3895d3409e1dbdcbb895d3c01efa739f8d79f138 |&#13;&#10;|             |      |        |       | e4                                                               |&#13;&#10;| 0           | 0    | 256    | 39    | 0xa96be5e3b3fafe41eba829fe799482dc6b28a9fef994825c53d6cbc666f4fc |&#13;&#10;|             |      |        |       | 82                                                               |&#13;&#10;| 0           | 0    | 256    | 40    | 0x3dd7ba77e572ee6fb6ee95cfc74e568a366e15cfc7ced60a7baf75eecae5dc |&#13;&#10;|             |      |        |       | de                                                               |&#13;&#10;| 0           | 0    | 256    | 41    | 0x27d1da1e1949bbaa0c387660f57bceb08c38f660757b4eb04ea3b43c329377 |&#13;&#10;|             |      |        |       | 54                                                               |&#13;&#10;| 0           | 0    | 256    | 42    | 0x3ab8135d270bc977d3f18eccb64a756ed3718eccb6ca756e757026ba4f1692 |&#13;&#10;|             |      |        |       | ee                                                               |&#13;&#10;| 0           | 0    | 256    | 43    | 0xdc7717ebb6a3009f91f6fa520333be3491f67a5203b33e34b8ee2fd76c4600 |&#13;&#10;|             |      |        |       | 3f                                                               |&#13;&#10;| 0           | 0    | 256    | 44    | 0xfb9fd3ec0ef085443186558d3e55982db186550dbe5598adf73ea7d91de10b |&#13;&#10;|             |      |        |       | 88                                                               |&#13;&#10;| 0           | 0    | 256    | 45    | 0x49cc1d96706a50cc7c6ff7c29af3be85fceff7c29af3be8593993a2ce0d5a1 |&#13;&#10;|             |      |        |       | 98                                                               |&#13;&#10;| 0           | 0    | 256    | 46    | 0x0e566b4f607ca9db3b2c90ab9bdc9a59bbac90ab1b5c1a591cacd79fc0f853 |&#13;&#10;|             |      |        |       | b7                                                               |&#13;&#10;| 0           | 0    | 256    | 47    | 0x79c9ef6645bdcc8cc09a2fe48f79912bc01a2fe48f79912bf292decd8a7a98 |&#13;&#10;|             |      |        |       | 18                                                               |&#13;&#10;| 0           | 0    | 256    | 48    | 0x636117945c8a09fbc6f1da992dd25873c6f15a992dd25873c7c22f28b81512 |&#13;&#10;|             |      |        |       | f7                                                               |&#13;&#10;| 0           | 0    | 256    | 49    | 0x7ed3536a79bf834de6f815a883863cdb667815280306bcdbfca6a7d5f27f06 |&#13;&#10;|             |      |        |       | 9b                                                               |&#13;&#10;| 0           | 0    | 256    | 50    | 0x18911f79e780b1c2a0707ed43669bf05a070fed4b6e9bf8530233ef2ce0062 |&#13;&#10;|             |      |        |       | 85                                                               |&#13;&#10;| 0           | 0    | 256    | 51    | 0x31b84be2b887f12b46e412ef02448054c6e412ef02c40054637096c4710ee2 |&#13;&#10;|             |      |        |       | 56                                                               |&#13;&#10;| 0           | 0    | 256    | 52    | 0x7f73a6e7fb7875e6e687092525c308e0e68709a5a5438860ffe64ccef7f0ea |&#13;&#10;|             |      |        |       | cd                                                               |&#13;&#10;| 0           | 0    | 256    | 53    | 0x07562fb849f53ea2ab718e1d1db79fc0abf18e1d9db71f400eac5f7193ea7d |&#13;&#10;|             |      |        |       | 44                                                               |&#13;&#10;| 0           | 0    | 256    | 54    | 0xffc8a6fa8fb89063e0fcfaefec10c384e0fcfa6fec904304ff904cf51e7020 |&#13;&#10;|             |      |        |       | c6                                                               |&#13;&#10;| 0           | 0    | 256    | 55    | 0x0412af5a6df62672cb3e522e1723b64ccbbed22e97a3b64c08255eb4dbed4d |&#13;&#10;|             |      |        |       | e4                                                               |&#13;&#10;| 0           | 0    | 256    | 56    | 0xf0c95d4059864fe933a779cd0f7d28c133a7794d0ffda841e192bb80b20c9f |&#13;&#10;|             |      |        |       | d2                                                               |&#13;&#10;| 0           | 0    | 256    | 57    | 0xeb016304a3ea63c553346e46ee28d69bd3346ec66ea8d61bd703c60946d4c6 |&#13;&#10;|             |      |        |       | 8a                                                               |&#13;&#10;| 0           | 0    | 256    | 58    | 0xe89bf645f072775c942839e635decf8a1428b966b5de4f8ad136ed8ae0e5ee |&#13;&#10;|             |      |        |       | b9                                                               |&#13;&#10;| 0           | 0    | 256    | 59    | 0xde0583dfe64d1bf160dce5ad345b66bb605c652db45b663bbc0a07bfcd9a36 |&#13;&#10;|             |      |        |       | e3                                                               |&#13;&#10;| 0           | 0    | 256    | 60    | 0x5f5eb940a2cb07fcc9709a8b2b0ea0cec9f01a0b2b8ea04ebebd738145960e |&#13;&#10;|             |      |        |       | f8                                                               |&#13;&#10;| 0           | 0    | 256    | 61    | 0xcf51ed0cefa0febf01e79ca6e7f24b7c01e71ca6e7f24b7c9fa2da19df40fd |&#13;&#10;|             |      |        |       | 7e                                                               |&#13;&#10;| 0           | 0    | 256    | 62    | 0xe4b28d5125c2960d1ab9f927b1cf2f351ab9f927314f2f35c8651aa34a842d |&#13;&#10;|             |      |        |       | 1b                                                               |&#13;&#10;| 0           | 0    | 256    | 63    | 0x0bcf48ba9f23c6439ce169377667a2339c61e9b776e72233179e91743e478c |&#13;&#10;|             |      |        |       | 86                                                               |&#13;&#10;| 0           | 0    | 256    | 64    | 0x7c6dc86c5f2ad3da58f4bab339eeb0dd5874bab339ee305df8da90d8bf55a6 |&#13;&#10;|             |      |        |       | b4                                                               |&#13;&#10;| 0           | 0    | 256    | 65    | 0xb90e1319467c919231adde5de232686e312dde5d62b2e86e731c27328cf823 |&#13;&#10;|             |      |        |       | 25                                                               |&#13;&#10;| 0           | 0    | 256    | 66    | 0x69781ea2e83cbc8e7a8a5b6be14b5631fa8a5b6b61cb5631d3f13d44d17978 |&#13;&#10;|             |      |        |       | 1c                                                               |&#13;&#10;| 0           | 0    | 256    | 67    | 0x4ef8d4e75eb5ba7e5ebf0362d225c57ade3f03e25225c57a9df0a8cfbc6b75 |&#13;&#10;|             |      |        |       | fc                                                               |&#13;&#10;| 0           | 0    | 256    | 68    | 0xf0766ab1d8b0df1c5f8233eb811fd858df02b36b819fd858e0ecd463b161be |&#13;&#10;|             |      |        |       | 39                                                               |&#13;&#10;| 0           | 0    | 256    | 69    | 0x660971fcbb6eccf141245d621cc0363141a45d629c403631cd12e3f877dd99 |&#13;&#10;|             |      |        |       | e2                                                               |&#13;&#10;| 0           | 0    | 256    | 70    | 0x24077a3ac9b053f09a076be9f28100771a076be9720100f7490ef5759360a6 |&#13;&#10;|             |      |        |       | e1                                                               |&#13;&#10;| 0           | 0    | 256    | 71    | 0x047e5c5c0c6716ee99776e45c41e049c99776e45449e849c08fcb9b819ce2c |&#13;&#10;|             |      |        |       | dd                                                               |&#13;&#10;| 0           | 0    | 256    | 72    | 0x0dac272e7405e0e0ecf1b78d6725c29b6cf1b78de7a5421b1a594e5de90ac1 |&#13;&#10;|             |      |        |       | c0                                                               |&#13;&#10;| 0           | 0    | 256    | 73    | 0x4f12beb5a5df4f4614f41cc1b01ca08394741cc1b01c20839f247c6a4bbe9e |&#13;&#10;|             |      |        |       | 8c                                                               |&#13;&#10;| 0           | 0    | 256    | 74    | 0xe2809e3990cd6a6d63a0f09467f04d3d63a0709467704d3dc4013d72209ad5 |&#13;&#10;|             |      |        |       | db                                                               |&#13;&#10;| 0           | 0    | 256    | 75    | 0xe68a53e3a24cfc02fb4ee06eb7ed4ba37b4ee0eeb76dcba3cd15a7c64499f9 |&#13;&#10;|             |      |        |       | 05                                                               |&#13;&#10;| 0           | 0    | 256    | 76    | 0xa3bf9ff1e655b7ad4275ce3e140f2974c2f5cebe148f2974467e3fe3ccab6f |&#13;&#10;|             |      |        |       | 5b                                                               |&#13;&#10;| 0           | 0    | 256    | 77    | 0x7008c5fd2f769401a6b87e9b60eccea126b87e1b606c4e21e1118bfb5fec29 |&#13;&#10;|             |      |        |       | 03                                                               |&#13;&#10;| 0           | 0    | 256    | 78    | 0xed19d0a42789669f28fb1c87c810715ba8fb9c074810715bda33a0484f12cd |&#13;&#10;|             |      |        |       | 3f                                                               |&#13;&#10;| 0           | 0    | 256    | 79    | 0x0c2a260e3281a4c5d748ff761c25f30fd7487f769c25730f19554c1c640249 |&#13;&#10;|             |      |        |       | 8a                                                               |&#13;&#10;| 0           | 0    | 256    | 80    | 0x45a904100505040441b0200000000424240c5f0484340008248d00b0000000 |&#13;&#10;|             |      |        |       | 00                                                               |&#13;&#10;| 0           | 0    | 256    | 81    | 0x05890110058504440589011005850444048909100185000404890910018500 |&#13;&#10;|             |      |        |       | 04                                                               |&#13;&#10;| 0           | 0    | 256    | 82    | 0x058900100405040441b0200000000424240c5f0484340008248802b0000000 |&#13;&#10;|             |      |        |       | 00                                                               |&#13;&#10;| 0           | 0    | 256    | 83    | 0x04a905100585040404a905100585040404a905100585040404a90510058504 |&#13;&#10;|             |      |        |       | 04                                                               |&#13;&#10;| 0           | 0    | 256    | 84    | 0x0d8900100405040449b0200000040c20250d5f0484340008248802b0000000 |&#13;&#10;|             |      |        |       | 00                                                               |&#13;&#10;| 0           | 0    | 256    | 85    | 0x04890510058504040489051005850404048905100585040404890510058504 |&#13;&#10;|             |      |        |       | 04                                                               |&#13;&#10;| 0           | 0    | 256    | 86    | 0x058900110005000441b0200000000424040c5b008030000024b804b0000000 |&#13;&#10;|             |      |        |       | 00                                                               |&#13;&#10;| 0           | 0    | 256    | 87    | 0x04890510058504040489051005850404048905100585040404890510058504 |&#13;&#10;|             |      |        |       | 04                                                               |&#13;&#10;| 0           | 0    | 256    | 88    | 0xea59dd84f4ff9f14b93d5eaac0de3f3db93d5e2a405e3fbdd5b3ba09e9fe3f |&#13;&#10;|             |      |        |       | 29                                                               |&#13;&#10;| 0           | 0    | 256    | 89    | 0x7f2be9c7268944e5ecae55fc805582a8ec2e55fc80550228fe56d28f4c1288 |&#13;&#10;|             |      |        |       | ca                                                               |&#13;&#10;| 0           | 0    | 256    | 90    | 0x0f63c0f42d804c9c1bb8f7330ff329dc1bb877b30f7329dc1ec681e95a0099 |&#13;&#10;|             |      |        |       | 38                                                               |&#13;&#10;| 0           | 0    | 256    | 91    | 0xeff68ea78b8750fb82ff9751ead2cb7e82ff17d1ea52cb7edeec1d4f170fa0 |&#13;&#10;|             |      |        |       | f7                                                               |&#13;&#10;| 0           | 0    | 256    | 92    | 0xac8ff2312c70214d230c5bb072892518230c5b30f2092518581ee56359e143 |&#13;&#10;|             |      |        |       | 9b                                                               |&#13;&#10;| 0           | 0    | 256    | 93    | 0x1bec4fff156ddbc27ad90260ce8613b07ad902e04e0613b037d89ffe2bdab7 |&#13;&#10;|             |      |        |       | 84                                                               |&#13;&#10;| 0           | 0    | 256    | 94    | 0x0e9be609778e8da658202dcb74611a6e58a02dcb74619a6e1c36cc13ef1c1a |&#13;&#10;|             |      |        |       | 4d                                                               |&#13;&#10;| 0           | 0    | 256    | 95    | 0xfd00af8a967fcda63c4a8221a9df9a38bcca82a1a95f9ab8fa005f152dfe9a |&#13;&#10;|             |      |        |       | 4d                                                               |&#13;&#10;| 0           | 0    | 256    | 96    | 0xcdd5b703f04c4a693f669af3658fb97cbfe69af3e50fb9fc9aab6f06e09995 |&#13;&#10;|             |      |        |       | d3                                                               |&#13;&#10;| 0           | 0    | 256    | 97    | 0x4cf414b7e6d53d4e80ae93d19ce3ed3280ae13519ce3edb298e8286fcdab7b |&#13;&#10;|             |      |        |       | 9d                                                               |&#13;&#10;| 0           | 0    | 256    | 98    | 0xd8ab6c1027f0227006bf16bffffd0d46063f96bffffd0d46b156d9204ee144 |&#13;&#10;|             |      |        |       | e0                                                               |&#13;&#10;| 0           | 0    | 256    | 99    | 0xba6195a0beea6560648b4a8c0428c7e9e48b4a0c8428c7e974c22b417cd4cb |&#13;&#10;|             |      |        |       | c1                                                               |&#13;&#10;| 0           | 0    | 256    | 100   | 0x5253714e9a7713c983ad3dd442d1f94c83ad3dd4c2d179cca5a6e29c35ef26 |&#13;&#10;|             |      |        |       | 92                                                               |&#13;&#10;| 0           | 0    | 256    | 101   | 0x0d96f3fc9a1793843985aaefa2b56e5eb9052a6fa2b56ede1b2de7f9342e27 |&#13;&#10;|             |      |        |       | 08                                                               |&#13;&#10;| 0           | 0    | 256    | 102   | 0x4743d83716de9c4ee95bf52367313157e9db7523e7b131d78e87b06e2dbd38 |&#13;&#10;|             |      |        |       | 9c                                                               |&#13;&#10;| 0           | 0    | 256    | 103   | 0xfe3a369fc1537af84c05be72b47c7ad9cc85bef2b4fcfa59fd746d3f82a6f4 |&#13;&#10;|             |      |        |       | f0                                                               |&#13;&#10;| 0           | 0    | 256    | 104   | 0x518b11e8eaeec27b41b17e135385ef37c131fe93d385efb7a31622d1d4dc84 |&#13;&#10;|             |      |        |       | f7                                                               |&#13;&#10;| 0           | 0    | 256    | 105   | 0x3e21b6dff2bea64b917e1f18905d2118917e1f18105da1987c436cbfe57c4d |&#13;&#10;|             |      |        |       | 97                                                               |&#13;&#10;| 0           | 0    | 256    | 106   | 0x9cda0fc44a9fa3aa3910c2b8286751b2b9904238a86751b238b51f88943f47 |&#13;&#10;|             |      |        |       | 54                                                               |&#13;&#10;| 0           | 0    | 256    | 107   | 0x7e9ae3ce31457c77e12aa5fcdbbebf4a61aa25fcdbbe3f4afc34c79d628af9 |&#13;&#10;|             |      |        |       | ee                                                               |&#13;&#10;| 0           | 0    | 256    | 108   | 0x1813f87772db341fdefa1b3e05978e3cde7a1bbe05970e3c3026f0efe4b768 |&#13;&#10;|             |      |        |       | 3f                                                               |&#13;&#10;| 0           | 0    | 256    | 109   | 0xb192f293458d2c465b5c839a5a59fcb55b5c031adad97c356325e5278b1b58 |&#13;&#10;|             |      |        |       | 8c                                                               |&#13;&#10;| 0           | 0    | 256    | 110   | 0x780e4a1957c41de802753e951a2d3d370275be159aadbd37f11c9433ae883a |&#13;&#10;|             |      |        |       | d1                                                               |&#13;&#10;| 0           | 0    | 256    | 111   | 0xf87d30ae5ace6e5b24bf937e9b8da11ba43f93fe1b8d211bf1fa605db49cdc |&#13;&#10;|             |      |        |       | b7                                                               |&#13;&#10;| 0           | 0    | 256    | 112   | 0xee82a32707aeb89c487585c95df87c9dc8f505495d787c9ddd04474e0e5d71 |&#13;&#10;|             |      |        |       | 38                                                               |&#13;&#10;| 0           | 0    | 256    | 113   | 0xb3a3793a7f337bfb1fb55b03667931ed9f355b83e6f9316d6746f274fe66f7 |&#13;&#10;|             |      |        |       | f7                                                               |&#13;&#10;| 0           | 0    | 256    | 114   | 0x58f1e2d10ad24e49c0360330ab687b0e403603b0ab68fb0eb1e2c5a315a59d |&#13;&#10;|             |      |        |       | 92                                                               |&#13;&#10;| 0           | 0    | 256    | 115   | 0xbcf16ebd3c8e708281043e67e05945f881843ee7e059c5f879e3dd7a791ce0 |&#13;&#10;|             |      |        |       | 04                                                               |&#13;&#10;| 0           | 0    | 256    | 116   | 0xb37c352d31fe64a6184b91b8ca22dd7b98cb91b8caa2ddfb66f96b5b62fcc9 |&#13;&#10;|             |      |        |       | 4d                                                               |&#13;&#10;| 0           | 0    | 256    | 117   | 0x51b53302731a01a2b72830ff3a6364493728b0ff3ae3e4c9a36b6604e63502 |&#13;&#10;|             |      |        |       | 45                                                               |&#13;&#10;| 0           | 0    | 256    | 118   | 0xbeb0d2a4d618966b1edc6204d0f182099e5ce28450f102897d61a549ad302c |&#13;&#10;|             |      |        |       | d7                                                               |&#13;&#10;| 0           | 0    | 256    | 119   | 0x926e8a0642304aebdb75ef46a0f82c845b75ef46a0f8ac8425dc140d856195 |&#13;&#10;|             |      |        |       | d7                                                               |&#13;&#10;| 0           | 0    | 256    | 120   | 0x1606aedb47fc1feaf1830fcc6b641764f1030f4c6b6417e42c0c5cb78ef83e |&#13;&#10;|             |      |        |       | d4                                                               |&#13;&#10;| 0           | 0    | 256    | 121   | 0xcd69bf89fe3bcf72fc32e25563815a8efc32e255e381da0e9bd37f13fc779e |&#13;&#10;|             |      |        |       | e5                                                               |&#13;&#10;| 0           | 0    | 256    | 122   | 0x414a04891bcee8493744e2f3f41412f8b744e273f494927883950812379cd0 |&#13;&#10;|             |      |        |       | 92                                                               |&#13;&#10;| 0           | 0    | 256    | 123   | 0x9fbcc9050efad60618c9ead2af6f0a7c18496a52af6f0afc3e78930b1df4ad |&#13;&#10;|             |      |        |       | 0d                                                               |&#13;&#10;| 0           | 0    | 256    | 124   | 0xcdbe0c56745646e0b50b7d88a123bc3f350bfd08a1233cbf9a7c19ade9ad8c |&#13;&#10;|             |      |        |       | c0                                                               |&#13;&#10;| 0           | 0    | 256    | 125   | 0x4c9f5541a0c5e9c63fa329945972b1803f23a914d9f2b180993faa83408ad3 |&#13;&#10;|             |      |        |       | 8d                                                               |&#13;&#10;| 0           | 0    | 256    | 126   | 0x5140fe1e47dd49668a73cd6124c675038af34d61a4467503a281fc3d8fba92 |&#13;&#10;|             |      |        |       | cd                                                               |&#13;&#10;| 0           | 0    | 256    | 127   | 0x328c9b54f2ec0324b2dc4ade0ae8bb3f325c4ade0ae83b3f651836a8e4d906 |&#13;&#10;|             |      |        |       | 49                                                               |&#13;&#10;==========================================================================================================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM INDirectACCess Read mode=physical dram=0 channel=1 bank=2 column=1 row=3">DRAM INDirectACCess Read mode=physical dram=0 channel=1 bank=2 column=1 row=3</a></h5>
        <textarea cols='180' rows='8' >=========================================================================================================================&#13;&#10;|                                                          Dram buffer                                                  |&#13;&#10;=========================================================================================================================&#13;&#10;| Buffer Type | Dram | Channel | Bank | Row | Column | Value                                                            |&#13;&#10;=========================================================================================================================&#13;&#10;| 1           | 0x0  | 0x1     | 0x2  | 0x3 | 0x1    | 0x0ac11adcc1d5124c29644e099294e217a9e4ce899294e297148334b982ab24 |&#13;&#10;|             |      |         |      |     |        | 99                                                               |&#13;&#10;=========================================================================================================================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM INDirectACCess Write mode=physical dram=0 channel=1 bank=2 column=1 row=3 pattern=0x1035908091458900934908509">DRAM INDirectACCess Write mode=physical dram=0 channel=1 bank=2 column=1 row=3 pattern=0x1035908091458900934908509</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM INDirectACCess Write mode=logical buffer=0x100 index=all core=0 pattern=0x1010101010101010101010101010">DRAM INDirectACCess Write mode=logical buffer=0x100 index=all core=0 pattern=0x1010101010101010101010101010</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM DeBuG RedirectToOCB enable=1">DRAM DeBuG RedirectToOCB enable=1</a></h5>
        <textarea cols='180' rows='1' >traffic redirected to OCB.</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM DeBuG REGister">DRAM DeBuG REGister</a></h5>
        <textarea cols='180' rows='653' >=====================================================================================================================================&#13;&#10;|                                                 Channels symmetric configuration                                                  |&#13;&#10;=====================================================================================================================================&#13;&#10;| Object                                                   | Block | Index | Address  | Value                            | Property |&#13;&#10;=====================================================================================================================================&#13;&#10;| HBC_HBM_CONFIG                                           | HBC0  | 0     | 00000109 | 17efd4                           | reg      |&#13;&#10;|   NUM_OF_BANKS                                           |       |       |          |   04                             |          |&#13;&#10;|   NUM_OF_BANK_GROUPS                                     |       |       |          |   02                             |          |&#13;&#10;|   NUM_OF_BANKS_PER_GROUP                                 |       |       |          |   02                             |          |&#13;&#10;|   HBM_OPERATION_MODE                                     |       |       |          |   01                             |          |&#13;&#10;|   HBM_BANK_GROUPS_EN                                     |       |       |          |   01                             |          |&#13;&#10;|   HBM_COMMAND_ADDRESS_PARITY                             |       |       |          |   01                             |          |&#13;&#10;|   HBM_DQ_WRITE_PARITY                                    |       |       |          |   01                             |          |&#13;&#10;|   HBM_DQ_READ_PARITY                                     |       |       |          |   01                             |          |&#13;&#10;|   HBM_PARITY_LATENCY                                     |       |       |          |   02                             |          |&#13;&#10;|   HBM_DBIAC_WRITE                                        |       |       |          |   01                             |          |&#13;&#10;|   HBM_DBIAC_READ                                         |       |       |          |   01                             |          |&#13;&#10;|   HBM_WRITE_LATENCY                                      |       |       |          |   07                             |          |&#13;&#10;|   HBM_ECC                                                |       |       |          |   01                             |          |&#13;&#10;| HBC_HBM_MODE_REGISTERS                                   | HBC0  | 0     | 0000010a | 00000000000000000070000be1a67073 | reg      |&#13;&#10;|   MODE_REGISTER_0                                        |       |       |          |   73                             |          |&#13;&#10;|   MODE_REGISTER_1                                        |       |       |          |   70                             |          |&#13;&#10;|   MODE_REGISTER_2                                        |       |       |          |   a6                             |          |&#13;&#10;|   MODE_REGISTER_3                                        |       |       |          |   e1                             |          |&#13;&#10;|   MODE_REGISTER_4                                        |       |       |          |   0b                             |          |&#13;&#10;|   MODE_REGISTER_5                                        |       |       |          |   00                             |          |&#13;&#10;|   MODE_REGISTER_6                                        |       |       |          |   70                             |          |&#13;&#10;|   MODE_REGISTER_7                                        |       |       |          |   00                             |          |&#13;&#10;|   MODE_REGISTER_8                                        |       |       |          |   00                             |          |&#13;&#10;|   MODE_REGISTER_9                                        |       |       |          |   00                             |          |&#13;&#10;|   MODE_REGISTER_10                                       |       |       |          |   00                             |          |&#13;&#10;|   MODE_REGISTER_11                                       |       |       |          |   00                             |          |&#13;&#10;|   MODE_REGISTER_12                                       |       |       |          |   00                             |          |&#13;&#10;|   MODE_REGISTER_13                                       |       |       |          |   00                             |          |&#13;&#10;|   MODE_REGISTER_14                                       |       |       |          |   00                             |          |&#13;&#10;|   MODE_REGISTER_15                                       |       |       |          |   00                             |          |&#13;&#10;| HBC_HBM_MODE_REGISTER_MANAGER_CONFIG                     | HBC0  | 0     | 0000010e | 01ffff                           | reg      |&#13;&#10;|   UPDATE_HBM_ON_MODE_REGISTER_CHANGE                     |       |       |          |   01                             |          |&#13;&#10;|   FORCE_UPDATE_PER_MODE_REGISTER_BITMAP                  |       |       |          |   ffff                           |          |&#13;&#10;| HBC_DATA_SOURCE_CONFIG                                   | HBC0  | 0     | 0000010f | 020100                           | reg      |&#13;&#10;|   MAX_READ_INFLIGHTS_DS_N                                |       |       |          |   0100                           |          |&#13;&#10;|   MAX_WRITE_INFLIGHTS_DS_N                               |       |       |          |   0100                           |          |&#13;&#10;| HBC_DATA_SOURCE_CONFIG                                   | HBC0  | 1     | 00000110 | 020100                           | reg      |&#13;&#10;|   MAX_READ_INFLIGHTS_DS_N                                |       |       |          |   0100                           |          |&#13;&#10;|   MAX_WRITE_INFLIGHTS_DS_N                               |       |       |          |   0100                           |          |&#13;&#10;| HBC_DSI_ASYNC_FIFO_CONFIG                                | HBC0  | 0     | 00000111 | 00000000                         | reg      |&#13;&#10;|   WR_REQ_ASYNC_RXI_EXTRA_DELAY_WR_N                      |       |       |          |   00                             |          |&#13;&#10;|   WR_REQ_ASYNC_RXI_EXTRA_DELAY_RD_N                      |       |       |          |   00                             |          |&#13;&#10;|   RD_REQ_ASYNC_RXI_EXTRA_DELAY_WR_N                      |       |       |          |   00                             |          |&#13;&#10;|   RD_REQ_ASYNC_RXI_EXTRA_DELAY_RD_N                      |       |       |          |   00                             |          |&#13;&#10;|   WR_DATA_ASYNC_RXI_EXTRA_DELAY_WR_N                     |       |       |          |   00                             |          |&#13;&#10;|   WR_DATA_ASYNC_RXI_EXTRA_DELAY_RD_N                     |       |       |          |   00                             |          |&#13;&#10;|   RD_DATA_ASYNC_FIFO_EXTRA_DELAY_WR_N                    |       |       |          |   00                             |          |&#13;&#10;|   RD_DATA_ASYNC_FIFO_EXTRA_DELAY_RD_N                    |       |       |          |   00                             |          |&#13;&#10;|   ERR_INFO_ASYNC_FIFO_EXTRA_DELAY_WR_N                   |       |       |          |   00                             |          |&#13;&#10;|   ERR_INFO_ASYNC_FIFO_EXTRA_DELAY_RD_N                   |       |       |          |   00                             |          |&#13;&#10;|   CREDIT_ASYNC_FIFO_EXTRA_DELAY_WR_N                     |       |       |          |   00                             |          |&#13;&#10;|   CREDIT_ASYNC_FIFO_EXTRA_DELAY_RD_N                     |       |       |          |   00                             |          |&#13;&#10;|   PASSED_SYNCHRONIZER_EXTRA_DELAY_WR_N                   |       |       |          |   00                             |          |&#13;&#10;|   PASSED_SYNCHRONIZER_EXTRA_DELAY_RD_N                   |       |       |          |   00                             |          |&#13;&#10;|   WRITE_OUT_SYNCHRONIZER_EXTRA_DELAY_WR_N                |       |       |          |   00                             |          |&#13;&#10;|   WRITE_OUT_SYNCHRONIZER_EXTRA_DELAY_RD_N                |       |       |          |   00                             |          |&#13;&#10;| HBC_DSI_ASYNC_FIFO_CONFIG                                | HBC0  | 1     | 00000112 | 00000000                         | reg      |&#13;&#10;|   WR_REQ_ASYNC_RXI_EXTRA_DELAY_WR_N                      |       |       |          |   00                             |          |&#13;&#10;|   WR_REQ_ASYNC_RXI_EXTRA_DELAY_RD_N                      |       |       |          |   00                             |          |&#13;&#10;|   RD_REQ_ASYNC_RXI_EXTRA_DELAY_WR_N                      |       |       |          |   00                             |          |&#13;&#10;|   RD_REQ_ASYNC_RXI_EXTRA_DELAY_RD_N                      |       |       |          |   00                             |          |&#13;&#10;|   WR_DATA_ASYNC_RXI_EXTRA_DELAY_WR_N                     |       |       |          |   00                             |          |&#13;&#10;|   WR_DATA_ASYNC_RXI_EXTRA_DELAY_RD_N                     |       |       |          |   00                             |          |&#13;&#10;|   RD_DATA_ASYNC_FIFO_EXTRA_DELAY_WR_N                    |       |       |          |   00                             |          |&#13;&#10;|   RD_DATA_ASYNC_FIFO_EXTRA_DELAY_RD_N                    |       |       |          |   00                             |          |&#13;&#10;|   ERR_INFO_ASYNC_FIFO_EXTRA_DELAY_WR_N                   |       |       |          |   00                             |          |&#13;&#10;|   ERR_INFO_ASYNC_FIFO_EXTRA_DELAY_RD_N                   |       |       |          |   00                             |          |&#13;&#10;|   CREDIT_ASYNC_FIFO_EXTRA_DELAY_WR_N                     |       |       |          |   00                             |          |&#13;&#10;|   CREDIT_ASYNC_FIFO_EXTRA_DELAY_RD_N                     |       |       |          |   00                             |          |&#13;&#10;|   PASSED_SYNCHRONIZER_EXTRA_DELAY_WR_N                   |       |       |          |   00                             |          |&#13;&#10;|   PASSED_SYNCHRONIZER_EXTRA_DELAY_RD_N                   |       |       |          |   00                             |          |&#13;&#10;|   WRITE_OUT_SYNCHRONIZER_EXTRA_DELAY_WR_N                |       |       |          |   00                             |          |&#13;&#10;|   WRITE_OUT_SYNCHRONIZER_EXTRA_DELAY_RD_N                |       |       |          |   00                             |          |&#13;&#10;| HBC_WPBQ_CONFIG                                          | HBC0  | 0     | 00000127 | 08                               | reg      |&#13;&#10;|   WPBQ_FIFO_SIZE                                         |       |       |          |   08                             |          |&#13;&#10;| HBC_RPBQ_CONFIG                                          | HBC0  | 0     | 00000130 | 0108                             | reg      |&#13;&#10;|   RPBQ_FIFO_SIZE                                         |       |       |          |   08                             |          |&#13;&#10;|   COHERENCY_BLOCK_EN                                     |       |       |          |   01                             |          |&#13;&#10;| HBC_HBM_ROW_ACCESS_TIMINGS                               | HBC0  | 0     | 0000013d | 01a4071d010439086f               | reg      |&#13;&#10;|   HBM_TRC                                                |       |       |          |   2f                             |          |&#13;&#10;|   HBM_TRAS                                               |       |       |          |   21                             |          |&#13;&#10;|   HBM_TRCDRD                                             |       |       |          |   10                             |          |&#13;&#10;|   HBM_TRCDWR                                             |       |       |          |   0e                             |          |&#13;&#10;|   HBM_TRRDL                                              |       |       |          |   04                             |          |&#13;&#10;|   HBM_TRRDS                                              |       |       |          |   04                             |          |&#13;&#10;|   HBM_TFAW                                               |       |       |          |   10                             |          |&#13;&#10;|   HBM_TRTPL                                              |       |       |          |   07                             |          |&#13;&#10;|   HBM_TRTPS                                              |       |       |          |   07                             |          |&#13;&#10;|   HBM_TRP                                                |       |       |          |   10                             |          |&#13;&#10;|   HBM_TWR                                                |       |       |          |   1a                             |          |&#13;&#10;| HBC_HBM_COLUMN_ACCESS_TIMINGS                            | HBC0  | 0     | 00000140 | 09ce483084                       | reg      |&#13;&#10;|   HBM_TCCDL                                              |       |       |          |   04                             |          |&#13;&#10;|   HBM_TCCDS                                              |       |       |          |   02                             |          |&#13;&#10;|   HBM_TCCDR                                              |       |       |          |   03                             |          |&#13;&#10;|   HBM_TWTRL                                              |       |       |          |   12                             |          |&#13;&#10;|   HBM_TWTRS                                              |       |       |          |   0e                             |          |&#13;&#10;|   HBM_TRTW                                               |       |       |          |   27                             |          |&#13;&#10;| HBC_HBM_REFRESH_TIMINGS                                  | HBC0  | 0     | 00000142 | 00828104                         | reg      |&#13;&#10;|   HBM_TRFC                                               |       |       |          |   0104                           |          |&#13;&#10;|   HBM_TRFCSB                                             |       |       |          |   00a0                           |          |&#13;&#10;|   HBM_TRREFD                                             |       |       |          |   08                             |          |&#13;&#10;| HBC_HBM_GENERAL_TIMINGS                                  | HBC0  | 0     | 00000143 | 03c8                             | reg      |&#13;&#10;|   HBM_TMRD                                               |       |       |          |   08                             |          |&#13;&#10;|   HBM_TMOD                                               |       |       |          |   0f                             |          |&#13;&#10;| HBC_HBM_REFRESH_INTERVALS                                | HBC0  | 0     | 00000144 | 000f0f3c                         | reg      |&#13;&#10;|   HBM_TREFI_N                                            |       |       |          |   0f3c                           |          |&#13;&#10;|   HBM_TREFISB_N                                          |       |       |          |   003c                           |          |&#13;&#10;| HBC_HBM_REFRESH_INTERVALS                                | HBC0  | 1     | 00000145 | 000f0f3c                         | reg      |&#13;&#10;|   HBM_TREFI_N                                            |       |       |          |   0f3c                           |          |&#13;&#10;|   HBM_TREFISB_N                                          |       |       |          |   003c                           |          |&#13;&#10;| HBC_HBM_REFRESH_INTERVALS                                | HBC0  | 2     | 00000146 | 000f0f3c                         | reg      |&#13;&#10;|   HBM_TREFI_N                                            |       |       |          |   0f3c                           |          |&#13;&#10;|   HBM_TREFISB_N                                          |       |       |          |   003c                           |          |&#13;&#10;| HBC_HBM_REFRESH_INTERVALS                                | HBC0  | 3     | 00000147 | 000f0f3c                         | reg      |&#13;&#10;|   HBM_TREFI_N                                            |       |       |          |   0f3c                           |          |&#13;&#10;|   HBM_TREFISB_N                                          |       |       |          |   003c                           |          |&#13;&#10;| HBC_HBM_REFRESH_INTERVALS                                | HBC0  | 4     | 00000148 | 000f0f3c                         | reg      |&#13;&#10;|   HBM_TREFI_N                                            |       |       |          |   0f3c                           |          |&#13;&#10;|   HBM_TREFISB_N                                          |       |       |          |   003c                           |          |&#13;&#10;| HBC_HBM_REFRESH_INTERVALS                                | HBC0  | 5     | 00000149 | 000f0f3c                         | reg      |&#13;&#10;|   HBM_TREFI_N                                            |       |       |          |   0f3c                           |          |&#13;&#10;|   HBM_TREFISB_N                                          |       |       |          |   003c                           |          |&#13;&#10;| HBC_HBM_REFRESH_INTERVALS                                | HBC0  | 6     | 0000014a | 000f0f3c                         | reg      |&#13;&#10;|   HBM_TREFI_N                                            |       |       |          |   0f3c                           |          |&#13;&#10;|   HBM_TREFISB_N                                          |       |       |          |   003c                           |          |&#13;&#10;| HBC_HBM_REFRESH_INTERVALS                                | HBC0  | 7     | 0000014b | 000f0f3c                         | reg      |&#13;&#10;|   HBM_TREFI_N                                            |       |       |          |   0f3c                           |          |&#13;&#10;|   HBM_TREFISB_N                                          |       |       |          |   003c                           |          |&#13;&#10;| HBC_TSM_CONFIG                                           | HBC0  | 0     | 0000014c | 0000810700000000                 | reg      |&#13;&#10;|   TSM_BANK_DISABLE                                       |       |       |          |   00000000                       |          |&#13;&#10;|   TSM_REFRESH_ENABLE                                     |       |       |          |   01                             |          |&#13;&#10;|   TSM_HIGH_PRIORITY_REFRESH_ENABLE                       |       |       |          |   01                             |          |&#13;&#10;|   TSM_HIGH_PRIORITY_REFRESH_NUMBER_OF_BANKS              |       |       |          |   01                             |          |&#13;&#10;|   TSM_EMERGENCY_REFRESH_ENABLE                           |       |       |          |   01                             |          |&#13;&#10;|   TSM_EMERGENCY_REFRESH_START_THRESHOLD                  |       |       |          |   0040                           |          |&#13;&#10;|   TSM_EMERGENCY_REFRESH_STOP_THRESHOLD                   |       |       |          |   0000                           |          |&#13;&#10;| HBC_TSM_READ_WRITE_SWITCH_CONFIG                         | HBC0  | 0     | 0000014e | 0000320c3501088056082082         | reg      |&#13;&#10;|   SWITCH_MIN_BANKS_FOR_USEFUL_BANK_GROUP_WRITE           |       |       |          |   02                             |          |&#13;&#10;|   SWITCH_MIN_BANKS_FOR_USEFUL_BANK_GROUP_READ            |       |       |          |   02                             |          |&#13;&#10;|   SWITCH_MIN_USEFUL_BANK_GROUPS_PER_PSEUDO_CHANNEL_WRITE |       |       |          |   02                             |          |&#13;&#10;|   SWITCH_MIN_USEFUL_BANK_GROUPS_PER_PSEUDO_CHANNEL_READ  |       |       |          |   02                             |          |&#13;&#10;|   SWITCH_BANK_ALMOST_FULL_THRESHOLD                      |       |       |          |   06                             |          |&#13;&#10;|   SWITCH_TO_WRITE_MIN_ALMOST_FULL_BANKS_WRITE            |       |       |          |   05                             |          |&#13;&#10;|   SWITCH_TO_WRITE_MAX_ALMOST_FULL_BANKS_READ             |       |       |          |   20                             |          |&#13;&#10;|   SWITCH_TO_READ_MIN_ALMOST_FULL_BANKS_READ              |       |       |          |   08                             |          |&#13;&#10;|   SWITCH_TO_READ_MAX_ALMOST_FULL_BANKS_WRITE             |       |       |          |   04                             |          |&#13;&#10;|   SWITCH_MAX_PHASE_DURATION                              |       |       |          |   00c350                         |          |&#13;&#10;|   SWITCH_MIN_PHASE_DURATION                              |       |       |          |   000032                         |          |&#13;&#10;| HBC_PIPELINES_COMMAND_PIN_MUX                            | HBC0  | 0     | 0000015b | dcba9876543210                   | reg      |&#13;&#10;|   ROW_COMMAND_PIN_MUX_0                                  |       |       |          |   00                             |          |&#13;&#10;|   ROW_COMMAND_PIN_MUX_1                                  |       |       |          |   01                             |          |&#13;&#10;|   ROW_COMMAND_PIN_MUX_2                                  |       |       |          |   02                             |          |&#13;&#10;|   ROW_COMMAND_PIN_MUX_3                                  |       |       |          |   03                             |          |&#13;&#10;|   ROW_COMMAND_PIN_MUX_4                                  |       |       |          |   04                             |          |&#13;&#10;|   ROW_COMMAND_PIN_MUX_5                                  |       |       |          |   05                             |          |&#13;&#10;|   COLUMN_COMMAND_PIN_MUX_0                               |       |       |          |   06                             |          |&#13;&#10;|   COLUMN_COMMAND_PIN_MUX_1                               |       |       |          |   07                             |          |&#13;&#10;|   COLUMN_COMMAND_PIN_MUX_2                               |       |       |          |   08                             |          |&#13;&#10;|   COLUMN_COMMAND_PIN_MUX_3                               |       |       |          |   09                             |          |&#13;&#10;|   COLUMN_COMMAND_PIN_MUX_4                               |       |       |          |   0a                             |          |&#13;&#10;|   COLUMN_COMMAND_PIN_MUX_5                               |       |       |          |   0b                             |          |&#13;&#10;|   COLUMN_COMMAND_PIN_MUX_6                               |       |       |          |   0c                             |          |&#13;&#10;|   COLUMN_COMMAND_PIN_MUX_7                               |       |       |          |   0d                             |          |&#13;&#10;| HBC_PIPELINES_BANK_REMAPPING                             | HBC0  | 0     | 0000015d | 4688                             | reg      |&#13;&#10;|   PIPELINES_BANK_REMAPPING_BIT_0                         |       |       |          |   00                             |          |&#13;&#10;|   PIPELINES_BANK_REMAPPING_BIT_1                         |       |       |          |   01                             |          |&#13;&#10;|   PIPELINES_BANK_REMAPPING_BIT_2                         |       |       |          |   02                             |          |&#13;&#10;|   PIPELINES_BANK_REMAPPING_BIT_3                         |       |       |          |   03                             |          |&#13;&#10;|   PIPELINES_BANK_REMAPPING_BIT_4                         |       |       |          |   04                             |          |&#13;&#10;| HBC_PIPELINES_PHY_RCMD                                   | HBC0  | 0     | 0000015e | e4                               | reg      |&#13;&#10;|   PHY_RCMD_NOP                                           |       |       |          |   00                             |          |&#13;&#10;|   PHY_RCMD_BL_2                                          |       |       |          |   01                             |          |&#13;&#10;|   PHY_RCMD_BL_4                                          |       |       |          |   02                             |          |&#13;&#10;|   PHY_RCMD_BL_8                                          |       |       |          |   03                             |          |&#13;&#10;| HBC_HBM_CPU_CONTROL                                      | HBC0  | 0     | 0000015f | 0000000000000032                 | reg      |&#13;&#10;|   CK_UI_0                                                |       |       |          |   00                             |          |&#13;&#10;|   CK_UI_1                                                |       |       |          |   01                             |          |&#13;&#10;|   CK_OEN_UI_0                                            |       |       |          |   00                             |          |&#13;&#10;|   CK_OEN_UI_1                                            |       |       |          |   00                             |          |&#13;&#10;|   CKE_UI_0                                               |       |       |          |   01                             |          |&#13;&#10;|   CKE_UI_1                                               |       |       |          |   01                             |          |&#13;&#10;|   C_UI_0                                                 |       |       |          |   00                             |          |&#13;&#10;|   C_UI_1                                                 |       |       |          |   00                             |          |&#13;&#10;|   R_UI_0                                                 |       |       |          |   00                             |          |&#13;&#10;|   R_UI_1                                                 |       |       |          |   00                             |          |&#13;&#10;|   ARFU_UI_0                                              |       |       |          |   00                             |          |&#13;&#10;|   ARFU_UI_1                                              |       |       |          |   00                             |          |&#13;&#10;|   C_R_CKE_ARFU_OEN_UI_0                                  |       |       |          |   00                             |          |&#13;&#10;|   C_R_CKE_ARFU_OEN_UI_1                                  |       |       |          |   00                             |          |&#13;&#10;|   WDQS_UI_0                                              |       |       |          |   00                             |          |&#13;&#10;|   WDQS_UI_1                                              |       |       |          |   00                             |          |&#13;&#10;|   WDQS_OEN_UI_0                                          |       |       |          |   00                             |          |&#13;&#10;|   WDQS_OEN_UI_1                                          |       |       |          |   00                             |          |&#13;&#10;|   TRIGGER_CPU_COMMAND                                    |       |       |          |   00                             |          |&#13;&#10;|   FORCE_CONSTANT_CPU_VALUES                              |       |       |          |   00                             |          |&#13;&#10;|   FORCE_CONSTANT_WDQS_VALUES                             |       |       |          |   00                             |          |&#13;&#10;=====================================================================================================================================&#13;&#10;=======================================================================================&#13;&#10;|                         Channels A-symmetric configuration                          |&#13;&#10;=======================================================================================&#13;&#10;| Object                               | Block | Index | Address  | Value  | Property |&#13;&#10;=======================================================================================&#13;&#10;| HBC_PIPELINES_CONFIG                 | HBC0  | 0     | 0000015a | 05195c | reg      |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR       |       |       |          |   00   |          |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR_VALUE |       |       |          |   00   |          |&#13;&#10;|   WDQS_DELAY                         |       |       |          |   07   |          |&#13;&#10;|   WDQS_LENGTH                        |       |       |          |   05   |          |&#13;&#10;|   WDQS_PULSE_ON_UI                   |       |       |          |   00   |          |&#13;&#10;|   OUTPUT_ENABLE_DELAY                |       |       |          |   06   |          |&#13;&#10;|   OUTPUT_ENABLE_LENGTH               |       |       |          |   04   |          |&#13;&#10;|   COMMAND_PIPE_EXTRA_DELAY           |       |       |          |   02   |          |&#13;&#10;|   PHY_LOOPBACK_MODE                  |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID                     |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID_VALUE               |       |       |          |   00   |          |&#13;&#10;|   FLIP_PSEUDO_CHANNEL                |       |       |          |   00   |          |&#13;&#10;| HBC_PIPELINES_CONFIG                 | HBC1  | 0     | 0000015a | 05195c | reg      |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR       |       |       |          |   00   |          |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR_VALUE |       |       |          |   00   |          |&#13;&#10;|   WDQS_DELAY                         |       |       |          |   07   |          |&#13;&#10;|   WDQS_LENGTH                        |       |       |          |   05   |          |&#13;&#10;|   WDQS_PULSE_ON_UI                   |       |       |          |   00   |          |&#13;&#10;|   OUTPUT_ENABLE_DELAY                |       |       |          |   06   |          |&#13;&#10;|   OUTPUT_ENABLE_LENGTH               |       |       |          |   04   |          |&#13;&#10;|   COMMAND_PIPE_EXTRA_DELAY           |       |       |          |   02   |          |&#13;&#10;|   PHY_LOOPBACK_MODE                  |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID                     |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID_VALUE               |       |       |          |   00   |          |&#13;&#10;|   FLIP_PSEUDO_CHANNEL                |       |       |          |   00   |          |&#13;&#10;| HBC_PIPELINES_CONFIG                 | HBC2  | 0     | 0000015a | 05195c | reg      |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR       |       |       |          |   00   |          |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR_VALUE |       |       |          |   00   |          |&#13;&#10;|   WDQS_DELAY                         |       |       |          |   07   |          |&#13;&#10;|   WDQS_LENGTH                        |       |       |          |   05   |          |&#13;&#10;|   WDQS_PULSE_ON_UI                   |       |       |          |   00   |          |&#13;&#10;|   OUTPUT_ENABLE_DELAY                |       |       |          |   06   |          |&#13;&#10;|   OUTPUT_ENABLE_LENGTH               |       |       |          |   04   |          |&#13;&#10;|   COMMAND_PIPE_EXTRA_DELAY           |       |       |          |   02   |          |&#13;&#10;|   PHY_LOOPBACK_MODE                  |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID                     |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID_VALUE               |       |       |          |   00   |          |&#13;&#10;|   FLIP_PSEUDO_CHANNEL                |       |       |          |   00   |          |&#13;&#10;| HBC_PIPELINES_CONFIG                 | HBC3  | 0     | 0000015a | 05195c | reg      |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR       |       |       |          |   00   |          |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR_VALUE |       |       |          |   00   |          |&#13;&#10;|   WDQS_DELAY                         |       |       |          |   07   |          |&#13;&#10;|   WDQS_LENGTH                        |       |       |          |   05   |          |&#13;&#10;|   WDQS_PULSE_ON_UI                   |       |       |          |   00   |          |&#13;&#10;|   OUTPUT_ENABLE_DELAY                |       |       |          |   06   |          |&#13;&#10;|   OUTPUT_ENABLE_LENGTH               |       |       |          |   04   |          |&#13;&#10;|   COMMAND_PIPE_EXTRA_DELAY           |       |       |          |   02   |          |&#13;&#10;|   PHY_LOOPBACK_MODE                  |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID                     |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID_VALUE               |       |       |          |   00   |          |&#13;&#10;|   FLIP_PSEUDO_CHANNEL                |       |       |          |   00   |          |&#13;&#10;| HBC_PIPELINES_CONFIG                 | HBC4  | 0     | 0000015a | 05195c | reg      |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR       |       |       |          |   00   |          |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR_VALUE |       |       |          |   00   |          |&#13;&#10;|   WDQS_DELAY                         |       |       |          |   07   |          |&#13;&#10;|   WDQS_LENGTH                        |       |       |          |   05   |          |&#13;&#10;|   WDQS_PULSE_ON_UI                   |       |       |          |   00   |          |&#13;&#10;|   OUTPUT_ENABLE_DELAY                |       |       |          |   06   |          |&#13;&#10;|   OUTPUT_ENABLE_LENGTH               |       |       |          |   04   |          |&#13;&#10;|   COMMAND_PIPE_EXTRA_DELAY           |       |       |          |   02   |          |&#13;&#10;|   PHY_LOOPBACK_MODE                  |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID                     |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID_VALUE               |       |       |          |   00   |          |&#13;&#10;|   FLIP_PSEUDO_CHANNEL                |       |       |          |   00   |          |&#13;&#10;| HBC_PIPELINES_CONFIG                 | HBC5  | 0     | 0000015a | 05195c | reg      |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR       |       |       |          |   00   |          |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR_VALUE |       |       |          |   00   |          |&#13;&#10;|   WDQS_DELAY                         |       |       |          |   07   |          |&#13;&#10;|   WDQS_LENGTH                        |       |       |          |   05   |          |&#13;&#10;|   WDQS_PULSE_ON_UI                   |       |       |          |   00   |          |&#13;&#10;|   OUTPUT_ENABLE_DELAY                |       |       |          |   06   |          |&#13;&#10;|   OUTPUT_ENABLE_LENGTH               |       |       |          |   04   |          |&#13;&#10;|   COMMAND_PIPE_EXTRA_DELAY           |       |       |          |   02   |          |&#13;&#10;|   PHY_LOOPBACK_MODE                  |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID                     |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID_VALUE               |       |       |          |   00   |          |&#13;&#10;|   FLIP_PSEUDO_CHANNEL                |       |       |          |   00   |          |&#13;&#10;| HBC_PIPELINES_CONFIG                 | HBC6  | 0     | 0000015a | 05195c | reg      |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR       |       |       |          |   00   |          |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR_VALUE |       |       |          |   00   |          |&#13;&#10;|   WDQS_DELAY                         |       |       |          |   07   |          |&#13;&#10;|   WDQS_LENGTH                        |       |       |          |   05   |          |&#13;&#10;|   WDQS_PULSE_ON_UI                   |       |       |          |   00   |          |&#13;&#10;|   OUTPUT_ENABLE_DELAY                |       |       |          |   06   |          |&#13;&#10;|   OUTPUT_ENABLE_LENGTH               |       |       |          |   04   |          |&#13;&#10;|   COMMAND_PIPE_EXTRA_DELAY           |       |       |          |   02   |          |&#13;&#10;|   PHY_LOOPBACK_MODE                  |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID                     |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID_VALUE               |       |       |          |   00   |          |&#13;&#10;|   FLIP_PSEUDO_CHANNEL                |       |       |          |   00   |          |&#13;&#10;| HBC_PIPELINES_CONFIG                 | HBC7  | 0     | 0000015a | 05195c | reg      |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR       |       |       |          |   00   |          |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR_VALUE |       |       |          |   00   |          |&#13;&#10;|   WDQS_DELAY                         |       |       |          |   07   |          |&#13;&#10;|   WDQS_LENGTH                        |       |       |          |   05   |          |&#13;&#10;|   WDQS_PULSE_ON_UI                   |       |       |          |   00   |          |&#13;&#10;|   OUTPUT_ENABLE_DELAY                |       |       |          |   06   |          |&#13;&#10;|   OUTPUT_ENABLE_LENGTH               |       |       |          |   04   |          |&#13;&#10;|   COMMAND_PIPE_EXTRA_DELAY           |       |       |          |   02   |          |&#13;&#10;|   PHY_LOOPBACK_MODE                  |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID                     |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID_VALUE               |       |       |          |   00   |          |&#13;&#10;|   FLIP_PSEUDO_CHANNEL                |       |       |          |   00   |          |&#13;&#10;| HBC_PIPELINES_CONFIG                 | HBC8  | 0     | 0000015a | 85195c | reg      |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR       |       |       |          |   00   |          |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR_VALUE |       |       |          |   00   |          |&#13;&#10;|   WDQS_DELAY                         |       |       |          |   07   |          |&#13;&#10;|   WDQS_LENGTH                        |       |       |          |   05   |          |&#13;&#10;|   WDQS_PULSE_ON_UI                   |       |       |          |   00   |          |&#13;&#10;|   OUTPUT_ENABLE_DELAY                |       |       |          |   06   |          |&#13;&#10;|   OUTPUT_ENABLE_LENGTH               |       |       |          |   04   |          |&#13;&#10;|   COMMAND_PIPE_EXTRA_DELAY           |       |       |          |   02   |          |&#13;&#10;|   PHY_LOOPBACK_MODE                  |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID                     |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID_VALUE               |       |       |          |   00   |          |&#13;&#10;|   FLIP_PSEUDO_CHANNEL                |       |       |          |   01   |          |&#13;&#10;| HBC_PIPELINES_CONFIG                 | HBC9  | 0     | 0000015a | 85195c | reg      |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR       |       |       |          |   00   |          |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR_VALUE |       |       |          |   00   |          |&#13;&#10;|   WDQS_DELAY                         |       |       |          |   07   |          |&#13;&#10;|   WDQS_LENGTH                        |       |       |          |   05   |          |&#13;&#10;|   WDQS_PULSE_ON_UI                   |       |       |          |   00   |          |&#13;&#10;|   OUTPUT_ENABLE_DELAY                |       |       |          |   06   |          |&#13;&#10;|   OUTPUT_ENABLE_LENGTH               |       |       |          |   04   |          |&#13;&#10;|   COMMAND_PIPE_EXTRA_DELAY           |       |       |          |   02   |          |&#13;&#10;|   PHY_LOOPBACK_MODE                  |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID                     |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID_VALUE               |       |       |          |   00   |          |&#13;&#10;|   FLIP_PSEUDO_CHANNEL                |       |       |          |   01   |          |&#13;&#10;| HBC_PIPELINES_CONFIG                 | HBC10 | 0     | 0000015a | 85195c | reg      |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR       |       |       |          |   00   |          |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR_VALUE |       |       |          |   00   |          |&#13;&#10;|   WDQS_DELAY                         |       |       |          |   07   |          |&#13;&#10;|   WDQS_LENGTH                        |       |       |          |   05   |          |&#13;&#10;|   WDQS_PULSE_ON_UI                   |       |       |          |   00   |          |&#13;&#10;|   OUTPUT_ENABLE_DELAY                |       |       |          |   06   |          |&#13;&#10;|   OUTPUT_ENABLE_LENGTH               |       |       |          |   04   |          |&#13;&#10;|   COMMAND_PIPE_EXTRA_DELAY           |       |       |          |   02   |          |&#13;&#10;|   PHY_LOOPBACK_MODE                  |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID                     |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID_VALUE               |       |       |          |   00   |          |&#13;&#10;|   FLIP_PSEUDO_CHANNEL                |       |       |          |   01   |          |&#13;&#10;| HBC_PIPELINES_CONFIG                 | HBC11 | 0     | 0000015a | 85195c | reg      |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR       |       |       |          |   00   |          |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR_VALUE |       |       |          |   00   |          |&#13;&#10;|   WDQS_DELAY                         |       |       |          |   07   |          |&#13;&#10;|   WDQS_LENGTH                        |       |       |          |   05   |          |&#13;&#10;|   WDQS_PULSE_ON_UI                   |       |       |          |   00   |          |&#13;&#10;|   OUTPUT_ENABLE_DELAY                |       |       |          |   06   |          |&#13;&#10;|   OUTPUT_ENABLE_LENGTH               |       |       |          |   04   |          |&#13;&#10;|   COMMAND_PIPE_EXTRA_DELAY           |       |       |          |   02   |          |&#13;&#10;|   PHY_LOOPBACK_MODE                  |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID                     |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID_VALUE               |       |       |          |   00   |          |&#13;&#10;|   FLIP_PSEUDO_CHANNEL                |       |       |          |   01   |          |&#13;&#10;| HBC_PIPELINES_CONFIG                 | HBC12 | 0     | 0000015a | 85195c | reg      |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR       |       |       |          |   00   |          |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR_VALUE |       |       |          |   00   |          |&#13;&#10;|   WDQS_DELAY                         |       |       |          |   07   |          |&#13;&#10;|   WDQS_LENGTH                        |       |       |          |   05   |          |&#13;&#10;|   WDQS_PULSE_ON_UI                   |       |       |          |   00   |          |&#13;&#10;|   OUTPUT_ENABLE_DELAY                |       |       |          |   06   |          |&#13;&#10;|   OUTPUT_ENABLE_LENGTH               |       |       |          |   04   |          |&#13;&#10;|   COMMAND_PIPE_EXTRA_DELAY           |       |       |          |   02   |          |&#13;&#10;|   PHY_LOOPBACK_MODE                  |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID                     |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID_VALUE               |       |       |          |   00   |          |&#13;&#10;|   FLIP_PSEUDO_CHANNEL                |       |       |          |   01   |          |&#13;&#10;| HBC_PIPELINES_CONFIG                 | HBC13 | 0     | 0000015a | 85195c | reg      |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR       |       |       |          |   00   |          |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR_VALUE |       |       |          |   00   |          |&#13;&#10;|   WDQS_DELAY                         |       |       |          |   07   |          |&#13;&#10;|   WDQS_LENGTH                        |       |       |          |   05   |          |&#13;&#10;|   WDQS_PULSE_ON_UI                   |       |       |          |   00   |          |&#13;&#10;|   OUTPUT_ENABLE_DELAY                |       |       |          |   06   |          |&#13;&#10;|   OUTPUT_ENABLE_LENGTH               |       |       |          |   04   |          |&#13;&#10;|   COMMAND_PIPE_EXTRA_DELAY           |       |       |          |   02   |          |&#13;&#10;|   PHY_LOOPBACK_MODE                  |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID                     |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID_VALUE               |       |       |          |   00   |          |&#13;&#10;|   FLIP_PSEUDO_CHANNEL                |       |       |          |   01   |          |&#13;&#10;| HBC_PIPELINES_CONFIG                 | HBC14 | 0     | 0000015a | 85195c | reg      |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR       |       |       |          |   00   |          |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR_VALUE |       |       |          |   00   |          |&#13;&#10;|   WDQS_DELAY                         |       |       |          |   07   |          |&#13;&#10;|   WDQS_LENGTH                        |       |       |          |   05   |          |&#13;&#10;|   WDQS_PULSE_ON_UI                   |       |       |          |   00   |          |&#13;&#10;|   OUTPUT_ENABLE_DELAY                |       |       |          |   06   |          |&#13;&#10;|   OUTPUT_ENABLE_LENGTH               |       |       |          |   04   |          |&#13;&#10;|   COMMAND_PIPE_EXTRA_DELAY           |       |       |          |   02   |          |&#13;&#10;|   PHY_LOOPBACK_MODE                  |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID                     |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID_VALUE               |       |       |          |   00   |          |&#13;&#10;|   FLIP_PSEUDO_CHANNEL                |       |       |          |   01   |          |&#13;&#10;| HBC_PIPELINES_CONFIG                 | HBC15 | 0     | 0000015a | 85195c | reg      |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR       |       |       |          |   00   |          |&#13;&#10;|   PIPELINES_MUX_FORCE_SELECTOR_VALUE |       |       |          |   00   |          |&#13;&#10;|   WDQS_DELAY                         |       |       |          |   07   |          |&#13;&#10;|   WDQS_LENGTH                        |       |       |          |   05   |          |&#13;&#10;|   WDQS_PULSE_ON_UI                   |       |       |          |   00   |          |&#13;&#10;|   OUTPUT_ENABLE_DELAY                |       |       |          |   06   |          |&#13;&#10;|   OUTPUT_ENABLE_LENGTH               |       |       |          |   04   |          |&#13;&#10;|   COMMAND_PIPE_EXTRA_DELAY           |       |       |          |   02   |          |&#13;&#10;|   PHY_LOOPBACK_MODE                  |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID                     |       |       |          |   00   |          |&#13;&#10;|   FORCE_STACK_ID_VALUE               |       |       |          |   00   |          |&#13;&#10;|   FLIP_PSEUDO_CHANNEL                |       |       |          |   01   |          |&#13;&#10;=======================================================================================&#13;&#10;=============================================================================================================================================================================&#13;&#10;|                                                                    Controller symmetric configuration                                                     |&#13;&#10;=============================================================================================================================================================================&#13;&#10;| Object                                                           | Block | Index | Address  | Value                                                            | Property |&#13;&#10;=============================================================================================================================================================================&#13;&#10;| HBMC_HBM_PLL_CONFIG                                              | HBMC0 | 0     | 00000100 | 01800802960400027e0100804020100c00000432001800000000000000000050 | reg      |&#13;&#10;|   HBMC_HBM_PLL_CONFIG: part(1)                                   |       |       |          |   2001                                                           |          |&#13;&#10;|   HBM_PLL_RESETB                                                 |       |       |          |   01                                                             |          |&#13;&#10;|   HBM_PLL_KA                                                     |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_KI                                                     |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_KP                                                     |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_PDIV                                                   |       |       |          |   02                                                             |          |&#13;&#10;|   HBM_PLL_NDIV_INT                                               |       |       |          |   0050                                                           |          |&#13;&#10;|   HBM_PLL_SSC_MODE                                               |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_SSC_LIMIT                                              |       |       |          |   00000000                                                       |          |&#13;&#10;|   HBM_PLL_SSC_STEP                                               |       |       |          |   0000                                                           |          |&#13;&#10;|   HBM_PLL_DCO_BYPASS                                             |       |       |          |   0000                                                           |          |&#13;&#10;|   HBM_PLL_DCO_BYPASS_EN                                          |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_STAT_RESET                                             |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_STAT_UPDATE                                            |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_STAT_SELECT                                            |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_STAT_MODE                                              |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_PWM_RATE                                               |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_VCO_FB_DIV_2                                           |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_FAST_LOCK                                              |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_NDIV_RELOCK                                            |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_RESERVED                                               |       |       |          |   0030                                                           |          |&#13;&#10;|   HBM_PLL_SSC_DOWNSPREAD                                         |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_FREFEFF_INFO                                           |       |       |          |   32                                                             |          |&#13;&#10;|   HBM_PLL_EXTRA_SETTLING                                         |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_INIT_WITH_BYPASS                                       |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_RANGE_SELECTION                                        |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_ISO_INANDOUT_AON                                       |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_PWRON_PLL_AON                                          |       |       |          |   01                                                             |          |&#13;&#10;|   HBM_PLL_NDIV_P                                                 |       |       |          |   0000                                                           |          |&#13;&#10;|   HBM_PLL_NDIV_Q                                                 |       |       |          |   0000                                                           |          |&#13;&#10;|   HBM_PLL_NDIV_FRAC_MODE_SEL                                     |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_LOCK_LOST_CLR                                          |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_DISABLE_EXTRA_POSTDIVISION                             |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_POR_ENABLE                                             |       |       |          |   01                                                             |          |&#13;&#10;|   HBM_PLL_CH_0_MDIV                                              |       |       |          |   0001                                                           |          |&#13;&#10;|   HBM_PLL_CH_1_MDIV                                              |       |       |          |   0001                                                           |          |&#13;&#10;|   HBM_PLL_CH_2_MDIV                                              |       |       |          |   0001                                                           |          |&#13;&#10;|   HBM_PLL_CH_3_MDIV                                              |       |       |          |   0001                                                           |          |&#13;&#10;|   HBM_PLL_CH_4_MDIV                                              |       |       |          |   0001                                                           |          |&#13;&#10;|   HBM_PLL_CH_5_MDIV                                              |       |       |          |   0001                                                           |          |&#13;&#10;|   HBM_PLL_CH_ENABLEB                                             |       |       |          |   3f                                                             |          |&#13;&#10;|   HBM_PLL_CH_BYP_EN                                              |       |       |          |   04                                                             |          |&#13;&#10;|   HBM_PLL_CH_MDEL                                                |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_POST_HOLD_ALL                                          |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_CH_HOLD                                                |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_AUX_POST_MDIV                                          |       |       |          |   01                                                             |          |&#13;&#10;|   HBM_PLL_AUX_POST_BYP_EN                                        |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_AUX_POST_BYP_CLK                                       |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_LDO_ANALOG                                             |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_32K_REFCLOCK_SEL                                       |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_POST_RST_HOLD_SEL                                      |       |       |          |   03                                                             |          |&#13;&#10;|   HBM_PLL_AUX_POST_ENABLEB                                       |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_POST_RESETB                                            |       |       |          |   01                                                             |          |&#13;&#10;|   HBM_PLL_AUX_POST_HOLD                                          |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_FBCLK                                                  |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_AUX_POST_DIFFCMOS_EN                                   |       |       |          |   01                                                             |          |&#13;&#10;|   HBM_PLL_FB_EN                                                  |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_PWRON_LDO_POSTDIV_AON                                  |       |       |          |   01                                                             |          |&#13;&#10;|   HBM_PLL_LOCK_COUNTS_CTRL                                       |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_EXT_EXTRADIV                                           |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_DISABLE_SMOOTHER                                       |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_PROG_FBSLEW_CTRL                                       |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_PROG_SMTH_ADD_SUB                                      |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_DISABLE_WDT_RESET                                      |       |       |          |   01                                                             |          |&#13;&#10;|   HBM_PLL_LDO_DCORE                                              |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_LDO_POSTDIV                                            |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_UPSHIFTDCO                                             |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_DOWNSHIFTDCO                                           |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_CTRL_DCPROBE_OUT                                       |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_DIV2_DIV4_ON                                           |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_AUTOCONFIGON_NDIVUPDATE                                |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_PWRON_LDO_ANALOG_AON                                   |       |       |          |   01                                                             |          |&#13;&#10;|   HBM_PLL_PWRON_LDO_DCORE_AON                                    |       |       |          |   01                                                             |          |&#13;&#10;|   HBM_PLL_LDO_STB                                                |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PLL_LOCK_PHASE_DETECTOR                                    |       |       |          |   00                                                             |          |&#13;&#10;| HBMC_HBM_RESET_CONTROL                                           | HBMC0 | 0     | 0000010a | 13                                                               | reg      |&#13;&#10;|   HBM_RESET_N_UI_0                                               |       |       |          |   01                                                             |          |&#13;&#10;|   HBM_RESET_N_UI_1                                               |       |       |          |   01                                                             |          |&#13;&#10;|   MASK_PMX_CATTRIP_INDICATION                                    |       |       |          |   00                                                             |          |&#13;&#10;|   FORCE_PMX_CATTRIP_INDICATION                                   |       |       |          |   00                                                             |          |&#13;&#10;|   MASK_HBM_TEMP_CHANGE_INDICATION                                |       |       |          |   01                                                             |          |&#13;&#10;| HBMC_HBM_PHY_CONTROL                                             | HBMC0 | 0     | 0000010b | 00                                                               | reg      |&#13;&#10;|   HBM_PHY_IDDQ                                                   |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PHY_ILM_MODE                                               |       |       |          |   00                                                             |          |&#13;&#10;|   HBM_PHY_LOOPBACK                                               |       |       |          |   00                                                             |          |&#13;&#10;| HBMC_HBM_PHY_CHANNEL_CONTROL                                     | HBMC0 | 0     | 0000010c | 03                                                               | reg      |&#13;&#10;|   HBM_PHY_CH_RESET_N_N                                           |       |       |          |   01                                                             |          |&#13;&#10;|   HBM_PHY_CH_WRITE_FIFO_ENABLE_N                                 |       |       |          |   01                                                             |          |&#13;&#10;| HBMC_HBM_PHY_CHANNEL_CONTROL                                     | HBMC0 | 1     | 0000010d | 03                                                               | reg      |&#13;&#10;|   HBM_PHY_CH_RESET_N_N                                           |       |       |          |   01                                                             |          |&#13;&#10;|   HBM_PHY_CH_WRITE_FIFO_ENABLE_N                                 |       |       |          |   01                                                             |          |&#13;&#10;| HBMC_HBM_PHY_CHANNEL_CONTROL                                     | HBMC0 | 2     | 0000010e | 03                                                               | reg      |&#13;&#10;|   HBM_PHY_CH_RESET_N_N                                           |       |       |          |   01                                                             |          |&#13;&#10;|   HBM_PHY_CH_WRITE_FIFO_ENABLE_N                                 |       |       |          |   01                                                             |          |&#13;&#10;| HBMC_HBM_PHY_CHANNEL_CONTROL                                     | HBMC0 | 3     | 0000010f | 03                                                               | reg      |&#13;&#10;|   HBM_PHY_CH_RESET_N_N                                           |       |       |          |   01                                                             |          |&#13;&#10;|   HBM_PHY_CH_WRITE_FIFO_ENABLE_N                                 |       |       |          |   01                                                             |          |&#13;&#10;| HBMC_HBM_PHY_CHANNEL_CONTROL                                     | HBMC0 | 4     | 00000110 | 03                                                               | reg      |&#13;&#10;|   HBM_PHY_CH_RESET_N_N                                           |       |       |          |   01                                                             |          |&#13;&#10;|   HBM_PHY_CH_WRITE_FIFO_ENABLE_N                                 |       |       |          |   01                                                             |          |&#13;&#10;| HBMC_HBM_PHY_CHANNEL_CONTROL                                     | HBMC0 | 5     | 00000111 | 03                                                               | reg      |&#13;&#10;|   HBM_PHY_CH_RESET_N_N                                           |       |       |          |   01                                                             |          |&#13;&#10;|   HBM_PHY_CH_WRITE_FIFO_ENABLE_N                                 |       |       |          |   01                                                             |          |&#13;&#10;| HBMC_HBM_PHY_CHANNEL_CONTROL                                     | HBMC0 | 6     | 00000112 | 03                                                               | reg      |&#13;&#10;|   HBM_PHY_CH_RESET_N_N                                           |       |       |          |   01                                                             |          |&#13;&#10;|   HBM_PHY_CH_WRITE_FIFO_ENABLE_N                                 |       |       |          |   01                                                             |          |&#13;&#10;| HBMC_HBM_PHY_CHANNEL_CONTROL                                     | HBMC0 | 7     | 00000113 | 03                                                               | reg      |&#13;&#10;|   HBM_PHY_CH_RESET_N_N                                           |       |       |          |   01                                                             |          |&#13;&#10;|   HBM_PHY_CH_WRITE_FIFO_ENABLE_N                                 |       |       |          |   01                                                             |          |&#13;&#10;| HBMC_HBM_PHY_CHANNEL_CONTROL                                     | HBMC0 | 8     | 00000114 | 03                                                               | reg      |&#13;&#10;|   HBM_PHY_CH_RESET_N_N                                           |       |       |          |   01                                                             |          |&#13;&#10;|   HBM_PHY_CH_WRITE_FIFO_ENABLE_N                                 |       |       |          |   01                                                             |          |&#13;&#10;| TDU_WRITE_REQUEST_PATH_CONFIG                                    | TDU0  | 0     | 00000100 | 0000000101                                                       | reg      |&#13;&#10;|   WRITE_REQUEST_PATH_ENABLE                                      |       |       |          |   01                                                             |          |&#13;&#10;|   WRITE_REQUEST_RXI_DEPTH                                        |       |       |          |   00000080                                                       |          |&#13;&#10;|   WRITE_REQUEST_CHANNEL_FOR_PER_BANK_COUNT                       |       |       |          |   00                                                             |          |&#13;&#10;| TDU_READ_REQUEST_PATH_CONFIG                                     | TDU0  | 0     | 0000014f | 0600000101                                                       | reg      |&#13;&#10;|   READ_REQUEST_PATH_ENABLE                                       |       |       |          |   01                                                             |          |&#13;&#10;|   READ_REQUEST_RXI_DEPTH                                         |       |       |          |   00000080                                                       |          |&#13;&#10;|   READ_REQUEST_COHERENCY_ENABLE                                  |       |       |          |   01                                                             |          |&#13;&#10;|   USE_DDP_COHERENCY_INCREMENT                                    |       |       |          |   01                                                             |          |&#13;&#10;|   READ_REQUEST_CHANNEL_FOR_PER_BANK_COUNT                        |       |       |          |   00                                                             |          |&#13;&#10;| TDU_READ_DATA_PATH_CONFIG                                        | TDU0  | 0     | 0000019f | 0006000003                                                       | reg      |&#13;&#10;|   READ_DATA_PATH_ENABLE                                          |       |       |          |   01                                                             |          |&#13;&#10;|   CHANNEL_ORDER_FIFO_IRDY_TH                                     |       |       |          |   0001                                                           |          |&#13;&#10;|   READ_DATA_TXI_IRDY_TH                                          |       |       |          |   00                                                             |          |&#13;&#10;|   READ_DATA_RING_0_EXTRA_DELAY                                   |       |       |          |   0c                                                             |          |&#13;&#10;|   READ_DATA_RING_1_EXTRA_DELAY                                   |       |       |          |   00                                                             |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 0     | 000001a9 | 00000021                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   00000021                                                       |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 1     | 000001aa | 00400002                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   00400002                                                       |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 2     | 000001ab | 00800004                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   00800004                                                       |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 3     | 000001ac | 00004008                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   00004008                                                       |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 4     | 000001ad | 00000041                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   00000041                                                       |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 5     | 000001ae | 00008008                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   00008008                                                       |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 6     | 000001af | 00010004                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   00010004                                                       |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 7     | 000001b0 | 00020002                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   00020002                                                       |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 8     | 000001b1 | 00000011                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   00000011                                                       |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 9     | 000001b2 | 00000080                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   00000080                                                       |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 10    | 000001b3 | 00000100                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   00000100                                                       |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 11    | 000001b4 | 00000200                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   00000200                                                       |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 12    | 000001b5 | 00000400                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   00000400                                                       |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 13    | 000001b6 | 00000800                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   00000800                                                       |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 14    | 000001b7 | 00001000                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   00001000                                                       |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 15    | 000001b8 | 00002000                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   00002000                                                       |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 16    | 000001b9 | 00000001                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   00000001                                                       |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 17    | 000001ba | 00000002                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   00000002                                                       |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 18    | 000001bb | 00000004                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   00000004                                                       |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 19    | 000001bc | 00000008                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   00000008                                                       |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 20    | 000001bd | 00040000                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   00040000                                                       |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 21    | 000001be | 00080000                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   00080000                                                       |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 22    | 000001bf | 00100000                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   00100000                                                       |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 23    | 000001c0 | 00000000                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   00000000                                                       |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 24    | 000001c1 | 00200000                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   00200000                                                       |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 25    | 000001c2 | 01000000                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   01000000                                                       |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 26    | 000001c3 | 00000000                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   00000000                                                       |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 27    | 000001c4 | 00000000                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   00000000                                                       |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 28    | 000001c5 | 00000000                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   00000000                                                       |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_MATRIX                                   | TDU0  | 29    | 000001c6 | 00000000                                                         | reg      |&#13;&#10;|   ADDRESS_TRANSLATION_MATRIX                                     |       |       |          |   00000000                                                       |          |&#13;&#10;| TDU_DRAM_BLOCKED_CONFIG                                          | TDU0  | 0     | 000001c7 | 040000000000c800000003e8001f400000010080403e8001f400000200080020 | reg      |&#13;&#10;|   TDU_DRAM_BLOCKED_CONFIG: part(1)                               |       |       |          |   006402080604251c024540238c002711                               |          |&#13;&#10;|   DRAM_BLOCKED_ENABLE                                            |       |       |          |   01                                                             |          |&#13;&#10;|   DRAM_BLOCKED_LEAKY_BUCKET_WINDOW_SIZE                          |       |       |          |   001388                                                         |          |&#13;&#10;|   DRAM_BLOCKED_WRITE_PLUS_READ_LEAKY_BUCKET_INCREMENT_THRESHOLD_ |       |       |          |   011c60                                                         |          |&#13;&#10;|   DRAM_BLOCKED_WRITE_PLUS_READ_LEAKY_BUCKET_INCREMENT_THRESHOLD_ |       |       |          |   0122a0                                                         |          |&#13;&#10;|   DRAM_BLOCKED_WRITE_PLUS_READ_LEAKY_BUCKET_INCREMENT_THRESHOLD_ |       |       |          |   0128e0                                                         |          |&#13;&#10;|   DRAM_BLOCKED_WRITE_PLUS_READ_LEAKY_BUCKET_INCREMENT_SIZE_0     |       |       |          |   02                                                             |          |&#13;&#10;|   DRAM_BLOCKED_WRITE_PLUS_READ_LEAKY_BUCKET_INCREMENT_SIZE_1     |       |       |          |   03                                                             |          |&#13;&#10;|   DRAM_BLOCKED_WRITE_PLUS_READ_LEAKY_BUCKET_INCREMENT_SIZE_2     |       |       |          |   04                                                             |          |&#13;&#10;|   DRAM_BLOCKED_WRITE_PLUS_READ_LEAKY_BUCKET_DECREMENT_SIZE       |       |       |          |   01                                                             |          |&#13;&#10;|   DRAM_BLOCKED_WRITE_PLUS_READ_LEAKY_BUCKET_FULL_SIZE            |       |       |          |   0032                                                           |          |&#13;&#10;|   DRAM_BLOCKED_WRITE_PLUS_READ_LEAKY_BUCKET_ASSERT_THRESHOLD     |       |       |          |   0010                                                           |          |&#13;&#10;|   DRAM_BLOCKED_WRITE_PLUS_READ_LEAKY_BUCKET_DEASSERT_THRESHOLD   |       |       |          |   0004                                                           |          |&#13;&#10;|   DRAM_BLOCKED_WRITE_PLUS_READ_LEAKY_BUCKET_RESET_ON_DEASSERT    |       |       |          |   01                                                             |          |&#13;&#10;|   DRAM_BLOCKED_WRITE_MINUS_READ_LEAKY_BUCKET_INCREMENT_THRESHOLD | 0     |       |          |   000000                                                         |          |&#13;&#10;|   DRAM_BLOCKED_WRITE_MINUS_READ_LEAKY_BUCKET_INCREMENT_THRESHOLD | 1     |       |          |   0007d0                                                         |          |&#13;&#10;|   DRAM_BLOCKED_WRITE_MINUS_READ_LEAKY_BUCKET_INCREMENT_THRESHOLD | 2     |       |          |   000fa0                                                         |          |&#13;&#10;|   DRAM_BLOCKED_WRITE_MINUS_READ_LEAKY_BUCKET_INCREMENT_SIZE_0    |       |       |          |   01                                                             |          |&#13;&#10;|   DRAM_BLOCKED_WRITE_MINUS_READ_LEAKY_BUCKET_INCREMENT_SIZE_1    |       |       |          |   02                                                             |          |&#13;&#10;|   DRAM_BLOCKED_WRITE_MINUS_READ_LEAKY_BUCKET_INCREMENT_SIZE_2    |       |       |          |   04                                                             |          |&#13;&#10;|   DRAM_BLOCKED_WRITE_MINUS_READ_LEAKY_BUCKET_DECREMENT_THRESHOLD | 0     |       |          |   000000                                                         |          |&#13;&#10;|   DRAM_BLOCKED_WRITE_MINUS_READ_LEAKY_BUCKET_DECREMENT_THRESHOLD | 1     |       |          |   0007d0                                                         |          |&#13;&#10;|   DRAM_BLOCKED_WRITE_MINUS_READ_LEAKY_BUCKET_DECREMENT_THRESHOLD | 2     |       |          |   000fa0                                                         |          |&#13;&#10;|   DRAM_BLOCKED_WRITE_MINUS_READ_LEAKY_BUCKET_DECREMENT_SIZE_0    |       |       |          |   00                                                             |          |&#13;&#10;|   DRAM_BLOCKED_WRITE_MINUS_READ_LEAKY_BUCKET_DECREMENT_SIZE_1    |       |       |          |   00                                                             |          |&#13;&#10;|   DRAM_BLOCKED_WRITE_MINUS_READ_LEAKY_BUCKET_DECREMENT_SIZE_2    |       |       |          |   00                                                             |          |&#13;&#10;|   DRAM_BLOCKED_WRITE_MINUS_READ_LEAKY_BUCKET_FULL_SIZE           |       |       |          |   0032                                                           |          |&#13;&#10;|   DRAM_BLOCKED_WRITE_MINUS_READ_LEAKY_BUCKET_ASSERT_THRESHOLD    |       |       |          |   0000                                                           |          |&#13;&#10;|   DRAM_BLOCKED_WRITE_MINUS_READ_LEAKY_BUCKET_DEASSERT_THRESHOLD  |       |       |          |   0000                                                           |          |&#13;&#10;|   DRAM_BLOCKED_WRITE_MINUS_READ_LEAKY_BUCKET_RESET_ON_DEASSERT   |       |       |          |   01                                                             |          |&#13;&#10;=============================================================================================================================================================================&#13;&#10;================================================================================&#13;&#10;|                     Controller A-symmetric configuration                     |&#13;&#10;================================================================================&#13;&#10;| Object                         | Block | Index | Address  | Value | Property |&#13;&#10;================================================================================&#13;&#10;| TDU_ADDRESS_TRANSLATION_CONFIG | TDU0  | 0     | 000001a8 | 00    | reg      |&#13;&#10;|   DATA_SOURCE_ID               |       |       |          |   00  |          |&#13;&#10;| TDU_ADDRESS_TRANSLATION_CONFIG | TDU1  | 0     | 000001a8 | 01    | reg      |&#13;&#10;|   DATA_SOURCE_ID               |       |       |          |   01  |          |&#13;&#10;================================================================================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM DeBuG EYEScan dram=0 channel=5 type=all">DRAM DeBuG EYEScan dram=0 channel=5 type=all</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM DeBuG StaTuS rate=0">DRAM DeBuG StaTuS rate=0</a></h5>
        <textarea cols='180' rows='1033' >===========================================================================&#13;&#10;|                      Channels interrupt registers                       |&#13;&#10;===========================================================================&#13;&#10;| Object                    | Block | Index | Address  | Value | Property |&#13;&#10;===========================================================================&#13;&#10;| HBC_INTERRUPT_REGISTER    | HBC0  | 0     | 00000000 | 06    | reg      |&#13;&#10;|   ERROR_ECC               |       |       |          |   00  |          |&#13;&#10;|   HBM_ECC_DETECTED_ERROR  |       |       |          |   01  |          |&#13;&#10;|   HBM_ECC_CORRECTED_ERROR |       |       |          |   01  |          |&#13;&#10;|   DSI_ERROR               |       |       |          |   00  |          |&#13;&#10;|   RDR_ERROR               |       |       |          |   00  |          |&#13;&#10;|   PIPELINES_ERROR         |       |       |          |   00  |          |&#13;&#10;| HBC_INTERRUPT_REGISTER    | HBC5  | 0     | 00000000 | 06    | reg      |&#13;&#10;|   ERROR_ECC               |       |       |          |   00  |          |&#13;&#10;|   HBM_ECC_DETECTED_ERROR  |       |       |          |   01  |          |&#13;&#10;|   HBM_ECC_CORRECTED_ERROR |       |       |          |   01  |          |&#13;&#10;|   DSI_ERROR               |       |       |          |   00  |          |&#13;&#10;|   RDR_ERROR               |       |       |          |   00  |          |&#13;&#10;|   PIPELINES_ERROR         |       |       |          |   00  |          |&#13;&#10;| HBC_INTERRUPT_REGISTER    | HBC8  | 0     | 00000000 | 06    | reg      |&#13;&#10;|   ERROR_ECC               |       |       |          |   00  |          |&#13;&#10;|   HBM_ECC_DETECTED_ERROR  |       |       |          |   01  |          |&#13;&#10;|   HBM_ECC_CORRECTED_ERROR |       |       |          |   01  |          |&#13;&#10;|   DSI_ERROR               |       |       |          |   00  |          |&#13;&#10;|   RDR_ERROR               |       |       |          |   00  |          |&#13;&#10;|   PIPELINES_ERROR         |       |       |          |   00  |          |&#13;&#10;===========================================================================&#13;&#10;Pipeline debug info is cleared&#13;&#10;=====================================================================================================================================================&#13;&#10;|                                                             Channels debug registers                                                      |&#13;&#10;=====================================================================================================================================================&#13;&#10;| Object                                   | Block | Index | Address  | Value                                                            | Property |&#13;&#10;=====================================================================================================================================================&#13;&#10;| HBC_HBM_ERR_COUNTERS                     | HBC0  | 0     | 00000161 | 000000000000000000140000000000000000000c000017449f0000158f040000 | reg      |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(1)          |       |       |          |   151cb0000016cfde000006a952000007b0e30000099c1d00000a316600009a | c        |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(2)          |       |       |          |   d3                                                             |          |&#13;&#10;|   COMMAND_ADDRESS_PARITY_ERR_CNT         |       |       |          |   00009a1cd3                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_0_ERR_CNT           |       |       |          |   00000a3166                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_1_ERR_CNT           |       |       |          |   0000099c1d                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_2_ERR_CNT           |       |       |          |   000007b0e3                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_3_ERR_CNT           |       |       |          |   000006a952                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_0_ERR_CNT            |       |       |          |   000016cfde                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_1_ERR_CNT            |       |       |          |   0000151cb0                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_2_ERR_CNT            |       |       |          |   0000158f04                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_3_ERR_CNT            |       |       |          |   000017449f                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_CORRECTED_ERR_CNT |       |       |          |   000000000c                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_CORRECTED_ERR_CNT |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_DETECTED_ERR_CNT  |       |       |          |   0000000014                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_DETECTED_ERR_CNT  |       |       |          |   0000000000                                                     |          |&#13;&#10;| HBC_HBM_ERR_COUNTERS                     | HBC1  | 0     | 00000161 | 00000000000000000000000000000000000000000000168989000012ce660000 | reg      |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(1)          |       |       |          |   16c07400001749b90000087eac0000080c5a000006fcff000008ff3e000043 | 2        |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(2)          |       |       |          |   5c                                                             |          |&#13;&#10;|   COMMAND_ADDRESS_PARITY_ERR_CNT         |       |       |          |   000043525c                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_0_ERR_CNT           |       |       |          |   000008ff3e                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_1_ERR_CNT           |       |       |          |   000006fcff                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_2_ERR_CNT           |       |       |          |   0000080c5a                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_3_ERR_CNT           |       |       |          |   0000087eac                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_0_ERR_CNT            |       |       |          |   00001749b9                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_1_ERR_CNT            |       |       |          |   000016c074                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_2_ERR_CNT            |       |       |          |   000012ce66                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_3_ERR_CNT            |       |       |          |   0000168989                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_CORRECTED_ERR_CNT |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_CORRECTED_ERR_CNT |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_DETECTED_ERR_CNT  |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_DETECTED_ERR_CNT  |       |       |          |   0000000000                                                     |          |&#13;&#10;| HBC_HBM_ERR_COUNTERS                     | HBC2  | 0     | 00000161 | 000000000000000000000000000000000000000000001823b30000163e9e0000 | reg      |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(1)          |       |       |          |   194656000018c18d00000ab6ab00000b323900000c9ace00000ba2380000aa | 9        |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(2)          |       |       |          |   1f                                                             |          |&#13;&#10;|   COMMAND_ADDRESS_PARITY_ERR_CNT         |       |       |          |   0000aa391f                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_0_ERR_CNT           |       |       |          |   00000ba238                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_1_ERR_CNT           |       |       |          |   00000c9ace                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_2_ERR_CNT           |       |       |          |   00000b3239                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_3_ERR_CNT           |       |       |          |   00000ab6ab                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_0_ERR_CNT            |       |       |          |   000018c18d                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_1_ERR_CNT            |       |       |          |   0000194656                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_2_ERR_CNT            |       |       |          |   0000163e9e                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_3_ERR_CNT            |       |       |          |   00001823b3                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_CORRECTED_ERR_CNT |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_CORRECTED_ERR_CNT |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_DETECTED_ERR_CNT  |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_DETECTED_ERR_CNT  |       |       |          |   0000000000                                                     |          |&#13;&#10;| HBC_HBM_ERR_COUNTERS                     | HBC3  | 0     | 00000161 | 0000000000000000000000000000000000000000000014534f0000129bf10000 | reg      |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(1)          |       |       |          |   15d7e5000015e90000000a1da100000a797a00000d2dab00000bfdb5000037 | 0        |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(2)          |       |       |          |   f8                                                             |          |&#13;&#10;|   COMMAND_ADDRESS_PARITY_ERR_CNT         |       |       |          |   00003790f8                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_0_ERR_CNT           |       |       |          |   00000bfdb5                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_1_ERR_CNT           |       |       |          |   00000d2dab                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_2_ERR_CNT           |       |       |          |   00000a797a                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_3_ERR_CNT           |       |       |          |   00000a1da1                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_0_ERR_CNT            |       |       |          |   000015e900                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_1_ERR_CNT            |       |       |          |   000015d7e5                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_2_ERR_CNT            |       |       |          |   0000129bf1                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_3_ERR_CNT            |       |       |          |   000014534f                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_CORRECTED_ERR_CNT |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_CORRECTED_ERR_CNT |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_DETECTED_ERR_CNT  |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_DETECTED_ERR_CNT  |       |       |          |   0000000000                                                     |          |&#13;&#10;| HBC_HBM_ERR_COUNTERS                     | HBC4  | 0     | 00000161 | 0000000000000000000000000000000000000000000018d92800001733a40000 | reg      |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(1)          |       |       |          |   189bd40000191a7c000012fbde00000a2fe900000a671600000b745800008a | 3        |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(2)          |       |       |          |   07                                                             |          |&#13;&#10;|   COMMAND_ADDRESS_PARITY_ERR_CNT         |       |       |          |   00008ac307                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_0_ERR_CNT           |       |       |          |   00000b7458                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_1_ERR_CNT           |       |       |          |   00000a6716                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_2_ERR_CNT           |       |       |          |   00000a2fe9                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_3_ERR_CNT           |       |       |          |   000012fbde                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_0_ERR_CNT            |       |       |          |   0000191a7c                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_1_ERR_CNT            |       |       |          |   0000189bd4                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_2_ERR_CNT            |       |       |          |   00001733a4                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_3_ERR_CNT            |       |       |          |   000018d928                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_CORRECTED_ERR_CNT |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_CORRECTED_ERR_CNT |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_DETECTED_ERR_CNT  |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_DETECTED_ERR_CNT  |       |       |          |   0000000000                                                     |          |&#13;&#10;| HBC_HBM_ERR_COUNTERS                     | HBC5  | 0     | 00000161 | 0000000000000000000f00000000000000000011000110ddd9000101e1a50001 | reg      |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(1)          |       |       |          |   135b360001177999000113cb1f0001117f7700011099e40000f04b22000109 | c        |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(2)          |       |       |          |   a9                                                             |          |&#13;&#10;|   COMMAND_ADDRESS_PARITY_ERR_CNT         |       |       |          |   0001093ca9                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_0_ERR_CNT           |       |       |          |   0000f04b22                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_1_ERR_CNT           |       |       |          |   00011099e4                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_2_ERR_CNT           |       |       |          |   0001117f77                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_3_ERR_CNT           |       |       |          |   000113cb1f                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_0_ERR_CNT            |       |       |          |   0001177999                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_1_ERR_CNT            |       |       |          |   0001135b36                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_2_ERR_CNT            |       |       |          |   000101e1a5                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_3_ERR_CNT            |       |       |          |   000110ddd9                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_CORRECTED_ERR_CNT |       |       |          |   0000000011                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_CORRECTED_ERR_CNT |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_DETECTED_ERR_CNT  |       |       |          |   000000000f                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_DETECTED_ERR_CNT  |       |       |          |   0000000000                                                     |          |&#13;&#10;| HBC_HBM_ERR_COUNTERS                     | HBC6  | 0     | 00000161 | 00000000000000000000000000000000000000000000186b060000168d940000 | reg      |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(1)          |       |       |          |   177b03000018527c00000a752200000abf5900000b03eb0000099a920000b8 | 1        |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(2)          |       |       |          |   fd                                                             |          |&#13;&#10;|   COMMAND_ADDRESS_PARITY_ERR_CNT         |       |       |          |   0000b821fd                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_0_ERR_CNT           |       |       |          |   0000099a92                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_1_ERR_CNT           |       |       |          |   00000b03eb                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_2_ERR_CNT           |       |       |          |   00000abf59                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_3_ERR_CNT           |       |       |          |   00000a7522                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_0_ERR_CNT            |       |       |          |   000018527c                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_1_ERR_CNT            |       |       |          |   0000177b03                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_2_ERR_CNT            |       |       |          |   0000168d94                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_3_ERR_CNT            |       |       |          |   0000186b06                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_CORRECTED_ERR_CNT |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_CORRECTED_ERR_CNT |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_DETECTED_ERR_CNT  |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_DETECTED_ERR_CNT  |       |       |          |   0000000000                                                     |          |&#13;&#10;| HBC_HBM_ERR_COUNTERS                     | HBC7  | 0     | 00000161 | 0000000000000000000000000000000000000000000017a2800000186f950000 | reg      |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(1)          |       |       |          |   1a5ea600001d65df0000089447000006a467000009899c00000f3967000051 | 1        |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(2)          |       |       |          |   69                                                             |          |&#13;&#10;|   COMMAND_ADDRESS_PARITY_ERR_CNT         |       |       |          |   0000519169                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_0_ERR_CNT           |       |       |          |   00000f3967                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_1_ERR_CNT           |       |       |          |   000009899c                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_2_ERR_CNT           |       |       |          |   000006a467                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_3_ERR_CNT           |       |       |          |   0000089447                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_0_ERR_CNT            |       |       |          |   00001d65df                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_1_ERR_CNT            |       |       |          |   00001a5ea6                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_2_ERR_CNT            |       |       |          |   0000186f95                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_3_ERR_CNT            |       |       |          |   000017a280                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_CORRECTED_ERR_CNT |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_CORRECTED_ERR_CNT |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_DETECTED_ERR_CNT  |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_DETECTED_ERR_CNT  |       |       |          |   0000000000                                                     |          |&#13;&#10;| HBC_HBM_ERR_COUNTERS                     | HBC8  | 0     | 00000161 | 000000000000000000100000000000000000001000001ba8bf00001e76b20000 | reg      |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(1)          |       |       |          |   1a8950000019a94b00001293570000149877000007951c00000a96e9000041 | d        |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(2)          |       |       |          |   a1                                                             |          |&#13;&#10;|   COMMAND_ADDRESS_PARITY_ERR_CNT         |       |       |          |   0000414da1                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_0_ERR_CNT           |       |       |          |   00000a96e9                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_1_ERR_CNT           |       |       |          |   000007951c                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_2_ERR_CNT           |       |       |          |   0000149877                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_3_ERR_CNT           |       |       |          |   0000129357                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_0_ERR_CNT            |       |       |          |   000019a94b                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_1_ERR_CNT            |       |       |          |   00001a8950                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_2_ERR_CNT            |       |       |          |   00001e76b2                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_3_ERR_CNT            |       |       |          |   00001ba8bf                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_CORRECTED_ERR_CNT |       |       |          |   0000000010                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_CORRECTED_ERR_CNT |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_DETECTED_ERR_CNT  |       |       |          |   0000000010                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_DETECTED_ERR_CNT  |       |       |          |   0000000000                                                     |          |&#13;&#10;| HBC_HBM_ERR_COUNTERS                     | HBC9  | 0     | 00000161 | 000000000000000000000000000000000000000000048f5e5700049997220004 | reg      |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(1)          |       |       |          |   b020d30004a063b00000b862770000bda34c00009802e60000a651010000a8 | 8        |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(2)          |       |       |          |   b0                                                             |          |&#13;&#10;|   COMMAND_ADDRESS_PARITY_ERR_CNT         |       |       |          |   0000a8f8b0                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_0_ERR_CNT           |       |       |          |   0000a65101                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_1_ERR_CNT           |       |       |          |   00009802e6                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_2_ERR_CNT           |       |       |          |   0000bda34c                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_3_ERR_CNT           |       |       |          |   0000b86277                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_0_ERR_CNT            |       |       |          |   0004a063b0                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_1_ERR_CNT            |       |       |          |   0004b020d3                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_2_ERR_CNT            |       |       |          |   0004999722                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_3_ERR_CNT            |       |       |          |   00048f5e57                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_CORRECTED_ERR_CNT |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_CORRECTED_ERR_CNT |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_DETECTED_ERR_CNT  |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_DETECTED_ERR_CNT  |       |       |          |   0000000000                                                     |          |&#13;&#10;| HBC_HBM_ERR_COUNTERS                     | HBC10 | 0     | 00000161 | 000000000000000000000000000000000000000000001d9cb500001c17da0000 | reg      |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(1)          |       |       |          |   1751f6000014dce2000017f0d7000017b8d200001130be00002461fe000072 | 6        |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(2)          |       |       |          |   e8                                                             |          |&#13;&#10;|   COMMAND_ADDRESS_PARITY_ERR_CNT         |       |       |          |   00007216e8                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_0_ERR_CNT           |       |       |          |   00002461fe                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_1_ERR_CNT           |       |       |          |   00001130be                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_2_ERR_CNT           |       |       |          |   000017b8d2                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_3_ERR_CNT           |       |       |          |   000017f0d7                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_0_ERR_CNT            |       |       |          |   000014dce2                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_1_ERR_CNT            |       |       |          |   00001751f6                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_2_ERR_CNT            |       |       |          |   00001c17da                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_3_ERR_CNT            |       |       |          |   00001d9cb5                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_CORRECTED_ERR_CNT |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_CORRECTED_ERR_CNT |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_DETECTED_ERR_CNT  |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_DETECTED_ERR_CNT  |       |       |          |   0000000000                                                     |          |&#13;&#10;| HBC_HBM_ERR_COUNTERS                     | HBC11 | 0     | 00000161 | 000000000000000000000000000000000000000000001b90c200001804a40000 | reg      |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(1)          |       |       |          |   18d5b4000018d84900000a041a00001237d800000a7b9e0000091f12000028 | e        |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(2)          |       |       |          |   b3                                                             |          |&#13;&#10;|   COMMAND_ADDRESS_PARITY_ERR_CNT         |       |       |          |   0000288eb3                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_0_ERR_CNT           |       |       |          |   0000091f12                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_1_ERR_CNT           |       |       |          |   00000a7b9e                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_2_ERR_CNT           |       |       |          |   00001237d8                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_3_ERR_CNT           |       |       |          |   00000a041a                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_0_ERR_CNT            |       |       |          |   000018d849                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_1_ERR_CNT            |       |       |          |   000018d5b4                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_2_ERR_CNT            |       |       |          |   00001804a4                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_3_ERR_CNT            |       |       |          |   00001b90c2                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_CORRECTED_ERR_CNT |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_CORRECTED_ERR_CNT |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_DETECTED_ERR_CNT  |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_DETECTED_ERR_CNT  |       |       |          |   0000000000                                                     |          |&#13;&#10;| HBC_HBM_ERR_COUNTERS                     | HBC12 | 0     | 00000161 | 0000000000000000000000000000000000000000000017b8e000001649740000 | reg      |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(1)          |       |       |          |   172b8d00001619ee0000070100000007c6b700000979ea00000995f8000015 | c        |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(2)          |       |       |          |   c0                                                             |          |&#13;&#10;|   COMMAND_ADDRESS_PARITY_ERR_CNT         |       |       |          |   000015bcc0                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_0_ERR_CNT           |       |       |          |   00000995f8                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_1_ERR_CNT           |       |       |          |   00000979ea                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_2_ERR_CNT           |       |       |          |   000007c6b7                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_3_ERR_CNT           |       |       |          |   0000070100                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_0_ERR_CNT            |       |       |          |   00001619ee                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_1_ERR_CNT            |       |       |          |   0000172b8d                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_2_ERR_CNT            |       |       |          |   0000164974                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_3_ERR_CNT            |       |       |          |   000017b8e0                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_CORRECTED_ERR_CNT |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_CORRECTED_ERR_CNT |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_DETECTED_ERR_CNT  |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_DETECTED_ERR_CNT  |       |       |          |   0000000000                                                     |          |&#13;&#10;| HBC_HBM_ERR_COUNTERS                     | HBC13 | 0     | 00000161 | 000000000000000000000000000000000000000000003035dd000029b6e20000 | reg      |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(1)          |       |       |          |   29c98400002ae6d60000365204000021812a00004cca3c00003742250000f5 | b        |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(2)          |       |       |          |   fe                                                             |          |&#13;&#10;|   COMMAND_ADDRESS_PARITY_ERR_CNT         |       |       |          |   0000f51bfe                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_0_ERR_CNT           |       |       |          |   0000374225                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_1_ERR_CNT           |       |       |          |   00004cca3c                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_2_ERR_CNT           |       |       |          |   000021812a                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_3_ERR_CNT           |       |       |          |   0000365204                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_0_ERR_CNT            |       |       |          |   00002ae6d6                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_1_ERR_CNT            |       |       |          |   000029c984                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_2_ERR_CNT            |       |       |          |   000029b6e2                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_3_ERR_CNT            |       |       |          |   00003035dd                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_CORRECTED_ERR_CNT |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_CORRECTED_ERR_CNT |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_DETECTED_ERR_CNT  |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_DETECTED_ERR_CNT  |       |       |          |   0000000000                                                     |          |&#13;&#10;| HBC_HBM_ERR_COUNTERS                     | HBC14 | 0     | 00000161 | 000000000000000000000000000000000000000000001a226c00001b6d730000 | reg      |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(1)          |       |       |          |   181bdc000019665e0000147f4500001c6157000009ca1800000b352100005a | d        |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(2)          |       |       |          |   87                                                             |          |&#13;&#10;|   COMMAND_ADDRESS_PARITY_ERR_CNT         |       |       |          |   00005aed87                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_0_ERR_CNT           |       |       |          |   00000b3521                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_1_ERR_CNT           |       |       |          |   000009ca18                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_2_ERR_CNT           |       |       |          |   00001c6157                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_3_ERR_CNT           |       |       |          |   0000147f45                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_0_ERR_CNT            |       |       |          |   000019665e                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_1_ERR_CNT            |       |       |          |   0000181bdc                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_2_ERR_CNT            |       |       |          |   00001b6d73                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_3_ERR_CNT            |       |       |          |   00001a226c                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_CORRECTED_ERR_CNT |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_CORRECTED_ERR_CNT |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_DETECTED_ERR_CNT  |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_DETECTED_ERR_CNT  |       |       |          |   0000000000                                                     |          |&#13;&#10;| HBC_HBM_ERR_COUNTERS                     | HBC15 | 0     | 00000161 | 000000000000000000000000000000000000000000001a4bdf000019ff520000 | reg      |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(1)          |       |       |          |   187ab7000019588a0000100e800000104ed30000094d13000007e4d200005a | 1        |&#13;&#10;|   HBC_HBM_ERR_COUNTERS: part(2)          |       |       |          |   7e                                                             |          |&#13;&#10;|   COMMAND_ADDRESS_PARITY_ERR_CNT         |       |       |          |   00005a517e                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_0_ERR_CNT           |       |       |          |   000007e4d2                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_1_ERR_CNT           |       |       |          |   0000094d13                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_2_ERR_CNT           |       |       |          |   0000104ed3                                                     |          |&#13;&#10;|   WRITE_PARITY_DWORD_3_ERR_CNT           |       |       |          |   0000100e80                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_0_ERR_CNT            |       |       |          |   000019588a                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_1_ERR_CNT            |       |       |          |   0000187ab7                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_2_ERR_CNT            |       |       |          |   000019ff52                                                     |          |&#13;&#10;|   READ_PARITY_DWORD_3_ERR_CNT            |       |       |          |   00001a4bdf                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_CORRECTED_ERR_CNT |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_CORRECTED_ERR_CNT |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_0_DETECTED_ERR_CNT  |       |       |          |   0000000000                                                     |          |&#13;&#10;|   ECC_PSEUDO_CHANNEL_1_DETECTED_ERR_CNT  |       |       |          |   0000000000                                                     |          |&#13;&#10;=====================================================================================================================================================&#13;&#10;==========================================================================================================================================================&#13;&#10;|                                                               Channels counter registers                                                      |&#13;&#10;==========================================================================================================================================================&#13;&#10;| Object                                        | Block | Index | Address  | Value                                                            | Property |&#13;&#10;==========================================================================================================================================================&#13;&#10;| HBC_TSM_DEBUG                                 | HBC0  | 0     | 00000151 | 001500000000000000000017bca1f571                                 | reg      |&#13;&#10;|   TOTAL_WRITE_DURATION                        |       |       |          |   17bca1f571                                                     |          |&#13;&#10;|   TOTAL_READ_DURATION                         |       |       |          |   0000000000                                                     |          |&#13;&#10;|   READ_WRITE_SWITCH_COUNT                     |       |       |          |   00000000                                                       |          |&#13;&#10;|   OUTSTANDING_SINGLE_BANK_REFRESHES_WATERMARK |       |       |          |   0015                                                           |          |&#13;&#10;| HBC_TSM_DEBUG                                 | HBC1  | 0     | 00000151 | 001400000000000000000017bca20e23                                 | reg      |&#13;&#10;|   TOTAL_WRITE_DURATION                        |       |       |          |   17bca20e23                                                     |          |&#13;&#10;|   TOTAL_READ_DURATION                         |       |       |          |   0000000000                                                     |          |&#13;&#10;|   READ_WRITE_SWITCH_COUNT                     |       |       |          |   00000000                                                       |          |&#13;&#10;|   OUTSTANDING_SINGLE_BANK_REFRESHES_WATERMARK |       |       |          |   0014                                                           |          |&#13;&#10;| HBC_TSM_DEBUG                                 | HBC2  | 0     | 00000151 | 001500000000000000000017bca20a16                                 | reg      |&#13;&#10;|   TOTAL_WRITE_DURATION                        |       |       |          |   17bca20a16                                                     |          |&#13;&#10;|   TOTAL_READ_DURATION                         |       |       |          |   0000000000                                                     |          |&#13;&#10;|   READ_WRITE_SWITCH_COUNT                     |       |       |          |   00000000                                                       |          |&#13;&#10;|   OUTSTANDING_SINGLE_BANK_REFRESHES_WATERMARK |       |       |          |   0015                                                           |          |&#13;&#10;| HBC_TSM_DEBUG                                 | HBC3  | 0     | 00000151 | 001400000000000000000017bca203f2                                 | reg      |&#13;&#10;|   TOTAL_WRITE_DURATION                        |       |       |          |   17bca203f2                                                     |          |&#13;&#10;|   TOTAL_READ_DURATION                         |       |       |          |   0000000000                                                     |          |&#13;&#10;|   READ_WRITE_SWITCH_COUNT                     |       |       |          |   00000000                                                       |          |&#13;&#10;|   OUTSTANDING_SINGLE_BANK_REFRESHES_WATERMARK |       |       |          |   0014                                                           |          |&#13;&#10;| HBC_TSM_DEBUG                                 | HBC4  | 0     | 00000151 | 004e00000000000000000017bca1fdc3                                 | reg      |&#13;&#10;|   TOTAL_WRITE_DURATION                        |       |       |          |   17bca1fdc3                                                     |          |&#13;&#10;|   TOTAL_READ_DURATION                         |       |       |          |   0000000000                                                     |          |&#13;&#10;|   READ_WRITE_SWITCH_COUNT                     |       |       |          |   00000000                                                       |          |&#13;&#10;|   OUTSTANDING_SINGLE_BANK_REFRESHES_WATERMARK |       |       |          |   004e                                                           |          |&#13;&#10;| HBC_TSM_DEBUG                                 | HBC5  | 0     | 00000151 | 001500000000000000000017bca1f4a5                                 | reg      |&#13;&#10;|   TOTAL_WRITE_DURATION                        |       |       |          |   17bca1f4a5                                                     |          |&#13;&#10;|   TOTAL_READ_DURATION                         |       |       |          |   0000000000                                                     |          |&#13;&#10;|   READ_WRITE_SWITCH_COUNT                     |       |       |          |   00000000                                                       |          |&#13;&#10;|   OUTSTANDING_SINGLE_BANK_REFRESHES_WATERMARK |       |       |          |   0015                                                           |          |&#13;&#10;| HBC_TSM_DEBUG                                 | HBC6  | 0     | 00000151 | 001500000000000000000017bca1ec4d                                 | reg      |&#13;&#10;|   TOTAL_WRITE_DURATION                        |       |       |          |   17bca1ec4d                                                     |          |&#13;&#10;|   TOTAL_READ_DURATION                         |       |       |          |   0000000000                                                     |          |&#13;&#10;|   READ_WRITE_SWITCH_COUNT                     |       |       |          |   00000000                                                       |          |&#13;&#10;|   OUTSTANDING_SINGLE_BANK_REFRESHES_WATERMARK |       |       |          |   0015                                                           |          |&#13;&#10;| HBC_TSM_DEBUG                                 | HBC7  | 0     | 00000151 | 001500000000000000000017bca1e32a                                 | reg      |&#13;&#10;|   TOTAL_WRITE_DURATION                        |       |       |          |   17bca1e32a                                                     |          |&#13;&#10;|   TOTAL_READ_DURATION                         |       |       |          |   0000000000                                                     |          |&#13;&#10;|   READ_WRITE_SWITCH_COUNT                     |       |       |          |   00000000                                                       |          |&#13;&#10;|   OUTSTANDING_SINGLE_BANK_REFRESHES_WATERMARK |       |       |          |   0015                                                           |          |&#13;&#10;| HBC_TSM_DEBUG                                 | HBC8  | 0     | 00000151 | 001500000000000000000017bc90bcdc                                 | reg      |&#13;&#10;|   TOTAL_WRITE_DURATION                        |       |       |          |   17bc90bcdc                                                     |          |&#13;&#10;|   TOTAL_READ_DURATION                         |       |       |          |   0000000000                                                     |          |&#13;&#10;|   READ_WRITE_SWITCH_COUNT                     |       |       |          |   00000000                                                       |          |&#13;&#10;|   OUTSTANDING_SINGLE_BANK_REFRESHES_WATERMARK |       |       |          |   0015                                                           |          |&#13;&#10;| HBC_TSM_DEBUG                                 | HBC9  | 0     | 00000151 | 001500000000000000000017bc90af12                                 | reg      |&#13;&#10;|   TOTAL_WRITE_DURATION                        |       |       |          |   17bc90af12                                                     |          |&#13;&#10;|   TOTAL_READ_DURATION                         |       |       |          |   0000000000                                                     |          |&#13;&#10;|   READ_WRITE_SWITCH_COUNT                     |       |       |          |   00000000                                                       |          |&#13;&#10;|   OUTSTANDING_SINGLE_BANK_REFRESHES_WATERMARK |       |       |          |   0015                                                           |          |&#13;&#10;| HBC_TSM_DEBUG                                 | HBC10 | 0     | 00000151 | 001500000000000000000017bc90a4c6                                 | reg      |&#13;&#10;|   TOTAL_WRITE_DURATION                        |       |       |          |   17bc90a4c6                                                     |          |&#13;&#10;|   TOTAL_READ_DURATION                         |       |       |          |   0000000000                                                     |          |&#13;&#10;|   READ_WRITE_SWITCH_COUNT                     |       |       |          |   00000000                                                       |          |&#13;&#10;|   OUTSTANDING_SINGLE_BANK_REFRESHES_WATERMARK |       |       |          |   0015                                                           |          |&#13;&#10;| HBC_TSM_DEBUG                                 | HBC11 | 0     | 00000151 | 001500000000000000000017bc9098ad                                 | reg      |&#13;&#10;|   TOTAL_WRITE_DURATION                        |       |       |          |   17bc9098ad                                                     |          |&#13;&#10;|   TOTAL_READ_DURATION                         |       |       |          |   0000000000                                                     |          |&#13;&#10;|   READ_WRITE_SWITCH_COUNT                     |       |       |          |   00000000                                                       |          |&#13;&#10;|   OUTSTANDING_SINGLE_BANK_REFRESHES_WATERMARK |       |       |          |   0015                                                           |          |&#13;&#10;| HBC_TSM_DEBUG                                 | HBC12 | 0     | 00000151 | 001500000000000000000017bc908d36                                 | reg      |&#13;&#10;|   TOTAL_WRITE_DURATION                        |       |       |          |   17bc908d36                                                     |          |&#13;&#10;|   TOTAL_READ_DURATION                         |       |       |          |   0000000000                                                     |          |&#13;&#10;|   READ_WRITE_SWITCH_COUNT                     |       |       |          |   00000000                                                       |          |&#13;&#10;|   OUTSTANDING_SINGLE_BANK_REFRESHES_WATERMARK |       |       |          |   0015                                                           |          |&#13;&#10;| HBC_TSM_DEBUG                                 | HBC13 | 0     | 00000151 | 000200000000000000000017bc9081c4                                 | reg      |&#13;&#10;|   TOTAL_WRITE_DURATION                        |       |       |          |   17bc9081c4                                                     |          |&#13;&#10;|   TOTAL_READ_DURATION                         |       |       |          |   0000000000                                                     |          |&#13;&#10;|   READ_WRITE_SWITCH_COUNT                     |       |       |          |   00000000                                                       |          |&#13;&#10;|   OUTSTANDING_SINGLE_BANK_REFRESHES_WATERMARK |       |       |          |   0002                                                           |          |&#13;&#10;| HBC_TSM_DEBUG                                 | HBC14 | 0     | 00000151 | 001500000000000000000017bc9075c8                                 | reg      |&#13;&#10;|   TOTAL_WRITE_DURATION                        |       |       |          |   17bc9075c8                                                     |          |&#13;&#10;|   TOTAL_READ_DURATION                         |       |       |          |   0000000000                                                     |          |&#13;&#10;|   READ_WRITE_SWITCH_COUNT                     |       |       |          |   00000000                                                       |          |&#13;&#10;|   OUTSTANDING_SINGLE_BANK_REFRESHES_WATERMARK |       |       |          |   0015                                                           |          |&#13;&#10;| HBC_TSM_DEBUG                                 | HBC15 | 0     | 00000151 | 001400000000000000000017bc906d01                                 | reg      |&#13;&#10;|   TOTAL_WRITE_DURATION                        |       |       |          |   17bc906d01                                                     |          |&#13;&#10;|   TOTAL_READ_DURATION                         |       |       |          |   0000000000                                                     |          |&#13;&#10;|   READ_WRITE_SWITCH_COUNT                     |       |       |          |   00000000                                                       |          |&#13;&#10;|   OUTSTANDING_SINGLE_BANK_REFRESHES_WATERMARK |       |       |          |   0014                                                           |          |&#13;&#10;| HBC_HBM_COMMAND_COUNTERS                      | HBC0  | 0     | 0000017b | 005f834eb60000000000000037c0480001e641c0000037d03b0001e631cd0000 | reg      |&#13;&#10;|   HBC_HBM_COMMAND_COUNTERS: part(1)           |       |       |          |   6f9083                                                         |          |&#13;&#10;|   ACTIVATE_CNT                                |       |       |          |   00006f9083                                                     |          |&#13;&#10;|   WRITE_CNT                                   |       |       |          |   0001e631cd                                                     |          |&#13;&#10;|   WRITE_AUTO_PRECHARGE_CNT                    |       |       |          |   000037d03b                                                     |          |&#13;&#10;|   READ_CNT                                    |       |       |          |   0001e641c0                                                     |          |&#13;&#10;|   READ_AUTO_PRECHARGE_CNT                     |       |       |          |   000037c048                                                     |          |&#13;&#10;|   REFRESH_CNT                                 |       |       |          |   0000000000                                                     |          |&#13;&#10;|   SINGLE_BANK_REFRESH_CNT                     |       |       |          |   005f834eb6                                                     |          |&#13;&#10;| HBC_HBM_COMMAND_COUNTERS                      | HBC1  | 0     | 0000017b | 005f82c74c0000000000000037c0890001e64380000037d0530001e633b60000 | reg      |&#13;&#10;|   HBC_HBM_COMMAND_COUNTERS: part(1)           |       |       |          |   6f90dc                                                         |          |&#13;&#10;|   ACTIVATE_CNT                                |       |       |          |   00006f90dc                                                     |          |&#13;&#10;|   WRITE_CNT                                   |       |       |          |   0001e633b6                                                     |          |&#13;&#10;|   WRITE_AUTO_PRECHARGE_CNT                    |       |       |          |   000037d053                                                     |          |&#13;&#10;|   READ_CNT                                    |       |       |          |   0001e64380                                                     |          |&#13;&#10;|   READ_AUTO_PRECHARGE_CNT                     |       |       |          |   000037c089                                                     |          |&#13;&#10;|   REFRESH_CNT                                 |       |       |          |   0000000000                                                     |          |&#13;&#10;|   SINGLE_BANK_REFRESH_CNT                     |       |       |          |   005f82c74c                                                     |          |&#13;&#10;| HBC_HBM_COMMAND_COUNTERS                      | HBC2  | 0     | 0000017b | 005f1b65cd000000000000003827880001e91480000037e0570001e95bb10000 | reg      |&#13;&#10;|   HBC_HBM_COMMAND_COUNTERS: part(1)           |       |       |          |   7007df                                                         |          |&#13;&#10;|   ACTIVATE_CNT                                |       |       |          |   00007007df                                                     |          |&#13;&#10;|   WRITE_CNT                                   |       |       |          |   0001e95bb1                                                     |          |&#13;&#10;|   WRITE_AUTO_PRECHARGE_CNT                    |       |       |          |   000037e057                                                     |          |&#13;&#10;|   READ_CNT                                    |       |       |          |   0001e91480                                                     |          |&#13;&#10;|   READ_AUTO_PRECHARGE_CNT                     |       |       |          |   0000382788                                                     |          |&#13;&#10;|   REFRESH_CNT                                 |       |       |          |   0000000000                                                     |          |&#13;&#10;|   SINGLE_BANK_REFRESH_CNT                     |       |       |          |   005f1b65cd                                                     |          |&#13;&#10;| HBC_HBM_COMMAND_COUNTERS                      | HBC3  | 0     | 0000017b | 005f82f2bb0000000000000037c0480001e641c0000037d0480001e631c00000 | reg      |&#13;&#10;|   HBC_HBM_COMMAND_COUNTERS: part(1)           |       |       |          |   6f9090                                                         |          |&#13;&#10;|   ACTIVATE_CNT                                |       |       |          |   00006f9090                                                     |          |&#13;&#10;|   WRITE_CNT                                   |       |       |          |   0001e631c0                                                     |          |&#13;&#10;|   WRITE_AUTO_PRECHARGE_CNT                    |       |       |          |   000037d048                                                     |          |&#13;&#10;|   READ_CNT                                    |       |       |          |   0001e641c0                                                     |          |&#13;&#10;|   READ_AUTO_PRECHARGE_CNT                     |       |       |          |   000037c048                                                     |          |&#13;&#10;|   REFRESH_CNT                                 |       |       |          |   0000000000                                                     |          |&#13;&#10;|   SINGLE_BANK_REFRESH_CNT                     |       |       |          |   005f82f2bb                                                     |          |&#13;&#10;| HBC_HBM_COMMAND_COUNTERS                      | HBC4  | 0     | 0000017b | 005f7d3f980000000000000037c1480001e648c0000037d04b0001e639bd0000 | reg      |&#13;&#10;|   HBC_HBM_COMMAND_COUNTERS: part(1)           |       |       |          |   6f9193                                                         |          |&#13;&#10;|   ACTIVATE_CNT                                |       |       |          |   00006f9193                                                     |          |&#13;&#10;|   WRITE_CNT                                   |       |       |          |   0001e639bd                                                     |          |&#13;&#10;|   WRITE_AUTO_PRECHARGE_CNT                    |       |       |          |   000037d04b                                                     |          |&#13;&#10;|   READ_CNT                                    |       |       |          |   0001e648c0                                                     |          |&#13;&#10;|   READ_AUTO_PRECHARGE_CNT                     |       |       |          |   000037c148                                                     |          |&#13;&#10;|   REFRESH_CNT                                 |       |       |          |   0000000000                                                     |          |&#13;&#10;|   SINGLE_BANK_REFRESH_CNT                     |       |       |          |   005f7d3f98                                                     |          |&#13;&#10;| HBC_HBM_COMMAND_COUNTERS                      | HBC5  | 0     | 0000017b | 005dae5afc000000000000009f40480004bac1c000009f70910004ba91770001 | reg      |&#13;&#10;|   HBC_HBM_COMMAND_COUNTERS: part(1)           |       |       |          |   3eb0d9                                                         |          |&#13;&#10;|   ACTIVATE_CNT                                |       |       |          |   00013eb0d9                                                     |          |&#13;&#10;|   WRITE_CNT                                   |       |       |          |   0004ba9177                                                     |          |&#13;&#10;|   WRITE_AUTO_PRECHARGE_CNT                    |       |       |          |   00009f7091                                                     |          |&#13;&#10;|   READ_CNT                                    |       |       |          |   0004bac1c0                                                     |          |&#13;&#10;|   READ_AUTO_PRECHARGE_CNT                     |       |       |          |   00009f4048                                                     |          |&#13;&#10;|   REFRESH_CNT                                 |       |       |          |   0000000000                                                     |          |&#13;&#10;|   SINGLE_BANK_REFRESH_CNT                     |       |       |          |   005dae5afc                                                     |          |&#13;&#10;| HBC_HBM_COMMAND_COUNTERS                      | HBC6  | 0     | 0000017b | 005f7e62ca0000000000000037c0480001e641c0000037d0430001e631c50000 | reg      |&#13;&#10;|   HBC_HBM_COMMAND_COUNTERS: part(1)           |       |       |          |   6f908b                                                         |          |&#13;&#10;|   ACTIVATE_CNT                                |       |       |          |   00006f908b                                                     |          |&#13;&#10;|   WRITE_CNT                                   |       |       |          |   0001e631c5                                                     |          |&#13;&#10;|   WRITE_AUTO_PRECHARGE_CNT                    |       |       |          |   000037d043                                                     |          |&#13;&#10;|   READ_CNT                                    |       |       |          |   0001e641c0                                                     |          |&#13;&#10;|   READ_AUTO_PRECHARGE_CNT                     |       |       |          |   000037c048                                                     |          |&#13;&#10;|   REFRESH_CNT                                 |       |       |          |   0000000000                                                     |          |&#13;&#10;|   SINGLE_BANK_REFRESH_CNT                     |       |       |          |   005f7e62ca                                                     |          |&#13;&#10;| HBC_HBM_COMMAND_COUNTERS                      | HBC7  | 0     | 0000017b | 005f7bc8e90000000000000037c0480001e641c0000037d0420001e631c60000 | reg      |&#13;&#10;|   HBC_HBM_COMMAND_COUNTERS: part(1)           |       |       |          |   6f908a                                                         |          |&#13;&#10;|   ACTIVATE_CNT                                |       |       |          |   00006f908a                                                     |          |&#13;&#10;|   WRITE_CNT                                   |       |       |          |   0001e631c6                                                     |          |&#13;&#10;|   WRITE_AUTO_PRECHARGE_CNT                    |       |       |          |   000037d042                                                     |          |&#13;&#10;|   READ_CNT                                    |       |       |          |   0001e641c0                                                     |          |&#13;&#10;|   READ_AUTO_PRECHARGE_CNT                     |       |       |          |   000037c048                                                     |          |&#13;&#10;|   REFRESH_CNT                                 |       |       |          |   0000000000                                                     |          |&#13;&#10;|   SINGLE_BANK_REFRESH_CNT                     |       |       |          |   005f7bc8e9                                                     |          |&#13;&#10;| HBC_HBM_COMMAND_COUNTERS                      | HBC8  | 0     | 0000017b | 005fc52220000000000000003700480001e101c000003710010001e0f2070000 | reg      |&#13;&#10;|   HBC_HBM_COMMAND_COUNTERS: part(1)           |       |       |          |   6e1049                                                         |          |&#13;&#10;|   ACTIVATE_CNT                                |       |       |          |   00006e1049                                                     |          |&#13;&#10;|   WRITE_CNT                                   |       |       |          |   0001e0f207                                                     |          |&#13;&#10;|   WRITE_AUTO_PRECHARGE_CNT                    |       |       |          |   0000371001                                                     |          |&#13;&#10;|   READ_CNT                                    |       |       |          |   0001e101c0                                                     |          |&#13;&#10;|   READ_AUTO_PRECHARGE_CNT                     |       |       |          |   0000370048                                                     |          |&#13;&#10;|   REFRESH_CNT                                 |       |       |          |   0000000000                                                     |          |&#13;&#10;|   SINGLE_BANK_REFRESH_CNT                     |       |       |          |   005fc52220                                                     |          |&#13;&#10;| HBC_HBM_COMMAND_COUNTERS                      | HBC9  | 0     | 0000017b | 005b3acfb3000000000000015800480009c801c00001586a520009c797b60002 | reg      |&#13;&#10;|   HBC_HBM_COMMAND_COUNTERS: part(1)           |       |       |          |   b06a9a                                                         |          |&#13;&#10;|   ACTIVATE_CNT                                |       |       |          |   0002b06a9a                                                     |          |&#13;&#10;|   WRITE_CNT                                   |       |       |          |   0009c797b6                                                     |          |&#13;&#10;|   WRITE_AUTO_PRECHARGE_CNT                    |       |       |          |   0001586a52                                                     |          |&#13;&#10;|   READ_CNT                                    |       |       |          |   0009c801c0                                                     |          |&#13;&#10;|   READ_AUTO_PRECHARGE_CNT                     |       |       |          |   0001580048                                                     |          |&#13;&#10;|   REFRESH_CNT                                 |       |       |          |   0000000000                                                     |          |&#13;&#10;|   SINGLE_BANK_REFRESH_CNT                     |       |       |          |   005b3acfb3                                                     |          |&#13;&#10;| HBC_HBM_COMMAND_COUNTERS                      | HBC10 | 0     | 0000017b | 005fc12328000000000000003700880001e1038000003710130001e0f3f50000 | reg      |&#13;&#10;|   HBC_HBM_COMMAND_COUNTERS: part(1)           |       |       |          |   6e109b                                                         |          |&#13;&#10;|   ACTIVATE_CNT                                |       |       |          |   00006e109b                                                     |          |&#13;&#10;|   WRITE_CNT                                   |       |       |          |   0001e0f3f5                                                     |          |&#13;&#10;|   WRITE_AUTO_PRECHARGE_CNT                    |       |       |          |   0000371013                                                     |          |&#13;&#10;|   READ_CNT                                    |       |       |          |   0001e10380                                                     |          |&#13;&#10;|   READ_AUTO_PRECHARGE_CNT                     |       |       |          |   0000370088                                                     |          |&#13;&#10;|   REFRESH_CNT                                 |       |       |          |   0000000000                                                     |          |&#13;&#10;|   SINGLE_BANK_REFRESH_CNT                     |       |       |          |   005fc12328                                                     |          |&#13;&#10;| HBC_HBM_COMMAND_COUNTERS                      | HBC11 | 0     | 0000017b | 005fc1c096000000000000003700880001e1038000003710080001e0f4000000 | reg      |&#13;&#10;|   HBC_HBM_COMMAND_COUNTERS: part(1)           |       |       |          |   6e1090                                                         |          |&#13;&#10;|   ACTIVATE_CNT                                |       |       |          |   00006e1090                                                     |          |&#13;&#10;|   WRITE_CNT                                   |       |       |          |   0001e0f400                                                     |          |&#13;&#10;|   WRITE_AUTO_PRECHARGE_CNT                    |       |       |          |   0000371008                                                     |          |&#13;&#10;|   READ_CNT                                    |       |       |          |   0001e10380                                                     |          |&#13;&#10;|   READ_AUTO_PRECHARGE_CNT                     |       |       |          |   0000370088                                                     |          |&#13;&#10;|   REFRESH_CNT                                 |       |       |          |   0000000000                                                     |          |&#13;&#10;|   SINGLE_BANK_REFRESH_CNT                     |       |       |          |   005fc1c096                                                     |          |&#13;&#10;| HBC_HBM_COMMAND_COUNTERS                      | HBC12 | 0     | 0000017b | 005fc0eea2000000000000003700480001e101c00000370ffe0001e0f20a0000 | reg      |&#13;&#10;|   HBC_HBM_COMMAND_COUNTERS: part(1)           |       |       |          |   6e1046                                                         |          |&#13;&#10;|   ACTIVATE_CNT                                |       |       |          |   00006e1046                                                     |          |&#13;&#10;|   WRITE_CNT                                   |       |       |          |   0001e0f20a                                                     |          |&#13;&#10;|   WRITE_AUTO_PRECHARGE_CNT                    |       |       |          |   0000370ffe                                                     |          |&#13;&#10;|   READ_CNT                                    |       |       |          |   0001e101c0                                                     |          |&#13;&#10;|   READ_AUTO_PRECHARGE_CNT                     |       |       |          |   0000370048                                                     |          |&#13;&#10;|   REFRESH_CNT                                 |       |       |          |   0000000000                                                     |          |&#13;&#10;|   SINGLE_BANK_REFRESH_CNT                     |       |       |          |   005fc0eea2                                                     |          |&#13;&#10;| HBC_HBM_COMMAND_COUNTERS                      | HBC13 | 0     | 0000017b | 005eb62af7000000000000006a004800034601c000006a1ff5000345e2130000 | reg      |&#13;&#10;|   HBC_HBM_COMMAND_COUNTERS: part(1)           |       |       |          |   d4203d                                                         |          |&#13;&#10;|   ACTIVATE_CNT                                |       |       |          |   0000d4203d                                                     |          |&#13;&#10;|   WRITE_CNT                                   |       |       |          |   000345e213                                                     |          |&#13;&#10;|   WRITE_AUTO_PRECHARGE_CNT                    |       |       |          |   00006a1ff5                                                     |          |&#13;&#10;|   READ_CNT                                    |       |       |          |   00034601c0                                                     |          |&#13;&#10;|   READ_AUTO_PRECHARGE_CNT                     |       |       |          |   00006a0048                                                     |          |&#13;&#10;|   REFRESH_CNT                                 |       |       |          |   0000000000                                                     |          |&#13;&#10;|   SINGLE_BANK_REFRESH_CNT                     |       |       |          |   005eb62af7                                                     |          |&#13;&#10;| HBC_HBM_COMMAND_COUNTERS                      | HBC14 | 0     | 0000017b | 005fbf03bb000000000000003700480001e101c0000037100c0001e0f1fc0000 | reg      |&#13;&#10;|   HBC_HBM_COMMAND_COUNTERS: part(1)           |       |       |          |   6e1054                                                         |          |&#13;&#10;|   ACTIVATE_CNT                                |       |       |          |   00006e1054                                                     |          |&#13;&#10;|   WRITE_CNT                                   |       |       |          |   0001e0f1fc                                                     |          |&#13;&#10;|   WRITE_AUTO_PRECHARGE_CNT                    |       |       |          |   000037100c                                                     |          |&#13;&#10;|   READ_CNT                                    |       |       |          |   0001e101c0                                                     |          |&#13;&#10;|   READ_AUTO_PRECHARGE_CNT                     |       |       |          |   0000370048                                                     |          |&#13;&#10;|   REFRESH_CNT                                 |       |       |          |   0000000000                                                     |          |&#13;&#10;|   SINGLE_BANK_REFRESH_CNT                     |       |       |          |   005fbf03bb                                                     |          |&#13;&#10;| HBC_HBM_COMMAND_COUNTERS                      | HBC15 | 0     | 0000017b | 005fbd1b27000000000000003700480001e101c0000037100b0001e0f1fd0000 | reg      |&#13;&#10;|   HBC_HBM_COMMAND_COUNTERS: part(1)           |       |       |          |   6e1053                                                         |          |&#13;&#10;|   ACTIVATE_CNT                                |       |       |          |   00006e1053                                                     |          |&#13;&#10;|   WRITE_CNT                                   |       |       |          |   0001e0f1fd                                                     |          |&#13;&#10;|   WRITE_AUTO_PRECHARGE_CNT                    |       |       |          |   000037100b                                                     |          |&#13;&#10;|   READ_CNT                                    |       |       |          |   0001e101c0                                                     |          |&#13;&#10;|   READ_AUTO_PRECHARGE_CNT                     |       |       |          |   0000370048                                                     |          |&#13;&#10;|   REFRESH_CNT                                 |       |       |          |   0000000000                                                     |          |&#13;&#10;|   SINGLE_BANK_REFRESH_CNT                     |       |       |          |   005fbd1b27                                                     |          |&#13;&#10;==========================================================================================================================================================&#13;&#10;Channels additional info&#13;&#10;Histogram for register HBC_WPBQ_STATUS, block HBC0, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_WPBQ_STATUS, block HBC1, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_WPBQ_STATUS, block HBC2, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_WPBQ_STATUS, block HBC3, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_WPBQ_STATUS, block HBC4, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_WPBQ_STATUS, block HBC5, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_WPBQ_STATUS, block HBC6, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_WPBQ_STATUS, block HBC7, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_WPBQ_STATUS, block HBC8, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_WPBQ_STATUS, block HBC9, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_WPBQ_STATUS, block HBC10, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_WPBQ_STATUS, block HBC11, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_WPBQ_STATUS, block HBC12, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_WPBQ_STATUS, block HBC13, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_WPBQ_STATUS, block HBC14, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_WPBQ_STATUS, block HBC15, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_RPBQ_STATUS, block HBC0, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_RPBQ_STATUS, block HBC1, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_RPBQ_STATUS, block HBC2, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_RPBQ_STATUS, block HBC3, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_RPBQ_STATUS, block HBC4, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_RPBQ_STATUS, block HBC5, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_RPBQ_STATUS, block HBC6, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_RPBQ_STATUS, block HBC7, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_RPBQ_STATUS, block HBC8, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_RPBQ_STATUS, block HBC9, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_RPBQ_STATUS, block HBC10, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_RPBQ_STATUS, block HBC11, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_RPBQ_STATUS, block HBC12, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_RPBQ_STATUS, block HBC13, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_RPBQ_STATUS, block HBC14, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;Histogram for register HBC_RPBQ_STATUS, block HBC15, index 0:&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;................................&#13;&#10;No Interrupts were triggered for dram controllers&#13;&#10;No content for table:"controllers interrupt registers"&#13;&#10;======================================================================&#13;&#10;|                     controllers info registers                     |&#13;&#10;======================================================================&#13;&#10;| Object              | Block | Index | Address  | Value  | Property |&#13;&#10;======================================================================&#13;&#10;| HBMC_HBM_PLL_STATUS | HBMC0 | 0     | 00000109 | 2969   | reg      |&#13;&#10;|   HBM_PLL_LOCK      |       |       |          |   01   |          |&#13;&#10;|   HBM_PLL_LOCK_LOST |       |       |          |   00   |          |&#13;&#10;|   HBM_PLL_STAT_OUT  |       |       |          |   0a5a |          |&#13;&#10;|   HBM_PLL_POST_HELD |       |       |          |   00   |          |&#13;&#10;|   HBM_PLL_FB_LOCK   |       |       |          |   00   |          |&#13;&#10;| HBMC_HBM_PLL_STATUS | HBMC1 | 0     | 00000109 | 2969   | reg      |&#13;&#10;|   HBM_PLL_LOCK      |       |       |          |   01   |          |&#13;&#10;|   HBM_PLL_LOCK_LOST |       |       |          |   00   |          |&#13;&#10;|   HBM_PLL_STAT_OUT  |       |       |          |   0a5a |          |&#13;&#10;|   HBM_PLL_POST_HELD |       |       |          |   00   |          |&#13;&#10;|   HBM_PLL_FB_LOCK   |       |       |          |   00   |          |&#13;&#10;| HBMC_HBM_STATUS     | HBMC0 | 0     | 00000115 | 03     | reg      |&#13;&#10;|   HBM_TEMP          |       |       |          |   03   |          |&#13;&#10;|   HBM_PREVIOUS_TEMP |       |       |          |   00   |          |&#13;&#10;| HBMC_HBM_STATUS     | HBMC1 | 0     | 00000115 | 03     | reg      |&#13;&#10;|   HBM_TEMP          |       |       |          |   03   |          |&#13;&#10;|   HBM_PREVIOUS_TEMP |       |       |          |   00   |          |&#13;&#10;======================================================================&#13;&#10;No Interrupts were triggered for address translation&#13;&#10;No content for table:"address translation interrupt registers"&#13;&#10;======================================================================================================================================================&#13;&#10;|                                                       Address translation counter registers                                                      |&#13;&#10;======================================================================================================================================================&#13;&#10;| Object                                    | Block | Index | Address  | Value                                                            | Property |&#13;&#10;======================================================================================================================================================&#13;&#10;| TDU_WRITE_REQUEST_PATH_COUNTERS           | TDU0  | 0     | 00000102 | 0000000000000000000000000000000000                               | reg      |&#13;&#10;|   WRITE_REQUEST_COUNT                     |       |       |          |   0000000000000000                                               |          |&#13;&#10;|   WRITE_REQUEST_32_BYTE_COUNT             |       |       |          |   0000000000000000                                               |          |&#13;&#10;|   WRITE_REQUEST_RXI_WATERMARK             |       |       |          |   00                                                             |          |&#13;&#10;| TDU_WRITE_REQUEST_PATH_COUNTERS           | TDU1  | 0     | 00000102 | 0000000000000000000000000000000000                               | reg      |&#13;&#10;|   WRITE_REQUEST_COUNT                     |       |       |          |   0000000000000000                                               |          |&#13;&#10;|   WRITE_REQUEST_32_BYTE_COUNT             |       |       |          |   0000000000000000                                               |          |&#13;&#10;|   WRITE_REQUEST_RXI_WATERMARK             |       |       |          |   00                                                             |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU0  | 0     | 0000011f | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU0  | 1     | 00000120 | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU0  | 2     | 00000121 | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU0  | 3     | 00000122 | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU0  | 4     | 00000123 | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU0  | 5     | 00000124 | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU0  | 6     | 00000125 | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU0  | 7     | 00000126 | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU0  | 8     | 00000127 | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU0  | 9     | 00000128 | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU0  | 10    | 00000129 | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU0  | 11    | 0000012a | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU0  | 12    | 0000012b | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU0  | 13    | 0000012c | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU0  | 14    | 0000012d | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU0  | 15    | 0000012e | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU1  | 0     | 0000011f | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU1  | 1     | 00000120 | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU1  | 2     | 00000121 | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU1  | 3     | 00000122 | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU1  | 4     | 00000123 | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU1  | 5     | 00000124 | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU1  | 6     | 00000125 | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU1  | 7     | 00000126 | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU1  | 8     | 00000127 | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU1  | 9     | 00000128 | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU1  | 10    | 00000129 | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU1  | 11    | 0000012a | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU1  | 12    | 0000012b | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU1  | 13    | 0000012c | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU1  | 14    | 0000012d | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_WRITE_REQUEST_PER_CHANNEL_COUNT       | TDU1  | 15    | 0000012e | 000000                                                           | reg      |&#13;&#10;|   WRITE_REQUEST_PER_CHANNEL_COUNT_N       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PATH_COUNTERS            | TDU0  | 0     | 00000151 | 000000000000000000000000000000000000000000                       | reg      |&#13;&#10;|   READ_REQUEST_COUNT                      |       |       |          |   0000000000000000                                               |          |&#13;&#10;|   READ_REQUEST_32_BYTE_COUNT              |       |       |          |   0000000000000000                                               |          |&#13;&#10;|   READ_REQUEST_RXI_WATERMARK              |       |       |          |   00                                                             |          |&#13;&#10;|   READ_REQUEST_BLOCKED_BY_COHERENCY_COUNT |       |       |          |   00000000                                                       |          |&#13;&#10;| TDU_READ_REQUEST_PATH_COUNTERS            | TDU1  | 0     | 00000151 | 000000000000000000000000000000000000000000                       | reg      |&#13;&#10;|   READ_REQUEST_COUNT                      |       |       |          |   0000000000000000                                               |          |&#13;&#10;|   READ_REQUEST_32_BYTE_COUNT              |       |       |          |   0000000000000000                                               |          |&#13;&#10;|   READ_REQUEST_RXI_WATERMARK              |       |       |          |   00                                                             |          |&#13;&#10;|   READ_REQUEST_BLOCKED_BY_COHERENCY_COUNT |       |       |          |   00000000                                                       |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU0  | 0     | 0000016f | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU0  | 1     | 00000170 | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU0  | 2     | 00000171 | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU0  | 3     | 00000172 | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU0  | 4     | 00000173 | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU0  | 5     | 00000174 | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU0  | 6     | 00000175 | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU0  | 7     | 00000176 | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU0  | 8     | 00000177 | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU0  | 9     | 00000178 | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU0  | 10    | 00000179 | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU0  | 11    | 0000017a | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU0  | 12    | 0000017b | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU0  | 13    | 0000017c | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU0  | 14    | 0000017d | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU0  | 15    | 0000017e | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU1  | 0     | 0000016f | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU1  | 1     | 00000170 | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU1  | 2     | 00000171 | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU1  | 3     | 00000172 | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU1  | 4     | 00000173 | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU1  | 5     | 00000174 | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU1  | 6     | 00000175 | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU1  | 7     | 00000176 | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU1  | 8     | 00000177 | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU1  | 9     | 00000178 | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU1  | 10    | 00000179 | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU1  | 11    | 0000017a | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU1  | 12    | 0000017b | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU1  | 13    | 0000017c | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU1  | 14    | 0000017d | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_REQUEST_PER_CHANNEL_COUNT        | TDU1  | 15    | 0000017e | 000000                                                           | reg      |&#13;&#10;|   READ_REQUEST_PER_CHANNEL_COUNT_N        |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_READ_DATA_PATH_COUNTERS               | TDU0  | 0     | 000001a1 | 003c4ac2802000000000000000000000000000000000000000000000         | reg      |&#13;&#10;|   READ_DATA_COUNT                         |       |       |          |   0000000000000000                                               |          |&#13;&#10;|   READ_DATA_WITH_ERR_COUNT                |       |       |          |   00000000                                                       |          |&#13;&#10;|   READ_DATA_WITH_CORRECTED_ERR_COUNT      |       |       |          |   00000000                                                       |          |&#13;&#10;|   CHANNEL_ORDER_FIFO_WATERMARK            |       |       |          |   0000                                                           |          |&#13;&#10;|   CHANNEL_ORDER_FIFO_NOT_IRDY_COUNT       |       |       |          |   00000000                                                       |          |&#13;&#10;|   READ_DATA_TXI_CREDIT_WATERMARK          |       |       |          |   0080                                                           |          |&#13;&#10;|   READ_DATA_TXI_NOT_IRDY_COUNT            |       |       |          |   00f12b0a                                                       |          |&#13;&#10;| TDU_READ_DATA_PATH_COUNTERS               | TDU1  | 0     | 000001a1 | 003c4acb402000000000000000000000000000000000000000000000         | reg      |&#13;&#10;|   READ_DATA_COUNT                         |       |       |          |   0000000000000000                                               |          |&#13;&#10;|   READ_DATA_WITH_ERR_COUNT                |       |       |          |   00000000                                                       |          |&#13;&#10;|   READ_DATA_WITH_CORRECTED_ERR_COUNT      |       |       |          |   00000000                                                       |          |&#13;&#10;|   CHANNEL_ORDER_FIFO_WATERMARK            |       |       |          |   0000                                                           |          |&#13;&#10;|   CHANNEL_ORDER_FIFO_NOT_IRDY_COUNT       |       |       |          |   00000000                                                       |          |&#13;&#10;|   READ_DATA_TXI_CREDIT_WATERMARK          |       |       |          |   0080                                                           |          |&#13;&#10;|   READ_DATA_TXI_NOT_IRDY_COUNT            |       |       |          |   00f12b2d                                                       |          |&#13;&#10;| TDU_DRAM_BLOCKED_STATUS                   | TDU0  | 0     | 000001d3 | 0000000000000000000000000000000000000000000000000000000000000000 | reg      |&#13;&#10;|   TDU_DRAM_BLOCKED_STATUS: part(1)        |       |       |          |   00                                                             |          |&#13;&#10;|   DRAM_BLOCKED_ASSERTED_COUNT             |       |       |          |   00000000                                                       |          |&#13;&#10;|   DRAM_BLOCKED_TOTAL_DURATION_COUNT       |       |       |          |   000000000000                                                   |          |&#13;&#10;|   WRITE_PLUS_READ_LEAKY_BUCKET_STATE      |       |       |          |   0000                                                           |          |&#13;&#10;|   WRITE_PLUS_READ_LEAKY_BUCKET_WATERMARK  |       |       |          |   0000                                                           |          |&#13;&#10;|   WRITE_MINUS_READ_LEAKY_BUCKET_STATE     |       |       |          |   0000                                                           |          |&#13;&#10;|   WRITE_MINUS_READ_LEAKY_BUCKET_WATERMARK |       |       |          |   0000                                                           |          |&#13;&#10;|   WINDOW_WRITE_COUNT_WATERMARK            |       |       |          |   000000                                                         |          |&#13;&#10;|   WINDOW_READ_COUNT_WATERMARK             |       |       |          |   000000                                                         |          |&#13;&#10;|   WINDOW_READ_PLUS_WRITE_COUNT_WATERMARK  |       |       |          |   000000                                                         |          |&#13;&#10;|   LAST_WINDOW_WRITE_COUNT                 |       |       |          |   000000                                                         |          |&#13;&#10;|   LAST_WINDOW_READ_COUNT                  |       |       |          |   000000                                                         |          |&#13;&#10;|   LAST_WINDOW_READ_PLUS_WRITE_COUNT       |       |       |          |   000000                                                         |          |&#13;&#10;| TDU_DRAM_BLOCKED_STATUS                   | TDU1  | 0     | 000001d3 | 0000000000000000000000000000000000000000000000000000000000000000 | reg      |&#13;&#10;|   TDU_DRAM_BLOCKED_STATUS: part(1)        |       |       |          |   00                                                             |          |&#13;&#10;|   DRAM_BLOCKED_ASSERTED_COUNT             |       |       |          |   00000000                                                       |          |&#13;&#10;|   DRAM_BLOCKED_TOTAL_DURATION_COUNT       |       |       |          |   000000000000                                                   |          |&#13;&#10;|   WRITE_PLUS_READ_LEAKY_BUCKET_STATE      |       |       |          |   0000                                                           |          |&#13;&#10;|   WRITE_PLUS_READ_LEAKY_BUCKET_WATERMARK  |       |       |          |   0000                                                           |          |&#13;&#10;|   WRITE_MINUS_READ_LEAKY_BUCKET_STATE     |       |       |          |   0000                                                           |          |&#13;&#10;|   WRITE_MINUS_READ_LEAKY_BUCKET_WATERMARK |       |       |          |   0000                                                           |          |&#13;&#10;|   WINDOW_WRITE_COUNT_WATERMARK            |       |       |          |   000000                                                         |          |&#13;&#10;|   WINDOW_READ_COUNT_WATERMARK             |       |       |          |   000000                                                         |          |&#13;&#10;|   WINDOW_READ_PLUS_WRITE_COUNT_WATERMARK  |       |       |          |   000000                                                         |          |&#13;&#10;|   LAST_WINDOW_WRITE_COUNT                 |       |       |          |   000000                                                         |          |&#13;&#10;|   LAST_WINDOW_READ_COUNT                  |       |       |          |   000000                                                         |          |&#13;&#10;|   LAST_WINDOW_READ_PLUS_WRITE_COUNT       |       |       |          |   000000                                                         |          |&#13;&#10;======================================================================================================================================================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM DeBuG BIST dram=0 channel=5 type=all_address">DRAM DeBuG BIST dram=0 channel=5 type=all_address</a></h5>
        <textarea cols='180' rows='1' >Dram: 0 | Channel: 5 | Number of Dram BIST errors: 0x72e07dc0</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM DeBuG TEMPerature dram=0">DRAM DeBuG TEMPerature dram=0</a></h5>
        <textarea cols='180' rows='7' >========================&#13;&#10;| Dram Temperature     |&#13;&#10;========================&#13;&#10;| Dram | Temperature |&#13;&#10;========================&#13;&#10;| 0x0  | 36 C        |&#13;&#10;========================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM DeBuG ReSeT dram=0">DRAM DeBuG ReSeT dram=0</a></h5>
        <textarea cols='180' rows='1' ></textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM DeBuG VendorInfo dram=0">DRAM DeBuG VendorInfo dram=0</a></h5>
        <textarea cols='180' rows='20' >===================================================================================&#13;&#10;|                                  Dram Vendor Info                               |&#13;&#10;===================================================================================&#13;&#10;| Property               | Value              | Comments                          |&#13;&#10;===================================================================================&#13;&#10;| dram index             | 0                  |                                   |&#13;&#10;| gen2_test              | 0x1                | gen-2 feature support - see JEDEC |&#13;&#10;| ecc                    | 0x1                | support/no support for ecc        |&#13;&#10;| density                | 0x3 - 4 Gb         | memory density per channel        |&#13;&#10;| manufacturer_id        | 0x1                | Samsung                           |&#13;&#10;| manufacturing_location | 1                  | vendor specific - see vendor SPEC |&#13;&#10;| manufacturing_year     | 2018               |                                   |&#13;&#10;| manufacturing_week     | 25                 |                                   |&#13;&#10;| serial_number          | 0x0000000340040e7e | unique ID per device              |&#13;&#10;| addressing_mode        | 1                  | See JEDEC                         |&#13;&#10;| channel_available      | 0xff               |                                   |&#13;&#10;| hbm_stack_hight        | 0                  | See JEDEC                         |&#13;&#10;| model_part_number      | 64                 | vendor specific - see vendor SPEC |&#13;&#10;|                        |                    |                                   |&#13;&#10;===================================================================================</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

        <h5><a name="DRAM DeBuG LooPBack dram=0 channel=0">DRAM DeBuG LooPBack dram=0 channel=0</a></h5>
        <textarea cols='180' rows='1' >Dram: 0 | Channel: 0 | Number of Dram BIST errors: 0x00000000</textarea>

    <p><a href="#tocLink">Table of Contents</a></p>

    </body>
</html>
