
*** Running vivado
    with args -log design_1_calcPerceptron_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_calcPerceptron_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_calcPerceptron_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wask/workspace/mgr/hls_perceptron/hls/simple_perceptron/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_calcPerceptron_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16560 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1962.613 ; gain = 201.715 ; free physical = 17174 ; free virtual = 26880
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_calcPerceptron_0_0' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_calcPerceptron_0_0/synth/design_1_calcPerceptron_0_0.vhd:102]
	Parameter C_S_AXI_CRTL_BUS_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'calcPerceptron' declared at '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron.vhd:12' bound to instance 'U0' of component 'calcPerceptron' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_calcPerceptron_0_0/synth/design_1_calcPerceptron_0_0.vhd:214]
INFO: [Synth 8-638] synthesizing module 'calcPerceptron' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron.vhd:61]
	Parameter C_S_AXI_CRTL_BUS_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron.vhd:90]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron.vhd:93]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron.vhd:101]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron.vhd:268]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'calcPerceptron_CRTL_BUS_s_axi' declared at '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron_CRTL_BUS_s_axi.vhd:9' bound to instance 'calcPerceptron_CRTL_BUS_s_axi_U' of component 'calcPerceptron_CRTL_BUS_s_axi' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron.vhd:378]
INFO: [Synth 8-638] synthesizing module 'calcPerceptron_CRTL_BUS_s_axi' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron_CRTL_BUS_s_axi.vhd:67]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'calcPerceptron_CRTL_BUS_s_axi' (1#1) [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron_CRTL_BUS_s_axi.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1.vhd:8' bound to instance 'calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U1' of component 'calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron.vhd:410]
INFO: [Synth 8-638] synthesizing module 'calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'calcPerceptron_ap_fadd_3_full_dsp_32' declared at '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/ip/calcPerceptron_ap_fadd_3_full_dsp_32.vhd:59' bound to instance 'calcPerceptron_ap_fadd_3_full_dsp_32_u' of component 'calcPerceptron_ap_fadd_3_full_dsp_32' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1.vhd:56]
INFO: [Synth 8-638] synthesizing module 'calcPerceptron_ap_fadd_3_full_dsp_32' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/ip/calcPerceptron_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/ip/calcPerceptron_ap_fadd_3_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'calcPerceptron_ap_fadd_3_full_dsp_32' (19#1) [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/ip/calcPerceptron_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1' (20#1) [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1' declared at '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1.vhd:8' bound to instance 'calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2' of component 'calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron.vhd:425]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1' declared at '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1.vhd:8' bound to instance 'calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U3' of component 'calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron.vhd:440]
INFO: [Synth 8-638] synthesizing module 'calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'calcPerceptron_ap_fmul_2_max_dsp_32' declared at '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/ip/calcPerceptron_ap_fmul_2_max_dsp_32.vhd:59' bound to instance 'calcPerceptron_ap_fmul_2_max_dsp_32_u' of component 'calcPerceptron_ap_fmul_2_max_dsp_32' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1.vhd:56]
INFO: [Synth 8-638] synthesizing module 'calcPerceptron_ap_fmul_2_max_dsp_32' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/ip/calcPerceptron_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/ip/calcPerceptron_ap_fmul_2_max_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'calcPerceptron_ap_fmul_2_max_dsp_32' (28#1) [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/ip/calcPerceptron_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1' (29#1) [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 10 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1' declared at '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1.vhd:8' bound to instance 'calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4' of component 'calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron.vhd:455]
INFO: [Synth 8-638] synthesizing module 'calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 10 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'calcPerceptron_ap_frecip_8_full_dsp_32' declared at '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/ip/calcPerceptron_ap_frecip_8_full_dsp_32.vhd:59' bound to instance 'calcPerceptron_ap_frecip_8_full_dsp_32_u' of component 'calcPerceptron_ap_frecip_8_full_dsp_32' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1.vhd:51]
INFO: [Synth 8-638] synthesizing module 'calcPerceptron_ap_frecip_8_full_dsp_32' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/ip/calcPerceptron_ap_frecip_8_full_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 1 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 8 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/ip/calcPerceptron_ap_frecip_8_full_dsp_32.vhd:205]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "distributed" *) on module flt_recip_approx 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'calcPerceptron_ap_frecip_8_full_dsp_32' (43#1) [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/ip/calcPerceptron_ap_frecip_8_full_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1' (44#1) [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1' declared at '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1.vhd:8' bound to instance 'calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5' of component 'calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron.vhd:470]
INFO: [Synth 8-638] synthesizing module 'calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'calcPerceptron_ap_fexp_7_full_dsp_32' declared at '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/ip/calcPerceptron_ap_fexp_7_full_dsp_32.vhd:59' bound to instance 'calcPerceptron_ap_fexp_7_full_dsp_32_u' of component 'calcPerceptron_ap_fexp_7_full_dsp_32' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1.vhd:51]
INFO: [Synth 8-638] synthesizing module 'calcPerceptron_ap_fexp_7_full_dsp_32' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/ip/calcPerceptron_ap_fexp_7_full_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 1 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 7 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/ip/calcPerceptron_ap_fexp_7_full_dsp_32.vhd:205]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'calcPerceptron_ap_fexp_7_full_dsp_32' (59#1) [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/ip/calcPerceptron_ap_fexp_7_full_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1' (60#1) [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'calcPerceptron' (61#1) [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'design_1_calcPerceptron_0_0' (62#1) [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_calcPerceptron_0_0/synth/design_1_calcPerceptron_0_0.vhd:102]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized105 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized105 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized105 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized95 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized95 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized95 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized95 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized95 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized81 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized81 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized81 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized81 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized81 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design compare_eq_im__parameterized4 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized132 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized132 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized132 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized132 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized132 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized12 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized130 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized130 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized130 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized128 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized128 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized128 has unconnected port SINIT
WARNING: [Synth 8-3331] design renorm_and_round_logic has unconnected port EXP_OUT[7]
WARNING: [Synth 8-3331] design renorm_and_round_logic has unconnected port EXP_OUT[6]
WARNING: [Synth 8-3331] design renorm_and_round_logic has unconnected port EXP_OUT[5]
WARNING: [Synth 8-3331] design renorm_and_round_logic has unconnected port EXP_OUT[4]
WARNING: [Synth 8-3331] design renorm_and_round_logic has unconnected port EXP_OUT[3]
WARNING: [Synth 8-3331] design renorm_and_round_logic has unconnected port EXP_OUT[2]
WARNING: [Synth 8-3331] design renorm_and_round_logic has unconnected port EXP_OUT[1]
WARNING: [Synth 8-3331] design renorm_and_round_logic has unconnected port EXP_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized126 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized126 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2225.332 ; gain = 464.434 ; free physical = 17044 ; free virtual = 26754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 2225.332 ; gain = 464.434 ; free physical = 17021 ; free virtual = 26751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 2225.332 ; gain = 464.434 ; free physical = 17021 ; free virtual = 26751
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2225.332 ; gain = 0.000 ; free physical = 17012 ; free virtual = 26742
INFO: [Netlist 29-17] Analyzing 332 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_calcPerceptron_0_0/constraints/calcPerceptron_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_calcPerceptron_0_0/constraints/calcPerceptron_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/design_1_calcPerceptron_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/design_1_calcPerceptron_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2352.176 ; gain = 0.000 ; free physical = 16942 ; free virtual = 26672
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  FDE => FDRE: 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2352.176 ; gain = 0.000 ; free physical = 16942 ; free virtual = 26672
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 2352.176 ; gain = 591.277 ; free physical = 17025 ; free virtual = 26755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 2352.176 ; gain = 591.277 ; free physical = 17025 ; free virtual = 26755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/design_1_calcPerceptron_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 2352.176 ; gain = 591.277 ; free physical = 17025 ; free virtual = 26755
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'calcPerceptron_CRTL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'calcPerceptron_CRTL_BUS_s_axi'
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'calcPerceptron_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'calcPerceptron_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 2352.176 ; gain = 591.277 ; free physical = 17040 ; free virtual = 26761
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1:/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1:/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1:/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1:/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1:/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1:/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U3/calcPerceptron_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U3/calcPerceptron_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U3/calcPerceptron_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U3/calcPerceptron_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/DELAY_OVERFLOW' (delay__parameterized0) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/DELAY_OVERFLOW' (delay__parameterized0) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/ce_r_reg' into 'calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U1/ce_r_reg' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U3/ce_r_reg' into 'calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U1/ce_r_reg' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1.vhd:70]
INFO: [Synth 8-4471] merging register 'calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/ce_r_reg' into 'calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U1/ce_r_reg' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1.vhd:63]
INFO: [Synth 8-4471] merging register 'calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/ce_r_reg' into 'calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U1/ce_r_reg' [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ipshared/4aca/hdl/vhdl/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1.vhd:63]
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/DEL_SIGN/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Fr_less_than_one_at_res_exp/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_RND1_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[24] )
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.y_reg/i_pipe/opt_has_pipe.first_q_reg[16]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.y_reg/i_pipe/opt_has_pipe.first_q_reg[17]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.y_reg/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate_delay_balance/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.y_reg/i_pipe/opt_has_pipe.first_q_reg[19]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate_delay_balance/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.y_reg/i_pipe/opt_has_pipe.first_q_reg[20]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate_delay_balance/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.y_reg/i_pipe/opt_has_pipe.first_q_reg[21]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate_delay_balance/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.y_reg/i_pipe/opt_has_pipe.first_q_reg[22]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate_delay_balance/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/a2_ma2_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a_delay_balance/i_pipe/opt_has_pipe.first_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/a2_ma2_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a_delay_balance/i_pipe/opt_has_pipe.first_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/a2_ma2_delay_balance/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a_delay_balance/i_pipe/opt_has_pipe.first_q_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/a2_ma2_delay_balance/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a_delay_balance/i_pipe/opt_has_pipe.first_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/a2_ma2_delay_balance/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a_delay_balance/i_pipe/opt_has_pipe.first_q_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/a2_ma2_delay_balance/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a_delay_balance/i_pipe/opt_has_pipe.first_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/a2_ma2_delay_balance/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a_delay_balance/i_pipe/opt_has_pipe.first_q_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/a2_ma2_delay_balance/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a_delay_balance/i_pipe/opt_has_pipe.first_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a3_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a_delay_balance/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a3_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a_delay_balance/i_pipe/opt_has_pipe.first_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a3_delay_balance/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a_delay_balance/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a3_delay_balance/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a_delay_balance/i_pipe/opt_has_pipe.first_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a3_delay_balance/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a_delay_balance/i_pipe/opt_has_pipe.first_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a3_delay_balance/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a_delay_balance/i_pipe/opt_has_pipe.first_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a3_delay_balance/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a_delay_balance/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a_delay_balance/i_pipe/opt_has_pipe.first_q_reg[14]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/a2_ma3_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a_delay_balance/i_pipe/opt_has_pipe.first_q_reg[15]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/a2_ma3_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/a2_ma3_delay_balance/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a_delay_balance/i_pipe/opt_has_pipe.first_q_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/a2_ma3_delay_balance/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a_delay_balance/i_pipe/opt_has_pipe.first_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/a2_ma3_delay_balance/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a_delay_balance/i_pipe/opt_has_pipe.first_q_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/a2_ma3_delay_balance/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a_delay_balance/i_pipe/opt_has_pipe.first_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/a2_ma3_delay_balance/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a_delay_balance/i_pipe/opt_has_pipe.first_q_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/a2_ma3_delay_balance/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a_delay_balance/i_pipe/opt_has_pipe.first_q_reg[21]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U1/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/dout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\tmp_i_i_reg_221_reg[31] )
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[20]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[21]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/din0_buf1_reg[31] )
INFO: [Synth 8-3886] merging instance 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]' (FDE) to 'U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
WARNING: [Synth 8-3332] Sequential element (calcPerceptron_CRTL_BUS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module calcPerceptron.
WARNING: [Synth 8-3332] Sequential element (calcPerceptron_CRTL_BUS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module calcPerceptron.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 2352.176 ; gain = 591.277 ; free physical = 16977 ; free virtual = 26688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:00 . Memory (MB): peak = 2352.176 ; gain = 591.277 ; free physical = 16789 ; free virtual = 26499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:01 . Memory (MB): peak = 2352.176 ; gain = 591.277 ; free physical = 16789 ; free virtual = 26495
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:02 . Memory (MB): peak = 2352.176 ; gain = 591.277 ; free physical = 16833 ; free virtual = 26539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 2352.176 ; gain = 591.277 ; free physical = 16806 ; free virtual = 26515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 2352.176 ; gain = 591.277 ; free physical = 16805 ; free virtual = 26514
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 2352.176 ; gain = 591.277 ; free physical = 16801 ; free virtual = 26510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 2352.176 ; gain = 591.277 ; free physical = 16801 ; free virtual = 26510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 2352.176 ; gain = 591.277 ; free physical = 16802 ; free virtual = 26511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:07 . Memory (MB): peak = 2352.176 ; gain = 591.277 ; free physical = 16802 ; free virtual = 26511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    14|
|2     |DSP48E1    |     2|
|3     |DSP48E1_1  |     3|
|4     |DSP48E1_10 |     2|
|5     |DSP48E1_11 |     1|
|6     |DSP48E1_12 |     1|
|7     |DSP48E1_13 |     1|
|8     |DSP48E1_2  |     1|
|9     |DSP48E1_3  |     1|
|10    |DSP48E1_4  |     4|
|11    |DSP48E1_6  |     1|
|12    |DSP48E1_7  |     1|
|13    |DSP48E1_8  |     2|
|14    |DSP48E1_9  |     2|
|15    |LUT1       |    28|
|16    |LUT2       |   204|
|17    |LUT3       |   290|
|18    |LUT4       |   205|
|19    |LUT5       |   204|
|20    |LUT6       |   663|
|21    |MUXCY      |   201|
|22    |MUXF7      |   193|
|23    |MUXF8      |     2|
|24    |SRL16E     |    54|
|25    |SRLC32E    |     7|
|26    |XORCY      |    51|
|27    |FDE        |     8|
|28    |FDRE       |  1246|
|29    |FDSE       |     8|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:07 . Memory (MB): peak = 2352.176 ; gain = 591.277 ; free physical = 16802 ; free virtual = 26511
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 383 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:03 . Memory (MB): peak = 2352.176 ; gain = 464.434 ; free physical = 16870 ; free virtual = 26579
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:07 . Memory (MB): peak = 2352.176 ; gain = 591.277 ; free physical = 16870 ; free virtual = 26579
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2352.176 ; gain = 0.000 ; free physical = 16939 ; free virtual = 26648
INFO: [Netlist 29-17] Analyzing 491 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2352.176 ; gain = 0.000 ; free physical = 16852 ; free virtual = 26586
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 57 instances
  FDE => FDRE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
208 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:17 . Memory (MB): peak = 2352.176 ; gain = 840.812 ; free physical = 17049 ; free virtual = 26784
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2352.176 ; gain = 0.000 ; free physical = 17049 ; free virtual = 26784
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/design_1_calcPerceptron_0_0_synth_1/design_1_calcPerceptron_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_calcPerceptron_0_0, cache-ID = 054c5937508ab652
INFO: [Coretcl 2-1174] Renamed 302 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2376.188 ; gain = 0.000 ; free physical = 17063 ; free virtual = 26786
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/design_1_calcPerceptron_0_0_synth_1/design_1_calcPerceptron_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_calcPerceptron_0_0_utilization_synth.rpt -pb design_1_calcPerceptron_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 26 20:06:42 2020...
