{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764799161003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764799161003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 16:59:20 2025 " "Processing started: Wed Dec 03 16:59:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764799161003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764799161003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764799161004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1764799161994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arch_ALU " "Found design unit 1: ALU-arch_ALU" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764799163815 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764799163815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764799163815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_ALU-rtl " "Found design unit 1: TOP_ALU-rtl" {  } { { "TOP_ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/TOP_ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764799163818 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_ALU " "Found entity 1: TOP_ALU" {  } { { "TOP_ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/TOP_ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764799163818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764799163818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin8_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin8_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin8_to_bcd-rtl " "Found design unit 1: bin8_to_bcd-rtl" {  } { { "bin8_to_bcd.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/bin8_to_bcd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764799163822 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin8_to_bcd " "Found entity 1: bin8_to_bcd" {  } { { "bin8_to_bcd.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/bin8_to_bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764799163822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764799163822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_7seg-rtl " "Found design unit 1: bcd_to_7seg-rtl" {  } { { "bcd_to_7seg.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/bcd_to_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764799163825 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7seg " "Found entity 1: bcd_to_7seg" {  } { { "bcd_to_7seg.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/bcd_to_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764799163825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764799163825 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_ALU " "Elaborating entity \"TOP_ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1764799164025 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sel_ALU TOP_ALU.vhd(21) " "VHDL Signal Declaration warning at TOP_ALU.vhd(21): used explicit default value for signal \"sel_ALU\" because signal was never assigned a value" {  } { { "TOP_ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/TOP_ALU.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764799164049 "|TOP_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:U_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:U_ALU\"" {  } { { "TOP_ALU.vhd" "U_ALU" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/TOP_ALU.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764799164114 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Result ALU.vhd(18) " "VHDL Process Statement warning at ALU.vhd(18): inferring latch(es) for signal or variable \"Result\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1764799164122 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NZVC ALU.vhd(18) " "VHDL Process Statement warning at ALU.vhd(18): inferring latch(es) for signal or variable \"NZVC\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1764799164122 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[0\] ALU.vhd(18) " "Inferred latch for \"NZVC\[0\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764799164122 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[1\] ALU.vhd(18) " "Inferred latch for \"NZVC\[1\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764799164122 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[2\] ALU.vhd(18) " "Inferred latch for \"NZVC\[2\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764799164122 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[3\] ALU.vhd(18) " "Inferred latch for \"NZVC\[3\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764799164122 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] ALU.vhd(18) " "Inferred latch for \"Result\[0\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764799164122 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] ALU.vhd(18) " "Inferred latch for \"Result\[1\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764799164122 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] ALU.vhd(18) " "Inferred latch for \"Result\[2\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764799164122 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] ALU.vhd(18) " "Inferred latch for \"Result\[3\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764799164122 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] ALU.vhd(18) " "Inferred latch for \"Result\[4\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764799164122 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] ALU.vhd(18) " "Inferred latch for \"Result\[5\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764799164122 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] ALU.vhd(18) " "Inferred latch for \"Result\[6\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764799164122 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] ALU.vhd(18) " "Inferred latch for \"Result\[7\]\" at ALU.vhd(18)" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764799164122 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin8_to_bcd bin8_to_bcd:U_A_BCD " "Elaborating entity \"bin8_to_bcd\" for hierarchy \"bin8_to_bcd:U_A_BCD\"" {  } { { "TOP_ALU.vhd" "U_A_BCD" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/TOP_ALU.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764799164124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_7seg bcd_to_7seg:U_AHI " "Elaborating entity \"bcd_to_7seg\" for hierarchy \"bcd_to_7seg:U_AHI\"" {  } { { "TOP_ALU.vhd" "U_AHI" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/TOP_ALU.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764799164129 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:U_ALU\|NZVC\[2\] " "LATCH primitive \"ALU:U_ALU\|NZVC\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1764799164571 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:U_ALU\|NZVC\[1\] " "LATCH primitive \"ALU:U_ALU\|NZVC\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1764799164571 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:U_ALU\|NZVC\[0\] " "LATCH primitive \"ALU:U_ALU\|NZVC\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1764799164571 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:U_ALU\|Result\[0\] " "LATCH primitive \"ALU:U_ALU\|Result\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1764799164572 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:U_ALU\|Result\[1\] " "LATCH primitive \"ALU:U_ALU\|Result\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1764799164572 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:U_ALU\|Result\[2\] " "LATCH primitive \"ALU:U_ALU\|Result\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1764799164572 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:U_ALU\|Result\[3\] " "LATCH primitive \"ALU:U_ALU\|Result\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1764799164572 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:U_ALU\|Result\[4\] " "LATCH primitive \"ALU:U_ALU\|Result\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1764799164572 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:U_ALU\|Result\[5\] " "LATCH primitive \"ALU:U_ALU\|Result\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1764799164572 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:U_ALU\|Result\[6\] " "LATCH primitive \"ALU:U_ALU\|Result\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1764799164572 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:U_ALU\|Result\[7\] " "LATCH primitive \"ALU:U_ALU\|Result\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1764799164572 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:U_ALU\|NZVC\[3\] " "LATCH primitive \"ALU:U_ALU\|NZVC\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1764799164572 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:U_ALU\|NZVC\[2\] " "LATCH primitive \"ALU:U_ALU\|NZVC\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1764799164598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:U_ALU\|NZVC\[1\] " "LATCH primitive \"ALU:U_ALU\|NZVC\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1764799164598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:U_ALU\|NZVC\[0\] " "LATCH primitive \"ALU:U_ALU\|NZVC\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1764799164598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:U_ALU\|Result\[0\] " "LATCH primitive \"ALU:U_ALU\|Result\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1764799164598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:U_ALU\|Result\[1\] " "LATCH primitive \"ALU:U_ALU\|Result\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1764799164598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:U_ALU\|Result\[2\] " "LATCH primitive \"ALU:U_ALU\|Result\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1764799164598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:U_ALU\|Result\[3\] " "LATCH primitive \"ALU:U_ALU\|Result\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1764799164598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:U_ALU\|Result\[4\] " "LATCH primitive \"ALU:U_ALU\|Result\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1764799164598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:U_ALU\|Result\[5\] " "LATCH primitive \"ALU:U_ALU\|Result\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1764799164598 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:U_ALU\|Result\[6\] " "LATCH primitive \"ALU:U_ALU\|Result\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1764799164599 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:U_ALU\|Result\[7\] " "LATCH primitive \"ALU:U_ALU\|Result\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1764799164599 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:U_ALU\|NZVC\[3\] " "LATCH primitive \"ALU:U_ALU\|NZVC\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/ALU.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1764799164599 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin8_to_bcd:U_A_BCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin8_to_bcd:U_A_BCD\|Div0\"" {  } { { "bin8_to_bcd.vhd" "Div0" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/bin8_to_bcd.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764799164705 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin8_to_bcd:U_A_BCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin8_to_bcd:U_A_BCD\|Mod0\"" {  } { { "bin8_to_bcd.vhd" "Mod0" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/bin8_to_bcd.vhd" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764799164705 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin8_to_bcd:U_B_BCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin8_to_bcd:U_B_BCD\|Div0\"" {  } { { "bin8_to_bcd.vhd" "Div0" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/bin8_to_bcd.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764799164705 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin8_to_bcd:U_R_BCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin8_to_bcd:U_R_BCD\|Div0\"" {  } { { "bin8_to_bcd.vhd" "Div0" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/bin8_to_bcd.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764799164705 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin8_to_bcd:U_B_BCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin8_to_bcd:U_B_BCD\|Mod0\"" {  } { { "bin8_to_bcd.vhd" "Mod0" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/bin8_to_bcd.vhd" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764799164705 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin8_to_bcd:U_R_BCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin8_to_bcd:U_R_BCD\|Mod0\"" {  } { { "bin8_to_bcd.vhd" "Mod0" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/bin8_to_bcd.vhd" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764799164705 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1764799164705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin8_to_bcd:U_A_BCD\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bin8_to_bcd:U_A_BCD\|lpm_divide:Div0\"" {  } { { "bin8_to_bcd.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/bin8_to_bcd.vhd" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764799165070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin8_to_bcd:U_A_BCD\|lpm_divide:Div0 " "Instantiated megafunction \"bin8_to_bcd:U_A_BCD\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764799165073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764799165073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764799165073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764799165073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764799165073 ""}  } { { "bin8_to_bcd.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/bin8_to_bcd.vhd" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764799165073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gvo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gvo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gvo " "Found entity 1: lpm_divide_gvo" {  } { { "db/lpm_divide_gvo.tdf" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/db/lpm_divide_gvo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764799165247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764799165247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764799165269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764799165269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t5f " "Found entity 1: alt_u_div_t5f" {  } { { "db/alt_u_div_t5f.tdf" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/db/alt_u_div_t5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764799165324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764799165324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764799165438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764799165438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764799165546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764799165546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_pt9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_pt9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_pt9 " "Found entity 1: lpm_abs_pt9" {  } { { "db/lpm_abs_pt9.tdf" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/db/lpm_abs_pt9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764799165568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764799165568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_9v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_9v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_9v9 " "Found entity 1: lpm_abs_9v9" {  } { { "db/lpm_abs_9v9.tdf" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/db/lpm_abs_9v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764799165584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764799165584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin8_to_bcd:U_A_BCD\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bin8_to_bcd:U_A_BCD\|lpm_divide:Mod0\"" {  } { { "bin8_to_bcd.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/bin8_to_bcd.vhd" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764799165598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin8_to_bcd:U_A_BCD\|lpm_divide:Mod0 " "Instantiated megafunction \"bin8_to_bcd:U_A_BCD\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764799165598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764799165598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764799165598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764799165598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764799165598 ""}  } { { "bin8_to_bcd.vhd" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/bin8_to_bcd.vhd" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764799165598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3po.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3po.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3po " "Found entity 1: lpm_divide_3po" {  } { { "db/lpm_divide_3po.tdf" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/db/lpm_divide_3po.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764799165682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764799165682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764799165722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764799165722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "C:/altera/13.1/VHDL/ALU_FINAL/ALU/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764799165818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764799165818 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1764799167315 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1764799168612 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764799168612 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1351 " "Implemented 1351 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1764799169277 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1764799169277 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1308 " "Implemented 1308 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1764799169277 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1764799169277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764799169404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 16:59:29 2025 " "Processing ended: Wed Dec 03 16:59:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764799169404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764799169404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764799169404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764799169404 ""}
