
*** Running vivado
    with args -log chenillard.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source chenillard.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source chenillard.tcl -notrace
Command: synth_design -top chenillard -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22253 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1275.277 ; gain = 86.844 ; free physical = 1165 ; free virtual = 11606
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'chenillard' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/sources_1/imports/new/chenillard.vhd:40]
INFO: [Synth 8-3491] module 'clk_div' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/sources_1/imports/new/clk_div.vhd:35' bound to instance 'Inst_clk_div' of component 'clk_div' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/sources_1/imports/new/chenillard.vhd:57]
INFO: [Synth 8-638] synthesizing module 'clk_div' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/sources_1/imports/new/clk_div.vhd:40]
WARNING: [Synth 8-614] signal 'clk_4Hz_i' is read in the process but is not in the sensitivity list [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/sources_1/imports/new/clk_div.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/sources_1/imports/new/clk_div.vhd:40]
INFO: [Synth 8-3491] module 'shift_vector' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/sources_1/imports/new/shift_vector.vhd:35' bound to instance 'Inst_shift_vector' of component 'shift_vector' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/sources_1/imports/new/chenillard.vhd:58]
INFO: [Synth 8-638] synthesizing module 'shift_vector' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/sources_1/imports/new/shift_vector.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'shift_vector' (2#1) [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/sources_1/imports/new/shift_vector.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'chenillard' (3#1) [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/sources_1/imports/new/chenillard.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1319.902 ; gain = 131.469 ; free physical = 1178 ; free virtual = 11619
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1319.902 ; gain = 131.469 ; free physical = 1177 ; free virtual = 11618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1319.902 ; gain = 131.469 ; free physical = 1177 ; free virtual = 11618
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/constrs_1/imports/TP_4/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/chenillard_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/chenillard_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1643.238 ; gain = 0.000 ; free physical = 928 ; free virtual = 11369
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1643.238 ; gain = 454.805 ; free physical = 1005 ; free virtual = 11446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1643.238 ; gain = 454.805 ; free physical = 1005 ; free virtual = 11446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1643.238 ; gain = 454.805 ; free physical = 1007 ; free virtual = 11448
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_4Hz_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/sources_1/imports/new/shift_vector.vhd:51]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.srcs/sources_1/imports/new/shift_vector.vhd:63]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1643.238 ; gain = 454.805 ; free physical = 997 ; free virtual = 11438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shift_vector 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "Inst_clk_div/clk_4Hz_i" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (Inst_shift_vector/position_reg[31]) is unused and will be removed from module chenillard.
WARNING: [Synth 8-3332] Sequential element (Inst_shift_vector/position_reg[30]) is unused and will be removed from module chenillard.
WARNING: [Synth 8-3332] Sequential element (Inst_shift_vector/position_reg[29]) is unused and will be removed from module chenillard.
WARNING: [Synth 8-3332] Sequential element (Inst_shift_vector/position_reg[28]) is unused and will be removed from module chenillard.
WARNING: [Synth 8-3332] Sequential element (Inst_shift_vector/position_reg[27]) is unused and will be removed from module chenillard.
WARNING: [Synth 8-3332] Sequential element (Inst_shift_vector/position_reg[26]) is unused and will be removed from module chenillard.
WARNING: [Synth 8-3332] Sequential element (Inst_shift_vector/position_reg[25]) is unused and will be removed from module chenillard.
WARNING: [Synth 8-3332] Sequential element (Inst_shift_vector/position_reg[24]) is unused and will be removed from module chenillard.
WARNING: [Synth 8-3332] Sequential element (Inst_shift_vector/position_reg[23]) is unused and will be removed from module chenillard.
WARNING: [Synth 8-3332] Sequential element (Inst_shift_vector/position_reg[22]) is unused and will be removed from module chenillard.
WARNING: [Synth 8-3332] Sequential element (Inst_shift_vector/position_reg[21]) is unused and will be removed from module chenillard.
WARNING: [Synth 8-3332] Sequential element (Inst_shift_vector/position_reg[20]) is unused and will be removed from module chenillard.
WARNING: [Synth 8-3332] Sequential element (Inst_shift_vector/position_reg[19]) is unused and will be removed from module chenillard.
WARNING: [Synth 8-3332] Sequential element (Inst_shift_vector/position_reg[18]) is unused and will be removed from module chenillard.
WARNING: [Synth 8-3332] Sequential element (Inst_shift_vector/position_reg[17]) is unused and will be removed from module chenillard.
WARNING: [Synth 8-3332] Sequential element (Inst_shift_vector/position_reg[16]) is unused and will be removed from module chenillard.
WARNING: [Synth 8-3332] Sequential element (Inst_shift_vector/position_reg[15]) is unused and will be removed from module chenillard.
WARNING: [Synth 8-3332] Sequential element (Inst_shift_vector/position_reg[14]) is unused and will be removed from module chenillard.
WARNING: [Synth 8-3332] Sequential element (Inst_shift_vector/position_reg[13]) is unused and will be removed from module chenillard.
WARNING: [Synth 8-3332] Sequential element (Inst_shift_vector/position_reg[12]) is unused and will be removed from module chenillard.
WARNING: [Synth 8-3332] Sequential element (Inst_shift_vector/position_reg[11]) is unused and will be removed from module chenillard.
WARNING: [Synth 8-3332] Sequential element (Inst_shift_vector/position_reg[10]) is unused and will be removed from module chenillard.
WARNING: [Synth 8-3332] Sequential element (Inst_shift_vector/position_reg[9]) is unused and will be removed from module chenillard.
WARNING: [Synth 8-3332] Sequential element (Inst_shift_vector/position_reg[8]) is unused and will be removed from module chenillard.
WARNING: [Synth 8-3332] Sequential element (Inst_shift_vector/position_reg[7]) is unused and will be removed from module chenillard.
WARNING: [Synth 8-3332] Sequential element (Inst_shift_vector/position_reg[6]) is unused and will be removed from module chenillard.
WARNING: [Synth 8-3332] Sequential element (Inst_shift_vector/position_reg[5]) is unused and will be removed from module chenillard.
WARNING: [Synth 8-3332] Sequential element (Inst_shift_vector/position_reg[4]) is unused and will be removed from module chenillard.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1643.238 ; gain = 454.805 ; free physical = 985 ; free virtual = 11427
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1643.238 ; gain = 454.805 ; free physical = 860 ; free virtual = 11303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1643.238 ; gain = 454.805 ; free physical = 859 ; free virtual = 11302
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1643.238 ; gain = 454.805 ; free physical = 859 ; free virtual = 11301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1643.238 ; gain = 454.805 ; free physical = 859 ; free virtual = 11302
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1643.238 ; gain = 454.805 ; free physical = 859 ; free virtual = 11302
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1643.238 ; gain = 454.805 ; free physical = 859 ; free virtual = 11302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1643.238 ; gain = 454.805 ; free physical = 859 ; free virtual = 11302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1643.238 ; gain = 454.805 ; free physical = 859 ; free virtual = 11302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1643.238 ; gain = 454.805 ; free physical = 859 ; free virtual = 11302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     2|
|4     |LUT2   |    29|
|5     |LUT3   |     4|
|6     |LUT4   |    12|
|7     |LUT5   |     2|
|8     |LUT6   |    24|
|9     |FDRE   |    46|
|10    |IBUF   |    17|
|11    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-------------+------+
|      |Instance            |Module       |Cells |
+------+--------------------+-------------+------+
|1     |top                 |             |   160|
|2     |  Inst_clk_div      |clk_div      |    41|
|3     |  Inst_shift_vector |shift_vector |    84|
+------+--------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1643.238 ; gain = 454.805 ; free physical = 859 ; free virtual = 11302
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1643.238 ; gain = 131.469 ; free physical = 913 ; free virtual = 11355
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1643.246 ; gain = 454.805 ; free physical = 914 ; free virtual = 11357
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 61 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1643.246 ; gain = 460.695 ; free physical = 910 ; free virtual = 11353
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_4/TP_4_2.3/TP_4_2.3.runs/synth_1/chenillard.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file chenillard_utilization_synth.rpt -pb chenillard_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1667.250 ; gain = 0.000 ; free physical = 911 ; free virtual = 11354
INFO: [Common 17-206] Exiting Vivado at Thu Oct  4 16:32:34 2018...
