
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vitis/2020.1/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/xilinx/Vitis/2020.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'luoyanl2' on host 'hal-fpga-x86.ncsa.illinois.edu' (Linux_x86_64 version 3.10.0-1160.102.1.el7.x86_64) on Tue Dec 12 09:51:28 CST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/luoyanl2/ece527_taskpar/fpga_kernels/nms_hls'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/luoyanl2/ece527_taskpar/fpga_kernels/nms_hls/test.prj'.
WARNING: [HLS 200-40] No /home/luoyanl2/ece527_taskpar/fpga_kernels/nms_hls/test.prj/solution1/solution1.aps file found.
INFO: [HLS 200-10] Adding design file '../src/nms.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/luoyanl2/ece527_taskpar/fpga_kernels/nms_hls/test.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /home/luoyanl2/ece527_taskpar/fpga_kernels/nms_hls/test.prj/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1505.html
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory `/home/luoyanl2/ece527_taskpar/fpga_kernels/nms_hls/test.prj/solution1/csim/build'
   Compiling ../../../../test.cpp in debug mode
   Compiling ../../../../../src/nms.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory `/home/luoyanl2/ece527_taskpar/fpga_kernels/nms_hls/test.prj/solution1/csim/build'
[+] NonMaxSupression passed!
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file '../src/nms.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1668.570 ; gain = 1235.934 ; free physical = 57434 ; free virtual = 136839
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1668.570 ; gain = 1235.934 ; free physical = 57434 ; free virtual = 136839
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1668.570 ; gain = 1235.934 ; free physical = 57431 ; free virtual = 136836
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1668.570 ; gain = 1235.934 ; free physical = 57430 ; free virtual = 136835
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'nms' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'nms' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_32_2' (../src/nms.cpp:32) in function 'nms' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_41_3' (../src/nms.cpp:41) in function 'nms' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_4' (../src/nms.cpp:48) in function 'nms' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_5' (../src/nms.cpp:49) in function 'nms' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_54_6' (../src/nms.cpp:54) in function 'nms' completely with a factor of 3.
INFO: [XFORM 203-131] Reshaping array 'line_buf' (../src/nms.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf' (../src/nms.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window_buf' (../src/nms.cpp:25) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'nms' (../src/nms.cpp:24:59)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1668.570 ; gain = 1235.934 ; free physical = 57391 ; free virtual = 136796
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' 
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' (../src/nms.cpp:42:34)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buf' (../src/nms.cpp:45:33)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1668.570 ; gain = 1235.934 ; free physical = 57384 ; free virtual = 136790
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nms' ...
WARNING: [SYN 201-107] Renaming port name 'nms/out' to 'nms/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('line_buf_addr_2_write_ln45', ../src/nms.cpp:45) of constant <constant:_ssdm_op_Write.bram.i48> on array 'line_buf', ../src/nms.cpp:24 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'line_buf'.
Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 9.
WARNING: [HLS 200-871] Estimated clock period (2.414ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.675ns, effective delay budget: 1.825ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-871.html
WARNING: [HLS 200-1016] The critical path in module 'nms' consists of the following:	'phi' operation ('empty_35') with incoming values : ('empty_37') [50]  (0 ns)
	'mul' operation ('mul') [66]  (1.27 ns)
	blocking operation 1.14 ns on control path)

Resolution: For help on HLS 200-1016 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.07 seconds; current allocated memory: 208.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 218.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nms/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nms/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nms' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_5ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nms'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 219.658 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'nms_mul_7ns_5ns_11_1_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'nms_line_buf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1668.570 ; gain = 1235.934 ; free physical = 57365 ; free virtual = 136774
INFO: [VHDL 208-304] Generating VHDL RTL for nms.
INFO: [VLOG 209-307] Generating Verilog RTL for nms.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 414.25 MHz
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
make[1]: Entering directory `/home/luoyanl2/ece527_taskpar/fpga_kernels/nms_hls/test.prj/solution1/sim/wrapc'
   Build using "/opt/xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_nms.cpp
   Compiling nms.cpp_pre.cpp.tb.cpp
   Compiling test.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
make[1]: Leaving directory `/home/luoyanl2/ece527_taskpar/fpga_kernels/nms_hls/test.prj/solution1/sim/wrapc'
INFO: [COSIM 212-302] Starting C TB testing ... 
[+] NonMaxSupression passed!
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_nms_top glbl -prj nms.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --lib ieee_proposed=./ieee_proposed -s nms 
Multi-threading is on. Using 22 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luoyanl2/ece527_taskpar/fpga_kernels/nms_hls/test.prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luoyanl2/ece527_taskpar/fpga_kernels/nms_hls/test.prj/solution1/sim/verilog/nms.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_nms_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luoyanl2/ece527_taskpar/fpga_kernels/nms_hls/test.prj/solution1/sim/verilog/AESL_automem_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luoyanl2/ece527_taskpar/fpga_kernels/nms_hls/test.prj/solution1/sim/verilog/AESL_automem_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luoyanl2/ece527_taskpar/fpga_kernels/nms_hls/test.prj/solution1/sim/verilog/nms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nms
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luoyanl2/ece527_taskpar/fpga_kernels/nms_hls/test.prj/solution1/sim/verilog/nms_mul_7ns_5ns_11_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nms_mul_7ns_5ns_11_1_1_Multiplier_0
INFO: [VRFC 10-311] analyzing module nms_mul_7ns_5ns_11_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luoyanl2/ece527_taskpar/fpga_kernels/nms_hls/test.prj/solution1/sim/verilog/nms_line_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nms_line_buf_ram
INFO: [VRFC 10-311] analyzing module nms_line_buf
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.nms_line_buf_ram_default
Compiling module xil_defaultlib.nms_line_buf(DataWidth=48,Addres...
Compiling module xil_defaultlib.nms
Compiling module xil_defaultlib.AESL_automem_data
Compiling module xil_defaultlib.AESL_automem_out_r
Compiling module xil_defaultlib.apatb_nms_top
Compiling module work.glbl
Built simulation snapshot nms

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/luoyanl2/ece527_taskpar/fpga_kernels/nms_hls/test.prj/solution1/sim/verilog/xsim.dir/nms/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 12 09:51:59 2023...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/nms/xsim_script.tcl
# xsim {nms} -autoloadwcfg -tclbatch {nms.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source nms.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "356000"
// RTL Simulation : 1 / 1 [100.00%] @ "335756000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 335766250 ps : File "/home/luoyanl2/ece527_taskpar/fpga_kernels/nms_hls/test.prj/solution1/sim/verilog/nms.autotb.v" Line 266
## quit
INFO: [Common 17-206] Exiting xsim at Tue Dec 12 09:52:12 2023...
INFO: [COSIM 212-316] Starting C post checking ...
[+] NonMaxSupression passed!
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-112] Total elapsed time: 44.8 seconds; peak allocated memory: 219.658 MB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Dec 12 09:52:13 2023...
