// Seed: 3718637153
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  assign module_1.id_4 = 0;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    output wor id_2,
    output wor id_3,
    output wor id_4#(
        .id_15(-1),
        .id_16(1)
    ),
    output tri0 id_5,
    input tri0 id_6,
    input supply1 id_7
    , id_17,
    output tri id_8,
    input wire id_9
    , id_18,
    input tri0 id_10,
    input supply0 id_11,
    input supply0 id_12,
    input supply0 id_13
);
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_18,
      id_18
  );
endmodule
