
CONFIG PART = xc2vp50-ff1152-7 ;


# This is UCF generated by MIG, but modified by fix_mem_interface_top_ucf.pl
# to work with our UCF.

############################################################################
##
##  Xilinx, Inc. 2006            www.xilinx.com  
##  Wed October 11 9:50: 2006
##
##  
############################################################################
##  File name :       ddr2_test.ucf
## 
##  Description :     Constraints file
##                    targetted to xc2vp50-7 ff1152 
##
############################################################################

############################################################################
# Clock constraints                                                        #
############################################################################
#NET "mem_interface_top/sys_clk_ibuf" TNM_NET = FFS(*) "ddr_clk_200";
#TIMESPEC "TS_ddr_clk_200" = PERIOD "ddr_clk_200"  5.000000  ns HIGH 50 %;

#Timing Contraints for the MGT Recovered clock. These period constraints should match the
# period used for your MGT reference clock (REFCLK, REFCLK2, BREFCLK or BREFCLK2). This
# constraint controls the routing between each MGT's REC_CLK port and the phase align
# module for that lane
#NET */serial_test/aurora_module_?/aurora_framing_i/rx_rec_clk_i PERIOD=8 ns;

############################################################################
#
#############################################################################
### I/O STANDARDS                 
#############################################################################
#NET "ddr_clk_200*"                        IOSTANDARD = LVPECL_25; 
## NET "reset_in"                        IOSTANDARD = LVCMOS25; 
#
#############################################################################
#
#############################################################################
## Banks 4
## Pin Location Constraints for System clock and system controls 
# ############################################################################
#NET  "ddr_clk_200b"               LOC = "AH17";
#NET  "ddr_clk_200"                LOC = "AJ17";
#
#
##********************************************************************#
##                        CONTROLLER 0                               #
##********************************************************************#
#############################################################################
## I/O STANDARDS                                                         #
#############################################################################
## SSTL18_II for input or output signals 
#NET "ddr2_dq(*)"                      IOSTANDARD = SSTL18_II_DCI; 
## Adding SSTL18_II constraints for dqs and dqs_n
#NET "ddr2_dqs(*)"                     IOSTANDARD = DIFF_SSTL18_II;
#NET "ddr2_dqs_n(*)"                  IOSTANDARD = DIFF_SSTL18_II;
#NET "ddr2_dm(*)"                         IOSTANDARD = SSTL18_II;
#NET "ddr2_clk*"                       IOSTANDARD = SSTL18_II; 
#NET "ddr2_clk*b"                      IOSTANDARD = SSTL18_II; 
#NET "ddr2_address(*)"                 IOSTANDARD = SSTL18_II; 
#NET "ddr2_ba(*)"                      IOSTANDARD = SSTL18_II; 
#NET "ddr2_rasb"                       IOSTANDARD = SSTL18_II; 
#NET "ddr2_casb"                       IOSTANDARD = SSTL18_II; 
#NET "ddr2_web"                        IOSTANDARD = SSTL18_II; 
#NET "ddr2_csb"                        IOSTANDARD = SSTL18_II; 
#NET "ddr2_cke"                        IOSTANDARD = SSTL18_II; 
#NET "ddr2_rst_dqs_div_in"                        IOSTANDARD = SSTL18_II; 
#NET "ddr2_rst_dqs_div_out"                        IOSTANDARD = SSTL18_II; 
#NET "ddr2_odt0"                    IOSTANDARD = SSTL18_II;
#
#############################################################################
## Banks 3
## Pin Location Constraints for Clock,Masks, Address, and Controls 
# ############################################################################
#NET  "ddr2_clk0"              LOC = "Y7" ;
#NET  "ddr2_clk0b"             LOC = "Y6" ;
#NET  "ddr2_clk1"              LOC = "AC7" ;
#NET  "ddr2_clk1b"             LOC = "AC6" ;
#NET  "ddr2_dm(0)"             LOC = "AH4" ;
#NET  "ddr2_dm(1)"             LOC = "AF2" ;
#NET  "ddr2_dm(2)"             LOC = "AE2" ;
#NET  "ddr2_dm(3)"             LOC = "AD8" ;
#NET  "ddr2_cke"               LOC = "AE5" ;
#NET  "ddr2_csb"               LOC = "AE4" ;
#NET  "ddr2_rasb"              LOC = "AJ2" ;
#NET  "ddr2_casb"              LOC = "AJ1" ;
#NET  "ddr2_web"               LOC = "AF8" ;
#NET  "ddr2_ba(0)"             LOC = "AF7" ;
#NET  "ddr2_ba(1)"             LOC = "AK2" ;
#NET  "ddr2_address(0)"       LOC = "AK1" ;
#NET  "ddr2_address(1)"       LOC = "AL2" ;
#NET  "ddr2_address(2)"       LOC = "AL1" ;
#NET  "ddr2_address(3)"       LOC = "AH8" ;
#NET  "ddr2_address(4)"       LOC = "AG7" ;
#NET  "ddr2_address(5)"       LOC = "AH6" ;
#NET  "ddr2_address(6)"       LOC = "AH5" ;
#NET  "ddr2_address(7)"       LOC = "AJ8" ;
#NET  "ddr2_address(8)"       LOC = "AJ7" ;
#NET  "ddr2_address(9)"       LOC = "Y2" ;
#NET  "ddr2_address(10)"       LOC = "AD2" ;
#NET  "ddr2_address(11)"       LOC = "AD4" ;
#NET  "ddr2_address(12)"       LOC = "AG2" ;
#NET  "ddr2_odt0"              LOC = "AG4" ;
## NET  "cntrl0_led_error_output1"      LOC = "AG9" ;
## NET  "reset_in"               LOC = "AH9" ;
#
#########################################################################
#NET  "ddr2_rst_dqs_div_in"    LOC = "AB7";
#NET  "ddr2_rst_dqs_div_out"    LOC = "AB8";
#
##############################################################
###  constraints for bit ddr2_dqs_n, 0
#NET  "ddr2_dqs_n(0)" LOC = V3;
##############################################################
###  constraints for bit ddr2_dqs, 0
#NET  "ddr2_dqs(0)" LOC = V4;
##############################################################
###  constraints for bit ddr2_dq, 0
#NET  "ddr2_dq(0)" LOC = V7;
##############################################################
###  constraints for bit ddr2_dq, 1
#NET  "ddr2_dq(1)" LOC = V8;
##############################################################
###  constraints for bit ddr2_dq, 2
#NET  "ddr2_dq(2)" LOC = V5;
##############################################################
###  constraints for bit ddr2_dq, 3
#NET  "ddr2_dq(3)" LOC = V6;
##############################################################
###  constraints for bit ddr2_dq, 4
#NET  "ddr2_dq(4)" LOC = W3;
##############################################################
###  constraints for bit ddr2_dq, 5
#NET  "ddr2_dq(5)" LOC = W4;
##############################################################
###  constraints for bit ddr2_dq, 6
#NET  "ddr2_dq(6)" LOC = Y1;
##############################################################
###  constraints for bit ddr2_dq, 7
#NET  "ddr2_dq(7)" LOC = AA1;
##############################################################
###  constraints for bit ddr2_dq, 8
#NET  "ddr2_dq(8)" LOC = Y4;
##############################################################
###  constraints for bit ddr2_dqs_n, 1
#NET  "ddr2_dqs_n(1)" LOC = W7;
##############################################################
###  constraints for bit ddr2_dqs, 1
#NET  "ddr2_dqs(1)" LOC = W8;
##############################################################
###  constraints for bit ddr2_dq, 9
#NET  "ddr2_dq(9)" LOC = AA2;
##############################################################
###  constraints for bit ddr2_dq, 10
#NET  "ddr2_dq(10)" LOC = AB2;
##############################################################
###  constraints for bit ddr2_dq, 11
#NET  "ddr2_dq(11)" LOC = AA3;
##############################################################
###  constraints for bit ddr2_dq, 13
#NET  "ddr2_dq(13)" LOC = AC1;
##############################################################
###  constraints for bit ddr2_dq, 12
#NET  "ddr2_dq(12)" LOC = AA4;
##############################################################
###  constraints for bit ddr2_dq, 14
#NET  "ddr2_dq(14)" LOC = Y9;
##############################################################
###  constraints for bit ddr2_dq, 15
#NET  "ddr2_dq(15)" LOC = AA5;
##############################################################
###  constraints for bit ddr2_dqs_n, 2
#NET  "ddr2_dqs_n(2)" LOC = AB3;
##############################################################
###  constraints for bit ddr2_dqs, 2
#NET  "ddr2_dqs(2)" LOC = AB4;
##############################################################
###  constraints for bit ddr2_dq, 16
#NET  "ddr2_dq(16)" LOC = AA7;
##############################################################
###  constraints for bit ddr2_dq, 17
#NET  "ddr2_dq(17)" LOC = AA8;
##############################################################
###  constraints for bit ddr2_dq, 18
#NET  "ddr2_dq(18)" LOC = AB5;
##############################################################
###  constraints for bit ddr2_dq, 19
#NET  "ddr2_dq(19)" LOC = AB6;
##############################################################
###  constraints for bit ddr2_dq, 20
#NET  "ddr2_dq(20)" LOC = AC3;
##############################################################
###  constraints for bit ddr2_dq, 21
#NET  "ddr2_dq(21)" LOC = AC4;
#
##############################################################
###  constraints for bit ddr2_dq, 22
#NET  "ddr2_dq(22)" LOC = AD1;
##############################################################
###  constraints for bit ddr2_dq, 23
#NET  "ddr2_dq(23)" LOC = AE1;
##############################################################
###  constraints for bit ddr2_dq, 24
#NET  "ddr2_dq(24)" LOC = AC9;
##############################################################
###  constraints for bit ddr2_dq, 25
#NET  "ddr2_dq(25)" LOC = AF3;
##############################################################
###  constraints for bit ddr2_dq, 26
#NET  "ddr2_dq(26)" LOC = AF4;
#
##############################################################
###  constraints for bit ddr2_dqs_n, 3
#NET  "ddr2_dqs_n(3)" LOC = AH1;
##############################################################
###  constraints for bit ddr2_dqs, 3
#NET  "ddr2_dqs(3)" LOC = AH2;
##############################################################
###  constraints for bit ddr2_dq, 27
#NET  "ddr2_dq(27)" LOC = AE7;
##############################################################
###  constraints for bit ddr2_dq, 28
#NET  "ddr2_dq(28)" LOC = AE8;
##############################################################
###  constraints for bit ddr2_dq, 29
#NET  "ddr2_dq(29)" LOC = AF5;
##############################################################
###  constraints for bit ddr2_dq, 30
#NET  "ddr2_dq(30)" LOC = AF6;
##############################################################
###  constraints for bit ddr2_dq, 31
#NET  "ddr2_dq(31)" LOC = AH3;
#
##############################################################################
## Calibration Circuit Constraints                                                                              #  
##############################################################################
#
#NET "mem_interface_top/infrastructure_top0/cal_top0/seltap(4)" S;
#
#NET "mem_interface_top/infrastructure_top0/cal_top0/ckt_to_cal/delay1" KEEP;
#NET "mem_interface_top/infrastructure_top0/cal_top0/ckt_to_cal/delay2" KEEP;
#NET "mem_interface_top/infrastructure_top0/cal_top0/ckt_to_cal/delay3" KEEP;
#NET "mem_interface_top/infrastructure_top0/cal_top0/ckt_to_cal/delay4" KEEP;
#NET "mem_interface_top/infrastructure_top0/cal_top0/ckt_to_cal/delay5" KEEP;
#INST "mem_interface_top/infrastructure_top0/cal_top0/cal_dcm" LOC="DCM_X2Y0";
#
#INST "mem_interface_top/infrastructure_top0/cal_top0" AREA_GROUP=gp1;
#AREA_GROUP "gp1" RANGE = SLICE_X88Y0:SLICE_X131Y15;
#
#
#INST "mem_interface_top/infrastructure_top0/cal_top0/cal_clkd2" LOC = SLICE_X108Y0;
#INST "mem_interface_top/infrastructure_top0/cal_top0/cal_phClkd2" LOC = SLICE_X108Y3;
#
#INST "mem_interface_top/infrastructure_top0/cal_top0/hxSampReg0" LOC = SLICE_X110Y0;
#
#INST "mem_interface_top/infrastructure_top0/cal_top0/cal_suClkd2" LOC = SLICE_X108Y4;
#INST "mem_interface_top/infrastructure_top0/cal_top0/cal_suPhClkd2" LOC = SLICE_X110Y5;
#INST "mem_interface_top/infrastructure_top0/cal_top0/phSampReg0" LOC = SLICE_X110Y4;
##############################################################
## LUT Location Constraints for dqs_delay Circuit
##############################################################
# INST "mem_interface_top/infrastructure_top0/cal_top0/ckt_to_cal/one" LOC = SLICE_X110Y2; 
# INST "mem_interface_top/infrastructure_top0/cal_top0/ckt_to_cal/one" BEL = F; 
# INST "mem_interface_top/infrastructure_top0/cal_top0/ckt_to_cal/two" LOC = SLICE_X110Y3; 
# INST "mem_interface_top/infrastructure_top0/cal_top0/ckt_to_cal/two" BEL = F; 
# INST "mem_interface_top/infrastructure_top0/cal_top0/ckt_to_cal/three" LOC = SLICE_X110Y3; 
# INST "mem_interface_top/infrastructure_top0/cal_top0/ckt_to_cal/three" BEL = G; 
# INST "mem_interface_top/infrastructure_top0/cal_top0/ckt_to_cal/four" LOC = SLICE_X111Y2; 
# INST "mem_interface_top/infrastructure_top0/cal_top0/ckt_to_cal/four" BEL = F; 
# INST "mem_interface_top/infrastructure_top0/cal_top0/ckt_to_cal/five" LOC = SLICE_X111Y2; 
# INST "mem_interface_top/infrastructure_top0/cal_top0/ckt_to_cal/five" BEL = G; 
# INST "mem_interface_top/infrastructure_top0/cal_top0/ckt_to_cal/six" LOC = SLICE_X111Y3; 
# INST "mem_interface_top/infrastructure_top0/cal_top0/ckt_to_cal/six" BEL = G; 
#
####no_dcm
#############################################################################
## DCM, MACRO and BUFG  Constraints
#############################################################################
#
#INST "mem_interface_top/infrastructure_top0/clk_dcm0/DCM_INST1" LOC="DCM_X3Y0";
#
#INST "mem_interface_top/infrastructure_top0/clk_dcm0/BUFG_CLK0/u1" LOC="BUFGMUX3S";
#INST "mem_interface_top/infrastructure_top0/clk_dcm0/BUFG_CLK90/u1" LOC="BUFGMUX0P";
#
#
#NET "mem_interface_top/infrastructure_top0/cal_top0/clkdiv2" MAXDELAY = 600 ps;
#NET "mem_interface_top/infrastructure_top0/cal_top0/phclkdiv2" MAXDELAY = 600 ps;
#
#NET "mem_interface_top/infrastructure_top0/cal_top0/suclkdiv2" MAXDELAY = 600ps;
#NET "mem_interface_top/infrastructure_top0/cal_top0/suphclkdiv2" MAXDELAY = 700ps;
#
#
###############################################################################
## MaxDelay constraints                                                                                                #
###############################################################################
#
#NET "mem_interface_top/infrastructure_top0/clk_dcm0/clk0dcm" MAXDELAY = 0.450ns;
#NET "mem_interface_top/infrastructure_top0/clk_dcm0/clk90dcm" MAXDELAY = 0.450ns;
#NET "mem_interface_top/infrastructure_top0/clk_dcm0/clk0d2inv" MAXDELAY = 0.755ns;
#NET "mem_interface_top/infrastructure_top0/clk_dcm0/clk90d2inv" MAXDELAY = 0.755ns;
#
#
#NET "mem_interface_top/ddr2_top0/controller0/cas_latency(*)" TIG;
#
#############################################################################
## IO Signals Registering Constraints                                           #
#############################################################################
#INST "mem_interface_top/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob*"  IOB = TRUE;
#INST "mem_interface_top/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob*"  IOB = TRUE;
#INST "mem_interface_top/ddr2_top0/controller0/rst_iob_out"            IOB = TRUE;
#INST "mem_interface_top/ddr2_top0/iobs0/controller_iobs0/iob_addr*" IOB = TRUE;
#INST "mem_interface_top/ddr2_top0/iobs0/controller_iobs0/iob_ba*" IOB = TRUE;
#INST "mem_interface_top/ddr2_top0/iobs0/controller_iobs0/iob_rasb"      IOB = TRUE;
#INST "mem_interface_top/ddr2_top0/iobs0/controller_iobs0/iob_casb"      IOB = TRUE;
#INST "mem_interface_top/ddr2_top0/iobs0/controller_iobs0/iob_web"     IOB = TRUE;
#INST "mem_interface_top/ddr2_top0/iobs0/controller_iobs0/iob_cke"     IOB = TRUE;
#
##########################################################################
## MAXDELAY constraints                                                                        #
##########################################################################
#NET  "mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(*)"                            MAXDELAY = 1200ps;
#NET  "mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(*)"                            MAXDELAY = 1200ps;
#NET  "mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(*)"                            MAXDELAY = 1200ps;
#NET  "mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(*)"                            MAXDELAY = 1200ps;
#NET  "mem_interface_top/ddr2_top0/controller0/rst_dqs_div_int"                                    MAXDELAY = 600ps ;
#NET  "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/rst_dqs_div_delayed"            MAXDELAY = 1500ps;
#NET  "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/fifo_*_wr_addr*"                 MAXDELAY = 3000ps;
#NET  "mem_interface_top/ddr2_top0/data_path0/data_read0/fifo_*_rd_addr*"                                 MAXDELAY = 3000ps;
#NET  "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/transfer_done_*"                 MAXDELAY = 1500ps;
##########################################################################
#
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/rst_dqs_div_delay0/one" LOC = SLICE_X138Y52;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/rst_dqs_div_delay0/one" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/rst_dqs_div_delay0/two" LOC = SLICE_X138Y53;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/rst_dqs_div_delay0/two" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/rst_dqs_div_delay0/three" LOC = SLICE_X138Y53;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/rst_dqs_div_delay0/three" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/rst_dqs_div_delay0/four" LOC = SLICE_X139Y52;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/rst_dqs_div_delay0/four" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/rst_dqs_div_delay0/five" LOC = SLICE_X139Y52;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/rst_dqs_div_delay0/five" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/rst_dqs_div_delay0/six" LOC = SLICE_X139Y53;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/rst_dqs_div_delay0/six" BEL = G;
#
#NET "mem_interface_top/ddr2_top0/dqs_int_delay_in0"
# ROUTE="{2;1;-7!-1;104456;80400;22;141;210;16;8!0;-159;0;38!1;-4441;-1263;"
#"2!2;-2416;724;0!2;-31;723!2;3456;0!2;31;-723!2;-56;320!2;-40;80!2;65;-77!"
#"2;0;80!2;-3481;-83!2;-40;80!2;65;-77!2;0;80!3;167;-768;4;135;208;13;13!4;"
#"160;1088;4;135;211;18!5;3456;0;4;138!6;-160;-1088;4;138;208;13!7;0;320;4;"
#"138;209;10!8;0;80;4;138;209;18!9;160;288;4;138;210;13!10;0;80;4;138;210;"
#"21!11;-3616;-448;4;135;209;10!12;0;80;4;135;209;18!13;160;288;4;135;210;"
#"13!14;0;80;4;135;210;21!}";
### LUT location constraints for col 0
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col0/one" LOC = SLICE_X138Y86;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col0/one" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col0/two" LOC = SLICE_X138Y87;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col0/two" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col0/three" LOC = SLICE_X138Y87;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col0/three" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col0/four" LOC = SLICE_X139Y86;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col0/four" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col0/five" LOC = SLICE_X139Y86;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col0/five" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col0/six" LOC = SLICE_X139Y87;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col0/six" BEL = G;
#
### LUT location constraints for col 1
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/one" LOC = SLICE_X136Y86;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/one" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/two" LOC = SLICE_X136Y87;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/two" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/three" LOC = SLICE_X136Y87;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/three" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/four" LOC = SLICE_X137Y86;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/four" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/five" LOC = SLICE_X137Y86;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/five" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/six" LOC = SLICE_X137Y87;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_col1/six" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/fbit0" RLOC_ORIGIN = X136Y84;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/fbit0" RLOC = X0Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/fbit0" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/fbit2" RLOC = X1Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/fbit2" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/fbit1" RLOC = X3Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/fbit1" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/fbit3" RLOC = X2Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/fbit3" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit1/fbit0" RLOC = X0Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit1/fbit0" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit1/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit1/fbit2" RLOC = X1Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit1/fbit2" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit1/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit1/fbit1" RLOC = X3Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit1/fbit1" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit1/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit1/fbit3" RLOC = X2Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit1/fbit3" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit1/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit2/fbit0" RLOC = X0Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit2/fbit0" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit2/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit2/fbit2" RLOC = X1Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit2/fbit2" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit2/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit2/fbit1" RLOC = X3Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit2/fbit1" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit2/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit2/fbit3" RLOC = X2Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit2/fbit3" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit2/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit3/fbit0" RLOC = X0Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit3/fbit0" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit3/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit3/fbit2" RLOC = X1Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit3/fbit2" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit3/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit3/fbit1" RLOC = X3Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit3/fbit1" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit3/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit3/fbit3" RLOC = X2Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit3/fbit3" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit3/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/dq";
#
##############################################################
###  constraints for bit no_dpin, 0
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div0/col0" LOC = SLICE_X139Y83;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div0/col1" LOC = SLICE_X137Y83;
#NET "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div0/dqs_divn" MAXDELAY = 1200ps;
#NET "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div0/dqs_divp" MAXDELAY = 1200ps;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk0" LOC = SLICE_X137Y82;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk0" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk90" LOC = SLICE_X139Y82;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk90" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_rst90" LOC = SLICE_X139Y82;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_rst90" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk180" LOC = SLICE_X136Y83;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk180" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk270" LOC = SLICE_X138Y83;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk270" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_rst270" LOC = SLICE_X138Y83;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_rst270" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0" LOC = SLICE_X138Y83;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0" BEL = F;
#
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1_clk270" LOC = SLICE_X135Y83;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1_clk270" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2_clk270" LOC = SLICE_X135Y83;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2_clk270" BEL = FFY;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1_clk90" LOC = SLICE_X135Y82;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1_clk90" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2_clk90" LOC = SLICE_X135Y82;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2_clk90" BEL = FFY;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1" LOC = SLICE_X135Y82;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2" LOC = SLICE_X135Y82;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3_clk90" LOC = SLICE_X134Y83;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3_clk90" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3_clk270" LOC = SLICE_X134Y82;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3_clk270" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3" LOC = SLICE_X134Y82;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/fbit0" RLOC_ORIGIN = X136Y80;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/fbit0" RLOC = X0Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/fbit0" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/fbit2" RLOC = X1Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/fbit2" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/fbit1" RLOC = X3Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/fbit1" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/fbit3" RLOC = X2Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/fbit3" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit5/fbit0" RLOC = X0Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit5/fbit0" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit5/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit5/fbit2" RLOC = X1Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit5/fbit2" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit5/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit5/fbit1" RLOC = X3Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit5/fbit1" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit5/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit5/fbit3" RLOC = X2Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit5/fbit3" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit5/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/dq";
#
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/fbit0" RLOC_ORIGIN = X136Y78;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/fbit0" RLOC = X0Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/fbit0" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/fbit2" RLOC = X1Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/fbit2" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/fbit1" RLOC = X3Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/fbit1" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/fbit3" RLOC = X2Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/fbit3" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit7/fbit0" RLOC = X0Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit7/fbit0" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit7/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit7/fbit2" RLOC = X1Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit7/fbit2" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit7/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit7/fbit1" RLOC = X3Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit7/fbit1" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit7/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit7/fbit3" RLOC = X2Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit7/fbit3" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit7/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/dq";
##############################################################
###  constraints for bit no_dpin, 1
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div1/col0" LOC = SLICE_X139Y77;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div1/col1" LOC = SLICE_X137Y77;
#NET "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div1/dqs_divn" MAXDELAY = 1200ps;
#NET "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div1/dqs_divp" MAXDELAY = 1200ps;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk0" LOC = SLICE_X137Y76;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk0" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk90" LOC = SLICE_X139Y76;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk90" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_rst90" LOC = SLICE_X139Y76;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_rst90" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk180" LOC = SLICE_X136Y77;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk180" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk270" LOC = SLICE_X138Y77;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk270" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_rst270" LOC = SLICE_X138Y77;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_rst270" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0" LOC = SLICE_X138Y77;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0" BEL = F;
#
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1_clk270" LOC = SLICE_X135Y77;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1_clk270" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2_clk270" LOC = SLICE_X135Y77;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2_clk270" BEL = FFY;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1_clk90" LOC = SLICE_X135Y76;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1_clk90" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2_clk90" LOC = SLICE_X135Y76;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2_clk90" BEL = FFY;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1" LOC = SLICE_X135Y76;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2" LOC = SLICE_X135Y76;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3_clk90" LOC = SLICE_X134Y77;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3_clk90" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3_clk270" LOC = SLICE_X134Y76;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3_clk270" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3" LOC = SLICE_X134Y76;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/fbit0" RLOC_ORIGIN = X136Y74;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/fbit0" RLOC = X0Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/fbit0" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/fbit2" RLOC = X1Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/fbit2" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/fbit1" RLOC = X3Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/fbit1" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/fbit3" RLOC = X2Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/fbit3" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/dq";
#NET "mem_interface_top/ddr2_top0/dqs_int_delay_in1"
# ROUTE="{2;1;-7!-1;104456;80400;22;141;210;16;8!0;-159;0;38!1;-4441;-1263;"
#"2!2;-2416;724;0!2;-31;723!2;3456;0!2;31;-723!2;-56;320!2;-40;80!2;65;-77!"
#"2;0;80!2;-3481;-83!2;-40;80!2;65;-77!2;0;80!3;167;-768;4;135;208;13;13!4;"
#"160;1088;4;135;211;18!5;3456;0;4;138!6;-160;-1088;4;138;208;13!7;0;320;4;"
#"138;209;10!8;0;80;4;138;209;18!9;160;288;4;138;210;13!10;0;80;4;138;210;"
#"21!11;-3616;-448;4;135;209;10!12;0;80;4;135;209;18!13;160;288;4;135;210;"
#"13!14;0;80;4;135;210;21!}";
### LUT location constraints for col 0
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/one" LOC = SLICE_X138Y72;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/one" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/two" LOC = SLICE_X138Y73;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/two" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/three" LOC = SLICE_X138Y73;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/three" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/four" LOC = SLICE_X139Y72;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/four" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/five" LOC = SLICE_X139Y72;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/five" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/six" LOC = SLICE_X139Y73;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col0/six" BEL = G;
#
### LUT location constraints for col 1
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/one" LOC = SLICE_X136Y72;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/one" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/two" LOC = SLICE_X136Y73;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/two" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/three" LOC = SLICE_X136Y73;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/three" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/four" LOC = SLICE_X137Y72;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/four" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/five" LOC = SLICE_X137Y72;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/five" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/six" LOC = SLICE_X137Y73;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_col1/six" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/fbit0" RLOC_ORIGIN = X136Y70;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/fbit0" RLOC = X0Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/fbit0" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/fbit2" RLOC = X1Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/fbit2" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/fbit1" RLOC = X3Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/fbit1" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/fbit3" RLOC = X2Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/fbit3" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit10/fbit0" RLOC = X0Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit10/fbit0" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit10/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit10/fbit2" RLOC = X1Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit10/fbit2" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit10/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit10/fbit1" RLOC = X3Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit10/fbit1" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit10/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit10/fbit3" RLOC = X2Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit10/fbit3" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit10/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit11/fbit0" RLOC_ORIGIN = X136Y68;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit11/fbit0" RLOC = X0Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit11/fbit0" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit11/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit11/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit11/fbit2" RLOC = X1Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit11/fbit2" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit11/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit11/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit11/fbit1" RLOC = X3Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit11/fbit1" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit11/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit11/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit11/fbit3" RLOC = X2Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit11/fbit3" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit11/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit11/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit12/fbit0" RLOC = X0Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit12/fbit0" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit12/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit11/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit12/fbit2" RLOC = X1Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit12/fbit2" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit12/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit11/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit12/fbit1" RLOC = X3Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit12/fbit1" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit12/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit11/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit12/fbit3" RLOC = X2Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit12/fbit3" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit12/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit11/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit13/fbit0" RLOC_ORIGIN = X136Y66;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit13/fbit0" RLOC = X0Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit13/fbit0" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit13/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit13/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit13/fbit2" RLOC = X1Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit13/fbit2" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit13/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit13/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit13/fbit1" RLOC = X3Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit13/fbit1" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit13/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit13/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit13/fbit3" RLOC = X2Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit13/fbit3" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit13/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit13/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit14/fbit0" RLOC_ORIGIN = X136Y64;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit14/fbit0" RLOC = X0Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit14/fbit0" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit14/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit14/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit14/fbit2" RLOC = X1Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit14/fbit2" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit14/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit14/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit14/fbit1" RLOC = X3Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit14/fbit1" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit14/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit14/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit14/fbit3" RLOC = X2Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit14/fbit3" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit14/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit14/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit15/fbit0" RLOC = X0Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit15/fbit0" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit15/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit14/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit15/fbit2" RLOC = X1Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit15/fbit2" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit15/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit14/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit15/fbit1" RLOC = X3Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit15/fbit1" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit15/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit14/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit15/fbit3" RLOC = X2Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit15/fbit3" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit15/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit14/dq";
#NET "mem_interface_top/ddr2_top0/dqs_int_delay_in2"
# ROUTE="{2;1;-7!-1;104456;80400;22;141;210;16;8!0;-159;0;38!1;-4441;-1263;"
#"2!2;-2416;724;0!2;-31;723!2;3456;0!2;31;-723!2;-56;320!2;-40;80!2;65;-77!"
#"2;0;80!2;-3481;-83!2;-40;80!2;65;-77!2;0;80!3;167;-768;4;135;208;13;13!4;"
#"160;1088;4;135;211;18!5;3456;0;4;138!6;-160;-1088;4;138;208;13!7;0;320;4;"
#"138;209;10!8;0;80;4;138;209;18!9;160;288;4;138;210;13!10;0;80;4;138;210;"
#"21!11;-3616;-448;4;135;209;10!12;0;80;4;135;209;18!13;160;288;4;135;210;"
#"13!14;0;80;4;135;210;21!}";
### LUT location constraints for col 0
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay2_col0/one" LOC = SLICE_X138Y62;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay2_col0/one" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay2_col0/two" LOC = SLICE_X138Y63;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay2_col0/two" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay2_col0/three" LOC = SLICE_X138Y63;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay2_col0/three" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay2_col0/four" LOC = SLICE_X139Y62;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay2_col0/four" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay2_col0/five" LOC = SLICE_X139Y62;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay2_col0/five" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay2_col0/six" LOC = SLICE_X139Y63;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay2_col0/six" BEL = G;
#
### LUT location constraints for col 1
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay2_col1/one" LOC = SLICE_X136Y62;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay2_col1/one" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay2_col1/two" LOC = SLICE_X136Y63;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay2_col1/two" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay2_col1/three" LOC = SLICE_X136Y63;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay2_col1/three" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay2_col1/four" LOC = SLICE_X137Y62;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay2_col1/four" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay2_col1/five" LOC = SLICE_X137Y62;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay2_col1/five" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay2_col1/six" LOC = SLICE_X137Y63;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay2_col1/six" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit16/fbit0" RLOC_ORIGIN = X136Y60;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit16/fbit0" RLOC = X0Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit16/fbit0" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit16/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit16/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit16/fbit2" RLOC = X1Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit16/fbit2" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit16/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit16/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit16/fbit1" RLOC = X3Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit16/fbit1" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit16/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit16/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit16/fbit3" RLOC = X2Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit16/fbit3" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit16/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit16/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit17/fbit0" RLOC = X0Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit17/fbit0" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit17/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit16/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit17/fbit2" RLOC = X1Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit17/fbit2" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit17/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit16/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit17/fbit1" RLOC = X3Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit17/fbit1" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit17/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit16/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit17/fbit3" RLOC = X2Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit17/fbit3" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit17/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit16/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit18/fbit0" RLOC = X0Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit18/fbit0" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit18/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit16/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit18/fbit2" RLOC = X1Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit18/fbit2" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit18/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit16/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit18/fbit1" RLOC = X3Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit18/fbit1" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit18/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit16/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit18/fbit3" RLOC = X2Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit18/fbit3" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit18/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit16/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit19/fbit0" RLOC = X0Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit19/fbit0" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit19/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit16/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit19/fbit2" RLOC = X1Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit19/fbit2" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit19/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit16/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit19/fbit1" RLOC = X3Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit19/fbit1" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit19/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit16/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit19/fbit3" RLOC = X2Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit19/fbit3" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit19/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit16/dq";
#
##############################################################
###  constraints for bit no_dpin, 2
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div2/col0" LOC = SLICE_X139Y59;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div2/col1" LOC = SLICE_X137Y59;
#NET "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div2/dqs_divn" MAXDELAY = 1200ps;
#NET "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div2/dqs_divp" MAXDELAY = 1200ps;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk0" LOC = SLICE_X137Y58;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk0" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk90" LOC = SLICE_X139Y58;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk90" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_rst90" LOC = SLICE_X139Y58;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_rst90" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk180" LOC = SLICE_X136Y59;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk180" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk270" LOC = SLICE_X138Y59;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk270" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_rst270" LOC = SLICE_X138Y59;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_rst270" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0" LOC = SLICE_X138Y59;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0" BEL = F;
#
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1_clk270" LOC = SLICE_X135Y59;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1_clk270" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2_clk270" LOC = SLICE_X135Y59;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2_clk270" BEL = FFY;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1_clk90" LOC = SLICE_X135Y58;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1_clk90" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2_clk90" LOC = SLICE_X135Y58;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2_clk90" BEL = FFY;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1" LOC = SLICE_X135Y58;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2" LOC = SLICE_X135Y58;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3_clk90" LOC = SLICE_X134Y59;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3_clk90" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3_clk270" LOC = SLICE_X134Y58;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3_clk270" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3" LOC = SLICE_X134Y58;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit20/fbit0" RLOC_ORIGIN = X136Y56;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit20/fbit0" RLOC = X0Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit20/fbit0" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit20/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit20/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit20/fbit2" RLOC = X1Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit20/fbit2" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit20/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit20/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit20/fbit1" RLOC = X3Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit20/fbit1" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit20/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit20/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit20/fbit3" RLOC = X2Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit20/fbit3" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit20/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit20/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit21/fbit0" RLOC = X0Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit21/fbit0" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit21/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit20/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit21/fbit2" RLOC = X1Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit21/fbit2" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit21/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit20/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit21/fbit1" RLOC = X3Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit21/fbit1" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit21/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit20/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit21/fbit3" RLOC = X2Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit21/fbit3" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit21/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit20/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit22/fbit0" RLOC_ORIGIN = X136Y54;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit22/fbit0" RLOC = X0Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit22/fbit0" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit22/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit22/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit22/fbit2" RLOC = X1Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit22/fbit2" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit22/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit22/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit22/fbit1" RLOC = X3Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit22/fbit1" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit22/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit22/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit22/fbit3" RLOC = X2Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit22/fbit3" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit22/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit22/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit23/fbit0" RLOC = X0Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit23/fbit0" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit23/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit22/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit23/fbit2" RLOC = X1Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit23/fbit2" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit23/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit22/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit23/fbit1" RLOC = X3Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit23/fbit1" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit23/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit22/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit23/fbit3" RLOC = X2Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit23/fbit3" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit23/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit22/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit24/fbit0" RLOC_ORIGIN = X136Y40;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit24/fbit0" RLOC = X0Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit24/fbit0" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit24/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit24/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit24/fbit2" RLOC = X1Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit24/fbit2" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit24/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit24/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit24/fbit1" RLOC = X3Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit24/fbit1" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit24/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit24/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit24/fbit3" RLOC = X2Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit24/fbit3" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit24/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit24/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit25/fbit0" RLOC = X0Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit25/fbit0" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit25/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit24/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit25/fbit2" RLOC = X1Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit25/fbit2" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit25/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit24/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit25/fbit1" RLOC = X3Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit25/fbit1" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit25/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit24/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit25/fbit3" RLOC = X2Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit25/fbit3" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit25/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit24/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit26/fbit0" RLOC = X0Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit26/fbit0" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit26/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit24/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit26/fbit2" RLOC = X1Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit26/fbit2" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit26/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit24/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit26/fbit1" RLOC = X3Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit26/fbit1" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit26/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit24/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit26/fbit3" RLOC = X2Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit26/fbit3" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit26/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit24/dq";
#NET "mem_interface_top/ddr2_top0/dqs_int_delay_in3"
# ROUTE="{2;1;-7!-1;104456;80400;22;141;210;16;8!0;-159;0;38!1;-4441;-1263;"
#"2!2;-2416;724;0!2;-31;723!2;3456;0!2;31;-723!2;-56;320!2;-40;80!2;65;-77!"
#"2;0;80!2;-3481;-83!2;-40;80!2;65;-77!2;0;80!3;167;-768;4;135;208;13;13!4;"
#"160;1088;4;135;211;18!5;3456;0;4;138!6;-160;-1088;4;138;208;13!7;0;320;4;"
#"138;209;10!8;0;80;4;138;209;18!9;160;288;4;138;210;13!10;0;80;4;138;210;"
#"21!11;-3616;-448;4;135;209;10!12;0;80;4;135;209;18!13;160;288;4;135;210;"
#"13!14;0;80;4;135;210;21!}";
### LUT location constraints for col 0
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay3_col0/one" LOC = SLICE_X138Y30;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay3_col0/one" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay3_col0/two" LOC = SLICE_X138Y31;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay3_col0/two" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay3_col0/three" LOC = SLICE_X138Y31;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay3_col0/three" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay3_col0/four" LOC = SLICE_X139Y30;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay3_col0/four" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay3_col0/five" LOC = SLICE_X139Y30;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay3_col0/five" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay3_col0/six" LOC = SLICE_X139Y31;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay3_col0/six" BEL = G;
#
### LUT location constraints for col 1
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay3_col1/one" LOC = SLICE_X136Y30;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay3_col1/one" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay3_col1/two" LOC = SLICE_X136Y31;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay3_col1/two" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay3_col1/three" LOC = SLICE_X136Y31;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay3_col1/three" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay3_col1/four" LOC = SLICE_X137Y30;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay3_col1/four" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay3_col1/five" LOC = SLICE_X137Y30;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay3_col1/five" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay3_col1/six" LOC = SLICE_X137Y31;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/dqs_delay3_col1/six" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit27/fbit0" RLOC_ORIGIN = X136Y28;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit27/fbit0" RLOC = X0Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit27/fbit0" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit27/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit27/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit27/fbit2" RLOC = X1Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit27/fbit2" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit27/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit27/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit27/fbit1" RLOC = X3Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit27/fbit1" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit27/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit27/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit27/fbit3" RLOC = X2Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit27/fbit3" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit27/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit27/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit28/fbit0" RLOC = X0Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit28/fbit0" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit28/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit27/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit28/fbit2" RLOC = X1Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit28/fbit2" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit28/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit27/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit28/fbit1" RLOC = X3Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit28/fbit1" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit28/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit27/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit28/fbit3" RLOC = X2Y0;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit28/fbit3" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit28/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit27/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit29/fbit0" RLOC = X0Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit29/fbit0" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit29/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit27/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit29/fbit2" RLOC = X1Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit29/fbit2" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit29/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit27/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit29/fbit1" RLOC = X3Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit29/fbit1" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit29/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit27/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit29/fbit3" RLOC = X2Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit29/fbit3" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit29/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit27/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit30/fbit0" RLOC = X0Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit30/fbit0" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit30/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit27/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit30/fbit2" RLOC = X1Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit30/fbit2" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit30/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit27/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit30/fbit1" RLOC = X3Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit30/fbit1" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit30/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit27/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit30/fbit3" RLOC = X2Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit30/fbit3" BEL = "FFX";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit30/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit27/dq";
#
##############################################################
###  constraints for bit no_dpin, 3
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div3/col0" LOC = SLICE_X139Y27;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div3/col1" LOC = SLICE_X137Y27;
#NET "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div3/dqs_divn" MAXDELAY = 1200ps;
#NET "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div3/dqs_divp" MAXDELAY = 1200ps;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk0" LOC = SLICE_X137Y26;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk0" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk90" LOC = SLICE_X139Y26;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk90" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_rst90" LOC = SLICE_X139Y26;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_rst90" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk180" LOC = SLICE_X136Y27;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk180" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk270" LOC = SLICE_X138Y27;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk270" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_rst270" LOC = SLICE_X138Y27;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_rst270" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0" LOC = SLICE_X138Y27;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0" BEL = F;
#
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1_clk270" LOC = SLICE_X135Y27;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1_clk270" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2_clk270" LOC = SLICE_X135Y27;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2_clk270" BEL = FFY;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1_clk90" LOC = SLICE_X135Y26;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1_clk90" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2_clk90" LOC = SLICE_X135Y26;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2_clk90" BEL = FFY;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1" LOC = SLICE_X135Y26;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2" LOC = SLICE_X135Y26;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2" BEL = G;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3_clk90" LOC = SLICE_X134Y27;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3_clk90" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3_clk270" LOC = SLICE_X134Y26;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3_clk270" BEL = FFX;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3" LOC = SLICE_X134Y26;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3" BEL = F;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit31/fbit0" RLOC_ORIGIN = X136Y24;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit31/fbit0" RLOC = X0Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit31/fbit0" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit31/fbit0" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit31/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit31/fbit2" RLOC = X1Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit31/fbit2" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit31/fbit2" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit31/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit31/fbit1" RLOC = X3Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit31/fbit1" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit31/fbit1" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit31/dq";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit31/fbit3" RLOC = X2Y1;
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit31/fbit3" BEL = "FFY";
#INST "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit31/fbit3" U_SET = "mem_interface_top/ddr2_top0/data_path0/data_read0/ddr2_dqbit31/dq";
#
#INST "*infrastructure_top0/wait_200us*" TNM = "wait200us";
#INST "*infrastructure_top0/wait_clk90" TNM = "wait200us90";
#INST "*infrastructure_top0/sys_rst*" TNM = "sysrst";
#
#
#TIMESPEC TS01 =  FROM  "wait200us"  TO  "sysrst"   TIG;
#
#TIMESPEC TS02 =  FROM  "wait200us90"  TO  "sysrst"   TIG;
#
#TIMESPEC TS05 =  FROM  "wait200us"  TO  "wait200us90"   TIG;
#
##NET "*/ddr2_top0/reset90_r" TIG;
#NET "*/controller0/rst_calib*" TIG;
##INST "*/ddr2_top0/infrastructure0/delay_sel_val*" TIG;
##INST "*/ddr2_top0/infrastructure0/rst_calib*" TIG;
##INST "*/cal_top0/cal_ctl0/un1_tapForDqs*" TIG;
## NET "reset_in" TIG;
#NET "*/sys_rst*" TIG;
#NET "*/controller0/rst0*" TIG;
#NET "*/controller0/rst180*" TIG;
#INST "*/data_path0/data_read_controller0/dqs_delay*_col*" TIG;
##INST "*/ddr2_top0/data_path0/data_read_controller0/rst_dqs_div_delayed*" TIG;
#
#
#

#####################################################
# Tri mode MAC constraints
#####################################################

#----------------------------------------------------
# Reset path constraints                                   #
#  These constraints add a measure of protection against   #
#  metastability and skew in the reset nets.               #
#----------------------------------------------------

NET "*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?RXGMIIRSTGENEN?SYNC_GMII_MII_RX_RESET_I?RESET_OUT*" MAXDELAY = 6100 ps;
NET "*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?SYNC_GMII_MII_TX_RESET_I?RESET_OUT*" MAXDELAY = 6100 ps;

#----------------------------------------------------
# External RGMII Constraints                               #
#----------------------------------------------------

# RGMII Receiver Constraints: place DDR registers in IOB
INST "rgmii*rgmii_rxd_ddr*"   IOB = true;
INST "rgmii*rgmii_rx_dv_ddr"  IOB = true;
INST "rgmii*rgmii_rx_ctl_ddr" IOB = true;


NET "rgmii_?_rxc_ibuf" MAXDELAY=2.5ns;

NET "rgmii_?_txd(?)"         SLEW = FAST;
NET "rgmii_?_tx_ctl"         SLEW = FAST;
NET "rgmii_?_txc"            SLEW = FAST;

#----------------------------------------------------
# RGMII Receiver side DCM Constraints                      #
#----------------------------------------------------
# DCM Phase Shift required is dependant on FPGA device and
# may need to be changed.
INST RGMII_?_RX_DCM CLKOUT_PHASE_SHIFT = FIXED;
INST RGMII_?_RX_DCM PHASE_SHIFT = 90;


#----------------------------------------------------
# RGMII receiver side double data rate falling to rising
# edge reclocking.  These constraints take into account the
# worst case clock period with worst case duty cycle.
#----------------------------------------------------
INST "rgmii*rgmii_rxd_reg_4"      TNM="rgmii_falling";
INST "rgmii*rgmii_rxd_reg_5"      TNM="rgmii_falling";
INST "rgmii*rgmii_rxd_reg_6"      TNM="rgmii_falling";
INST "rgmii*rgmii_rxd_reg_7"      TNM="rgmii_falling";
INST "rgmii*rgmii_rx_ctl_reg"     TNM="rgmii_falling";
INST "rgmii*gmii_rxd_reg_4"       TNM="rgmii_rising";
INST "rgmii*gmii_rxd_reg_5"       TNM="rgmii_rising";
INST "rgmii*gmii_rxd_reg_6"       TNM="rgmii_rising";
INST "rgmii*gmii_rxd_reg_7"       TNM="rgmii_rising";
INST "rgmii*gmii_rx_er_reg"       TNM="rgmii_rising";
TIMESPEC "TS_rgmii_falling_to_rising" = FROM "rgmii_falling" TO "rgmii_rising" 3200 ps;

#----------------------------------------------------
# Clock period Constraints                                 #
#----------------------------------------------------
# Receiver clock period constraints: please do not relax
NET "rx_rgmii_?_clk_int" TNM_NET = "clk_rx";
TIMEGRP "rx_clock"               = "clk_rx";
TIMESPEC "TS_rx_clk"             = PERIOD "rx_clock" 8000 ps HIGH 50 %;


NET "tx_rgmii_clk*" TNM_NET    = "clk_tx_gmii";
TIMEGRP "tx_clock_gmii"        = "clk_tx_gmii";
TIMESPEC "TS_tx_clk_gmii"      = PERIOD "tx_clock_gmii" 8000 ps HIGH 50 %;


#----------------------------------------------------
# Crossing of Clock Domain Constraints: please do not edit #
#----------------------------------------------------
# Flow Control logic reclocking

INST "*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?FLOW?RX_PAUSE?GOOD_FRAME_TO_TX"   TNM="flow_rx_to_tx";
INST "*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?FLOW?RX_PAUSE?PAUSE_REQ_TO_TX"    TNM="flow_rx_to_tx";
INST "*tri_mode_eth_mac?BU2?U0?TRIMAC_INST?FLOW?RX_PAUSE?PAUSE_VALUE_TO_TX*" TNM="flow_rx_to_tx";
TIMESPEC "TS_flow_rx_to_tx" = FROM "flow_rx_to_tx" TO "tx_clock_gmii" 8000 ps DATAPATHONLY;


#----------------------------------------------------
# Force BUFGMUX assignments
#----------------------------------------------------

INST "BUFGMUX_TXCLK"   LOC = "BUFGMUX2S"  ;
INST "BUFGMUX_TXCLK90" LOC = "BUFGMUX3P"  ;

INST "BUFGMUX_RGMII_0_RXCLK" LOC = "BUFGMUX4S"  ;
INST "BUFGMUX_RGMII_1_RXCLK" LOC = "BUFGMUX6S"  ;
INST "BUFGMUX_RGMII_2_RXCLK" LOC = "BUFGMUX5S"  ;
INST "BUFGMUX_RGMII_3_RXCLK" LOC = "BUFGMUX7S"  ;



############################################################
# CPCI interface constraints
############################################################

INST "BUFGMUX_CPCI_CLK" LOC = "BUFGMUX0S"  ;

# According to Xilinx Constraint manual, the Xilinx tools will
# automatically propagate clock constraints through DCMs. 
# We just need to specify the input clocks (from pads)

# CPCI clock (62.5 MHz)
NET "cpci_clk" TNM_NET =FFS(*) "cpci_clk" ;
TIMESPEC "TS_cpci_clk" = PERIOD "cpci_clk" 16 ns HIGH 50 %;

INST "cpci_addr<?>"  TNM = "CPCI_ADDR" ;
INST "cpci_addr<??>" TNM = "CPCI_ADDR" ;
TIMEGRP "CPCI_ADDR" OFFSET = IN 4 ns BEFORE "cpci_clk"  ;

INST "cpci_data<?>" TNM = "CPCI_DATA"  ;
INST "cpci_data<??>" TNM = "CPCI_DATA" ;
TIMEGRP "CPCI_DATA" OFFSET = OUT 10 ns AFTER "cpci_clk"  ;
# corresponding time in CPCI is the P2N2P OFFSET=IN - see CPCI ucf

# Write data (input to us from CPCI) isnt valid until 4ns before clk
NET "cpci_data<?>" TNM = "CPCI_WR_DATA"  ;
NET "cpci_data<??>" TNM = "CPCI_WR_DATA" ;
TIMEGRP "CPCI_WR_DATA" OFFSET = IN 4.0 ns BEFORE "cpci_clk"  ;

INST "cpci_rd_rdy" TNM = "CPCI_RDY" ;
INST "cpci_wr_rdy" TNM = "CPCI_RDY" ;
TIMEGRP "CPCI_RDY" OFFSET = OUT 8 ns AFTER "cpci_clk"  ;
INST "cpci_rd_wr_L" TNM = "CPCI_REQ" ;
INST "cpci_req" TNM = "CPCI_REQ" ;
TIMEGRP "CPCI_REQ" OFFSET = IN 4 ns BEFORE "cpci_clk"  ;

INST "dma_op_code_ack<?>" TNM = "CPCI_DMA_OUT" ;
INST "dma_vld_n2c" TNM = "CPCI_DMA_OUT" ;
INST "dma_q_nearly_full_n2c" TNM = "CPCI_DMA_OUT" ;
TIMEGRP "CPCI_DMA_OUT" OFFSET = OUT 8 ns AFTER "cpci_clk" ;

INST "dma_op_code_req<?>"  TNM = "CPCI_DMA_IN" ;
INST "dma_op_queue_id<?>" TNM = "CPCI_DMA_IN" ;
INST "dma_vld_c2n" TNM = "CPCI_DMA_IN" ;
INST "dma_q_nearly_full_c2n"  TNM = "CPCI_DMA_IN" ;
TIMEGRP "CPCI_DMA_IN" OFFSET = IN 4 ns BEFORE "cpci_clk" ; 

INST "dma_data<?>" TNM = "CPCI_DMA_INOUT" ;
INST "dma_data<??>" TNM = "CPCI_DMA_INOUT" ;
TIMEGRP "CPCI_DMA_INOUT" OFFSET = IN 4 ns BEFORE "cpci_clk" ;
TIMEGRP "CPCI_DMA_INOUT" OFFSET = OUT 7 ns AFTER "cpci_clk" ;

#INST "cpci_dma_data<?>" TNM = "CPCI_DMA_OUT" ;
#INST "cpci_dma_data<??>" TNM = "CPCI_DMA_OUT" ;
#INST "cpci_dma_pkt_avail<?>" TNM = "CPCI_DMA_OUT" ;
#INST "cpci_dma_wr_en" TNM = "CPCI_DMA_OUT" ;
#TIMEGRP "CPCI_DMA_OUT" OFFSET = OUT 7 ns AFTER "cpci_clk"  ;

#INST "cpci_dma_send<?>" TNM = "CPCI_DMA_IN" ;
#INST "cpci_dma_nearly_full" TNM = "CPCI_DMA_IN" ;
#TIMEGRP "CPCI_DMA_IN" OFFSET = IN 6 ns BEFORE "cpci_clk"  ;



############################################################
# Core clock constraints
############################################################

INST "BUFGMUX_CORE_CLK" LOC = "BUFGMUX1P"  ;

# According to Xilinx COnstraint manual, the Xilinx tools will
# automatically propagate clock constrainst through DCMs. 
# We just need to specify the input clocks (from pads).

# Main system clock (125 MHz or slower)
NET "core_clk_int" TNM_NET = "core_clk_int" ;
TIMESPEC "TS_core_clk_int" = PERIOD "core_clk_int" 8 ns HIGH 50 %;



############################################################
# SRAM clock constraints
############################################################

# SRAM clock can be at 62.5 or 125MHz.
# These are set assuming 125Mhz, so if you should changes these
# if you use a 62.5MHz SRAM clock.

INST "sram1_addr<?>" TNM = "SRAM1_OUT" ;
INST "sram1_addr<??>" TNM = "SRAM1_OUT" ;
INST "sram1_we" TNM = "SRAM1_OUT" ;
INST "sram1_bw<?>" TNM = "SRAM1_OUT" ;
TIMEGRP "SRAM1_OUT" OFFSET = OUT 4 ns AFTER "core_clk"  ;
INST "sram1_data<?>" TNM = "SRAM1_DATA" ;
INST "sram1_data<??>" TNM = "SRAM1_DATA" ;
TIMEGRP "SRAM1_DATA" OFFSET = IN 4 ns BEFORE "core_clk"  ;
TIMEGRP "SRAM1_DATA" OFFSET = OUT 4 ns AFTER "core_clk"  ;

INST "sram2_addr<?>" TNM = "SRAM2_OUT" ;
INST "sram2_addr<??>" TNM = "SRAM2_OUT"  ;
INST "sram2_we" TNM = "SRAM2_OUT" ;
INST "sram2_bw<?>" TNM = "SRAM2_OUT" ;
TIMEGRP "SRAM2_OUT" OFFSET = OUT 4 ns AFTER "core_clk"  ;
INST "sram2_data<?>" TNM = "SRAM2_DATA" ;
INST "sram2_data<??>" TNM = "SRAM2_DATA" ;
TIMEGRP "SRAM2_DATA" OFFSET = IN 4 ns BEFORE "core_clk"  ;
TIMEGRP "SRAM2_DATA" OFFSET = OUT 4 ns AFTER "core_clk"  ;


##########################  Aurora  Lane Constraints ####################

#Constrain locatation of the registers in the Phase Align Module. This insures
# correct timing with respect to the MGT's enable comma align signal
#INST *serial_test/aurora_module_0/aurora_framing_i/aurora_framing_lane_phase_align_i/phase_align_flops_* AREA_GROUP="AURORA_0_PHASE_ALIGN_0_GRP";
#AREA_GROUP "AURORA_0_PHASE_ALIGN_0_GRP" RANGE=SLICE_X110Y0:SLICE_X111Y1;

#INST *serial_test/aurora_module_1/aurora_framing_i/aurora_framing_lane_phase_align_i/phase_align_flops_* AREA_GROUP="AURORA_1_PHASE_ALIGN_0_GRP";
#AREA_GROUP "AURORA_1_PHASE_ALIGN_0_GRP" RANGE=SLICE_X122Y0:SLICE_X123Y1;

# loc the MGTs
#INST *serial_test/aurora_module_0/aurora_framing_i/lane_0_mgt_i LOC=GT_X6Y0;
#INST *serial_test/aurora_module_1/aurora_framing_i/lane_0_mgt_i LOC=GT_X7Y0;

############################################################
# Pin assignments
############################################################


NET "core_clk"        LOC = "D17" | IOSTANDARD = LVCMOS25 ; 
NET "cpci_addr<0>"    LOC = "F19"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_addr<10>"   LOC = "D15"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_addr<11>"   LOC = "H14"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_addr<12>"   LOC = "G14"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_addr<13>"   LOC = "F14"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_addr<14>"   LOC = "E14"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_addr<15>"   LOC = "D14"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_addr<16>"   LOC = "C14"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_addr<17>"   LOC = "H13"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_addr<18>"   LOC = "G13"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_addr<19>"   LOC = "F13"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_addr<1>"    LOC = "E19"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_addr<20>"   LOC = "E13"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_addr<21>"   LOC = "D13"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_addr<22>"   LOC = "C13"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_addr<23>"   LOC = "D12"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_addr<24>"   LOC = "N6"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_addr<25>"   LOC = "M2"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_addr<26>"   LOC = "M3"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_addr<2>"    LOC = "D19"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_addr<3>"    LOC = "H16"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_addr<4>"    LOC = "G16"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_addr<5>"    LOC = "F16"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_addr<6>"    LOC = "E16"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_addr<7>"    LOC = "D16"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_addr<8>"    LOC = "G15"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_addr<9>"    LOC = "F15"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_clk"        LOC = "E17"  | IOSTANDARD = LVCMOS25 ; 
NET "cpci_data<0>"    LOC = "F28"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<10>"   LOC = "E25"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<11>"   LOC = "D25"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<12>"   LOC = "D24"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<13>"   LOC = "C24"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<14>"   LOC = "D23"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<15>"   LOC = "H22"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<16>"   LOC = "G22"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<17>"   LOC = "F22"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<18>"   LOC = "E22"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<19>"   LOC = "D22"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<1>"    LOC = "F27"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<20>"   LOC = "C22"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<21>"   LOC = "H21"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<22>"   LOC = "G21"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<23>"   LOC = "F21"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<24>"   LOC = "E21"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<25>"   LOC = "D21"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<26>"   LOC = "C21"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<27>"   LOC = "G20"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<28>"   LOC = "F20"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<29>"   LOC = "D20"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<2>"    LOC = "H26"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<30>"   LOC = "H19"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<31>"   LOC = "G19"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<3>"    LOC = "G26"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<4>"    LOC = "F26"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<5>"    LOC = "E26"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<6>"    LOC = "D26"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<7>"    LOC = "C26"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<8>"    LOC = "H25"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_data<9>"    LOC = "G25"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_debug_data<0>"    LOC = "T2"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_debug_data<10>"   LOC = "T3"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_debug_data<11>"   LOC = "T4"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_debug_data<12>"   LOC = "T5"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_debug_data<13>"   LOC = "T6"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_debug_data<14>"   LOC = "R1"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_debug_data<15>"   LOC = "R2"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_debug_data<16>"   LOC = "R3"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_debug_data<17>"   LOC = "R4"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_debug_data<18>"   LOC = "R6"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_debug_data<19>"   LOC = "P1"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_debug_data<1>"    LOC = "P2"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_debug_data<20>"   LOC = "P3"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_debug_data<21>"   LOC = "P4"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_debug_data<22>"   LOC = "P5"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_debug_data<23>"   LOC = "P6"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_debug_data<24>"   LOC = "N1"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_debug_data<25>"   LOC = "N2"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_debug_data<26>"   LOC = "N3"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_debug_data<27>"   LOC = "N4"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_debug_data<28>"   LOC = "N5"   | IOSTANDARD = LVCMOS25 ;
#NET "cpci_debug_data<29>"   LOC = "N6"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_debug_data<2>"    LOC = "M1"   | IOSTANDARD = LVCMOS25 ;
#NET "cpci_debug_data<30>"   LOC = "M2"   | IOSTANDARD = LVCMOS25 ;
#NET "cpci_debug_data<31>"   LOC = "M3"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_debug_data<3>"    LOC = "M4"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_debug_data<4>"    LOC = "M6"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_debug_data<5>"    LOC = "L1"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_debug_data<6>"    LOC = "L2"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_debug_data<7>"    LOC = "L3"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_debug_data<8>"    LOC = "L4"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_debug_data<9>"    LOC = "L5"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_rp_cclk"     LOC = "AL17"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_rp_din"      LOC = "AL14"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_rp_done"     LOC = "AK16"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_rp_en"       LOC = "AJ16"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_rp_init_b"   LOC = "AL16"   | IOSTANDARD = LVCMOS25 ;
NET "cpci_rp_prog_b"   LOC = "AL15"   | IOSTANDARD = LVCMOS25 ;
NET "dma_data<0>"    LOC = "C11"  | IOSTANDARD = LVCMOS25 ;
NET "dma_data<10>"   LOC = "F8"   | IOSTANDARD = LVCMOS25 ;
NET "dma_data<11>"   LOC = "F7"   | IOSTANDARD = LVCMOS25 ;
NET "dma_data<12>"   LOC = "E7"   | IOSTANDARD = LVCMOS25 ;
NET "dma_data<13>"   LOC = "E6"   | IOSTANDARD = LVCMOS25 ;
NET "dma_data<14>"   LOC = "D6"   | IOSTANDARD = LVCMOS25 ;
NET "dma_data<15>"   LOC = "D5"   | IOSTANDARD = LVCMOS25 ;
NET "dma_data<16>"   LOC = "D2"   | IOSTANDARD = LVCMOS25 ;
NET "dma_data<17>"   LOC = "D1"   | IOSTANDARD = LVCMOS25 ;
NET "dma_data<18>"   LOC = "E4"   | IOSTANDARD = LVCMOS25 ;
NET "dma_data<19>"   LOC = "E3"   | IOSTANDARD = LVCMOS25 ;
NET "dma_data<1>"    LOC = "H10"  | IOSTANDARD = LVCMOS25 ;
NET "dma_data<20>"   LOC = "E2"   | IOSTANDARD = LVCMOS25 ;
NET "dma_data<21>"   LOC = "E1"   | IOSTANDARD = LVCMOS25 ;
NET "dma_data<22>"   LOC = "F5"   | IOSTANDARD = LVCMOS25 ;
NET "dma_data<23>"   LOC = "F4"   | IOSTANDARD = LVCMOS25 ;
NET "dma_data<24>"   LOC = "F2"   | IOSTANDARD = LVCMOS25 ;
NET "dma_data<25>"   LOC = "F1"   | IOSTANDARD = LVCMOS25 ;
NET "dma_data<26>"   LOC = "G6"   | IOSTANDARD = LVCMOS25 ;
NET "dma_data<27>"   LOC = "G5"   | IOSTANDARD = LVCMOS25 ;
NET "dma_data<28>"   LOC = "G4"   | IOSTANDARD = LVCMOS25 ;
NET "dma_data<29>"   LOC = "G3"   | IOSTANDARD = LVCMOS25 ;
NET "dma_data<2>"    LOC = "G10"  | IOSTANDARD = LVCMOS25 ;
NET "dma_data<30>"   LOC = "G2"   | IOSTANDARD = LVCMOS25 ;
NET "dma_data<31>"   LOC = "G1"   | IOSTANDARD = LVCMOS25 ;
NET "dma_data<3>"    LOC = "E10"  | IOSTANDARD = LVCMOS25 ;
NET "dma_data<4>"    LOC = "D10"  | IOSTANDARD = LVCMOS25 ;
NET "dma_data<5>"    LOC = "G9"   | IOSTANDARD = LVCMOS25 ;
NET "dma_data<6>"    LOC = "F9"   | IOSTANDARD = LVCMOS25 ;
NET "dma_data<7>"    LOC = "E9"   | IOSTANDARD = LVCMOS25 ;
NET "dma_data<8>"    LOC = "D9"   | IOSTANDARD = LVCMOS25 ;
NET "dma_data<9>"    LOC = "C9"   | IOSTANDARD = LVCMOS25 ;
NET "dma_q_nearly_full_c2n" LOC = "H6"  | IOSTANDARD = LVCMOS25 ;
NET "dma_q_nearly_full_n2c" LOC = "E31" | IOSTANDARD = LVCMOS25 ;
NET "dma_op_code_ack<0>"   LOC = "H4"  | IOSTANDARD = LVCMOS25 ;
NET "dma_op_code_ack<1>"   LOC = "H5"  | IOSTANDARD = LVCMOS25 ;
NET "dma_op_code_req<0>"   LOC = "H2"  | IOSTANDARD = LVCMOS25 ;
NET "dma_op_code_req<1>"   LOC = "H3"  | IOSTANDARD = LVCMOS25 ;
NET "dma_op_queue_id<0>"   LOC = "J6"  | IOSTANDARD = LVCMOS25 ;
NET "dma_op_queue_id<1>"   LOC = "H1"  | IOSTANDARD = LVCMOS25 ;
NET "dma_op_queue_id<2>"   LOC = "J5"  | IOSTANDARD = LVCMOS25 ;
NET "dma_op_queue_id<3>"   LOC = "J3"  | IOSTANDARD = LVCMOS25 ;
NET "dma_vld_n2c"       LOC = "J2"   | IOSTANDARD = LVCMOS25 ;
NET "dma_vld_c2n"       LOC = "D34"   | IOSTANDARD = LVCMOS25 ;
NET "nf2_err"           LOC = "D28"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_rd_rdy"       LOC = "E28"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_rd_wr_L"      LOC = "D29"  | IOSTANDARD = LVCMOS25 ;
NET "cpci_req"          LOC = "E29"  | IOSTANDARD = LVCMOS25 ;
#NET "cpci_tx_full<0>"   LOC = "D30"  | IOSTANDARD = LVCMOS25 ;
#NET "cpci_tx_full<1>"   LOC = "D33"  | IOSTANDARD = LVCMOS25 ;
#NET "cpci_tx_full<2>" LOC="D34" | IOSTANDARD=LVCMOS25;#used by dma_vld_c2n
#NET "cpci_tx_full<3>" LOC="E31" | IOSTANDARD=LVCMOS25;#used by dma_q_nearly_full_n2c
NET "cpci_wr_rdy"       LOC = "E32"  | IOSTANDARD = LVCMOS25 ;


# DDR2 interface is included from ucf generated by MIG tool -
# see above.
#

NET "debug_clk<0>"  LOC = "AF16" | IOSTANDARD = LVCMOS25 ;
NET "debug_clk<1>"  LOC = "AG16" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<0>"  LOC = "AJ15" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<1>"  LOC = "AH15" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<10>"  LOC = "AK13" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<11>"  LOC = "AJ13" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<12>"  LOC = "AK11" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<13>"  LOC = "AJ11" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<14>"  LOC = "AG11" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<15>"  LOC = "AJ12" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<16>"  LOC = "AH13" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<17>"  LOC = "AG10" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<18>"  LOC = "AM11" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<19>"  LOC = "AL11" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<2>"  LOC = "AM14" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<20>"  LOC = "AH11" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<21>"  LOC = "AJ9" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<22>"  LOC = "AM7" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<23>"  LOC = "AH10" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<24>"  LOC = "AK8" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<25>"  LOC = "AL9" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<26>"  LOC = "AL8" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<27>"  LOC = "AG13" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<28>"  LOC = "AL7" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<29>"  LOC = "AK10" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<3>"  LOC = "AJ14" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<30>"  LOC = "AM9" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<31>"  LOC = "AK9" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<4>"  LOC = "AH14" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<5>"  LOC = "AG14" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<6>"  LOC = "AF14" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<7>"  LOC = "AL12" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<8>"  LOC = "AM13" | IOSTANDARD = LVCMOS25 ;
NET "debug_data<9>"  LOC = "AL13" | IOSTANDARD = LVCMOS25 ;

NET "debug_led"        LOC = "AL5"  | IOSTANDARD = LVCMOS25 ;
NET "gtx_clk"          LOC = "J17" | IOSTANDARD = LVCMOS25 ; 
NET "nf2_reset"        LOC = "J4" | IOSTANDARD = LVCMOS25 ;
NET "phy_mdc"          LOC = "AL34"  | IOSTANDARD = LVCMOS25 ;
NET "phy_mdio"         LOC = "AL33"  | IOSTANDARD = LVCMOS25 ;

NET "rgmii_0_rx_ctl"  LOC = "AK25" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_0_rxc"     LOC = "H18"  | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_0_rxd<0>"  LOC = "AL26" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_0_rxd<1>"  LOC = "AM26" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_0_rxd<2>"  LOC = "AJ26" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_0_rxd<3>"  LOC = "AK26" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_0_tx_ctl"  LOC = "AG25" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_0_txc"     LOC = "AF25" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_0_txd<0>"  LOC = "AL28" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_0_txd<1>"  LOC = "AM28" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_0_txd<2>"  LOC = "AE24" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_0_txd<3>"  LOC = "AF24" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_1_rx_ctl"  LOC = "AG22" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_1_rxc"     LOC = "D18"  | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_1_rxd<0>"  LOC = "AK27" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_1_rxd<1>"  LOC = "AL27" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_1_rxd<2>"  LOC = "AG24" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_1_rxd<3>"  LOC = "AH24" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_1_tx_ctl"  LOC = "AL24" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_1_txc"     LOC = "AJ24" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_1_txd<0>"  LOC = "AE22" | IOSTANDARD = LVCMOS25 ;
NET "rgmii_1_txd<1>"  LOC = "AF22" | IOSTANDARD = LVCMOS25 ;
NET "rgmii_1_txd<2>"  LOC = "AJ22" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_1_txd<3>"  LOC = "AK22" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_2_rx_ctl"  LOC = "AL22" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_2_rxc"     LOC = "AJ18" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_2_rxd<0>"  LOC = "AE20" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_2_rxd<1>"  LOC = "AF20" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_2_rxd<2>"  LOC = "AH23" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_2_rxd<3>"  LOC = "AJ23" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_2_tx_ctl"  LOC = "AM22" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_2_txc"     LOC = "AJ21" | IOSTANDARD = LVCMOS25 ;
NET "rgmii_2_txd<0>"  LOC = "AG21" | IOSTANDARD = LVCMOS25 ;
NET "rgmii_2_txd<1>"  LOC = "AH21" | IOSTANDARD = LVCMOS25 ;
NET "rgmii_2_txd<2>"  LOC = "AK21" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_2_txd<3>"  LOC = "AM21" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_3_rx_ctl"  LOC = "AK14" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_3_rxc"     LOC = "AL18" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_3_rxd<0>"  LOC = "AF19" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_3_rxd<1>"  LOC = "AG19" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_3_rxd<2>"  LOC = "AH20" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_3_rxd<3>"  LOC = "AJ20" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_3_tx_ctl"  LOC = "AF18" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_3_txc"     LOC = "AL21" | IOSTANDARD = LVCMOS25 ;
NET "rgmii_3_txd<0>"  LOC = "AH19" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_3_txd<1>"  LOC = "AJ19" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_3_txd<2>"  LOC = "AK19" | IOSTANDARD = LVCMOS25 ; 
NET "rgmii_3_txd<3>"  LOC = "AL19" | IOSTANDARD = LVCMOS25 ; 

NET "sram1_addr<0>"    LOC = "AF29"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_addr<10>"   LOC = "AC32"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_addr<11>"   LOC = "AB30"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_addr<12>"   LOC = "AC31"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_addr<13>"   LOC = "AC33"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_addr<14>"   LOC = "AC29"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_addr<15>"   LOC = "AD30"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_addr<16>"   LOC = "AD31"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_addr<17>"   LOC = "AD32"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_addr<18>"   LOC = "AD33"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_addr<1>"    LOC = "AF30"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_addr<2>"    LOC = "AF31"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_addr<3>"    LOC = "AF32"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_addr<4>"    LOC = "AF33"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_addr<5>"    LOC = "AG29"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_addr<6>"    LOC = "AG30"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_addr<7>"    LOC = "AG31"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_addr<8>"    LOC = "AD29"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_addr<9>"    LOC = "AC34"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_addr<19>"    LOC = "AD34"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_bw<0>"      LOC = "AE31"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_bw<1>"      LOC = "AE33"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_bw<2>"      LOC = "AE34"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_bw<3>"      LOC = "AF28"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<0>"    LOC = "Y34"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<10>"   LOC = "AA31"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<11>"   LOC = "AA32"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<12>"   LOC = "AA33"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<13>"   LOC = "AA34"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<14>"   LOC = "AB31"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<15>"   LOC = "AB32"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<16>"   LOC = "AB33"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<17>"   LOC = "AB34"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<18>"   LOC = "AG32"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<19>"   LOC = "AH29"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<1>"    LOC = "Y33"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<20>"   LOC = "AH30"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<21>"   LOC = "AH31"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<22>"   LOC = "AH32"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<23>"   LOC = "AH33"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<24>"   LOC = "AH34"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<25>"   LOC = "AG33"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<26>"   LOC = "AG34"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<27>"   LOC = "AJ28"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<28>"   LOC = "AJ30"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<29>"   LOC = "AJ31"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<2>"    LOC = "Y32"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<30>"   LOC = "AJ33"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<31>"   LOC = "AJ34"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<32>"   LOC = "AK31"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<33>"   LOC = "AK32"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<34>"   LOC = "AK33"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<35>"   LOC = "AK34"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<3>"    LOC = "Y31"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<4>"    LOC = "W33"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<5>"    LOC = "W32"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<6>"    LOC = "W31"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<7>"    LOC = "W30"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<8>"    LOC = "W29"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_data<9>"    LOC = "AA30"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_we"         LOC = "AE28"  | IOSTANDARD = LVCMOS25 ;
NET "sram1_zz"         LOC = "AE30"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_addr<0>"    LOC = "P32"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_addr<10>"   LOC = "M28"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_addr<11>"   LOC = "L34"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_addr<12>"   LOC = "L33"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_addr<13>"   LOC = "M29"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_addr<14>"   LOC = "M32"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_addr<15>"   LOC = "M34"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_addr<16>"   LOC = "N29"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_addr<17>"   LOC = "N30"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_addr<18>"   LOC = "N31"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_addr<1>"    LOC = "P33"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_addr<2>"    LOC = "P34"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_addr<3>"    LOC = "R28"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_addr<4>"    LOC = "R29"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_addr<5>"    LOC = "R31"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_addr<6>"    LOC = "R33"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_addr<7>"    LOC = "R32"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_addr<8>"    LOC = "M33"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_addr<9>"    LOC = "M31"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_addr<19>"    LOC = "N32"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_bw<0>"      LOC = "N34"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_bw<1>"      LOC = "P28"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_bw<2>"      LOC = "P29"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_bw<3>"      LOC = "P30"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<0>"    LOC = "J33"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<10>"   LOC = "K30"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<11>"   LOC = "K31"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<12>"   LOC = "K33"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<13>"   LOC = "K34"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<14>"   LOC = "L29"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<15>"   LOC = "L30"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<16>"   LOC = "L31"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<17>"   LOC = "L32"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<18>"   LOC = "U29"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<19>"   LOC = "U28"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<1>"    LOC = "J32"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<20>"   LOC = "T33"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<21>"   LOC = "T32"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<22>"   LOC = "T31"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<23>"   LOC = "T30"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<24>"   LOC = "T29"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<25>"   LOC = "T28"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<26>"   LOC = "R34"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<27>"   LOC = "U30"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<28>"   LOC = "U31"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<29>"   LOC = "U32"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<2>"    LOC = "J31"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<30>"   LOC = "U33"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<31>"   LOC = "V29"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<32>"   LOC = "V30"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<33>"   LOC = "V31"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<34>"   LOC = "V32"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<35>"   LOC = "V33"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<3>"    LOC = "H32"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<4>"    LOC = "H31"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<5>"    LOC = "G34"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<6>"    LOC = "G33"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<7>"    LOC = "G32"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<8>"    LOC = "G31"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_data<9>"    LOC = "H33"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_we"         LOC = "N33"  | IOSTANDARD = LVCMOS25 ;
NET "sram2_zz"         LOC = "P31"  | IOSTANDARD = LVCMOS25 ;

# Prohibit these to reserve them for the Prog interface

CONFIG PROHIBIT = "AL6" ;
CONFIG PROHIBIT = "AG9" ;
CONFIG PROHIBIT = "AH9" ;
CONFIG PROHIBIT = "AK6" ;
CONFIG PROHIBIT = "AK7" ; 
CONFIG PROHIBIT = "AK28" ;
CONFIG PROHIBIT = "AK29" ;
CONFIG PROHIBIT = "AH26" ;
CONFIG PROHIBIT = "AG26" ;
CONFIG PROHIBIT = "AL29" ;
CONFIG PROHIBIT = "AL30" ;

# These are used for the parallel programming interface:
# PAD428      X138Y0      AL6      4      INIT_B       RP_INIT_B
# PAD429      X138Y0      AG9      4      D0           RP_DATA0
# PAD430      X138Y0      AH9      4      D1           RP_DATA1       
# PAD431      X136Y0      AK6      4      D2           RP_DATA2       
# PAD432      X136Y0      AK7      4      D3           RP_DATA3
# PAD583      X2Y0        AK28     5      D4           RP_DATA4
# PAD584      X2Y0        AK29     5      D5           RP_DATA5
# PAD585      X0Y0        AH26     5      D6           RP_DATA6
# PAD586      X0Y0        AG26     5      D7           RP_DATA7
# PAD587      X0Y0        AL29     5      RDWR_B       RP_RDWR_B
# PAD588      X0Y0        AL30     5      CS_B         RP_CS_B
