; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@__cudart_i2opi_f = internal unnamed_addr addrspace(1) constant [6 x i32] [i32 1011060801, i32 -614296167, i32 -181084736, i32 -64530479, i32 1313084713, i32 -1560706194], align 4

define void @triton_poi_fused_copy_div_exp_floor_divide_mul_repeat_sin_0(ptr addrspace(1) %0, i32 %1) local_unnamed_addr !dbg !7 {
  %result.i.i.i.i = alloca [7 x i32], align 4
  %3 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !10
  %4 = shl i32 %3, 4, !dbg !11
  %5 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %6 = and i32 %5, 15, !dbg !12
  %7 = or disjoint i32 %4, %6, !dbg !13
  %.frozen = freeze i32 %7, !dbg !14
  %8 = sdiv i32 %.frozen, 4, !dbg !14
  %9 = mul i32 %8, 4, !dbg !15
  %.decomposed = sub i32 %.frozen, %9, !dbg !15
  %.lhs.trunc = trunc nsw i32 %.decomposed to i8, !dbg !16
  %10 = sdiv i8 %.lhs.trunc, 2, !dbg !16
  %.sext = sext i8 %10 to i32, !dbg !16
  %11 = shl nsw i32 %.sext, 1, !dbg !17
  %12 = sitofp i32 %11 to float, !dbg !18
  %13 = fmul float %12, 5.000000e-01, !dbg !19
  %14 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !20
  %.not.i = icmp eq i32 %14, 0, !dbg !20
  %15 = tail call float @llvm.nvvm.floor.ftz.f(float %13), !dbg !20
  %16 = tail call float @llvm.nvvm.floor.f(float %13), !dbg !20
  %.0.i = select i1 %.not.i, float %16, float %15, !dbg !20
  %17 = fmul float %.0.i, 2.000000e+00, !dbg !21
  %18 = fmul float %17, 2.500000e-01, !dbg !22
  %19 = fmul float %18, 0xC0226BB1C0000000, !dbg !23
  %20 = fmul float %19, 0x3FF7154760000000, !dbg !24
  %21 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %20) #4, !dbg !24
  %22 = sitofp i32 %8 to float, !dbg !25
  %23 = fmul float %21, %22, !dbg !26
  call void @llvm.lifetime.start.p0(i64 28, ptr nonnull %result.i.i.i.i), !dbg !27
  %24 = fmul float %23, 0x3FE45F3060000000, !dbg !27
  %25 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !27
  %.not.i3 = icmp eq i32 %25, 0, !dbg !27
  %26 = tail call i32 @llvm.nvvm.f2i.rn.ftz(float %24) #4, !dbg !27
  %27 = tail call i32 @llvm.nvvm.f2i.rn(float %24) #4, !dbg !27
  %.01.i = select i1 %.not.i3, i32 %27, i32 %26, !dbg !27
  %28 = sitofp i32 %.01.i to float, !dbg !27
  %29 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !27
  %.not15.i = icmp eq i32 %29, 0, !dbg !27
  %30 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %28, float 0xBFF921FB40000000, float %23) #4, !dbg !27
  %31 = tail call float @llvm.nvvm.fma.rn.f(float %28, float 0xBFF921FB40000000, float %23) #4, !dbg !27
  %.02.i = select i1 %.not15.i, float %31, float %30, !dbg !27
  %32 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !27
  %.not16.i = icmp eq i32 %32, 0, !dbg !27
  %33 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %28, float 0xBE74442D00000000, float %.02.i) #4, !dbg !27
  %34 = tail call float @llvm.nvvm.fma.rn.f(float %28, float 0xBE74442D00000000, float %.02.i) #4, !dbg !27
  %.03.i = select i1 %.not16.i, float %34, float %33, !dbg !27
  %35 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !27
  %.not17.i = icmp eq i32 %35, 0, !dbg !27
  %36 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %28, float 0xBCF84698A0000000, float %.03.i) #4, !dbg !27
  %37 = tail call float @llvm.nvvm.fma.rn.f(float %28, float 0xBCF84698A0000000, float %.03.i) #4, !dbg !27
  %.04.i = select i1 %.not17.i, float %37, float %36, !dbg !27
  %38 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !27
  %.not18.i = icmp eq i32 %38, 0, !dbg !27
  %39 = tail call float @llvm.nvvm.fabs.ftz.f(float %23) #4, !dbg !27
  %40 = tail call float @llvm.nvvm.fabs.f(float %23) #4, !dbg !27
  %.06.i = select i1 %.not18.i, float %40, float %39, !dbg !27
  %41 = fcmp ult float %.06.i, 1.056150e+05, !dbg !27
  br i1 %41, label %__internal_trig_reduction_kernel.exit.i.i, label %__nv_isinff.exit.i.i.i, !dbg !27

__nv_isinff.exit.i.i.i:                           ; preds = %2
  %42 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !27
  %.not19.i = icmp eq i32 %42, 0, !dbg !27
  %.07.i = select i1 %.not19.i, float %40, float %39, !dbg !27
  %43 = fcmp oeq float %.07.i, 0x7FF0000000000000, !dbg !27
  br i1 %43, label %__nv_fmul_rn.exit.i.i.i, label %47, !dbg !27

__nv_fmul_rn.exit.i.i.i:                          ; preds = %__nv_isinff.exit.i.i.i
  %44 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !27
  %.not27.i = icmp eq i32 %44, 0, !dbg !27
  %45 = tail call float @llvm.nvvm.mul.rn.ftz.f(float %23, float 0.000000e+00) #4, !dbg !27
  %46 = tail call float @llvm.nvvm.mul.rn.f(float %23, float 0.000000e+00) #4, !dbg !27
  %.08.i = select i1 %.not27.i, float %46, float %45, !dbg !27
  br label %__internal_trig_reduction_kernel.exit.i.i, !dbg !27

47:                                               ; preds = %__nv_isinff.exit.i.i.i
  %48 = bitcast float %23 to i32, !dbg !27
  %49 = lshr i32 %48, 23, !dbg !27
  %50 = and i32 %49, 224, !dbg !27
  %51 = add nsw i32 %50, -128, !dbg !27
  %52 = shl i32 %48, 8, !dbg !27
  %53 = or i32 %52, -2147483648, !dbg !27
  %54 = lshr exact i32 %51, 5, !dbg !27
  br label %55, !dbg !27

55:                                               ; preds = %47, %55
  %indvars.iv = phi i64 [ 0, %47 ], [ %indvars.iv.next, %55 ]
  %hi.i.i.i.0.i5 = phi i32 [ 0, %47 ], [ %60, %55 ]
  %56 = getelementptr inbounds [6 x i32], ptr addrspace(1) @__cudart_i2opi_f, i64 0, i64 %indvars.iv, !dbg !27
  %57 = load i32, ptr addrspace(1) %56, align 4, !dbg !27
  %58 = tail call { i32, i32 } asm "{\0A\09mad.lo.cc.u32   $0, $2, $3, $4;\0A\09madc.hi.u32     $1, $2, $3,  0;\0A\09}", "=r,=r,r,r,r"(i32 %57, i32 %53, i32 %hi.i.i.i.0.i5) #5, !dbg !27, !srcloc !28
  %59 = extractvalue { i32, i32 } %58, 0, !dbg !27
  %60 = extractvalue { i32, i32 } %58, 1, !dbg !27
  %61 = getelementptr inbounds [7 x i32], ptr %result.i.i.i.i, i64 0, i64 %indvars.iv, !dbg !27
  store i32 %59, ptr %61, align 4, !dbg !27
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1, !dbg !27
  %exitcond.not = icmp eq i64 %indvars.iv.next, 6, !dbg !27
  br i1 %exitcond.not, label %62, label %55, !dbg !27, !llvm.loop !29

62:                                               ; preds = %55
  %63 = getelementptr inbounds i8, ptr %result.i.i.i.i, i64 24, !dbg !27
  store i32 %60, ptr %63, align 4, !dbg !27
  %64 = and i32 %49, 31, !dbg !27
  %65 = sub nsw i32 6, %54, !dbg !27
  %66 = sext i32 %65 to i64, !dbg !27
  %67 = getelementptr inbounds [7 x i32], ptr %result.i.i.i.i, i64 0, i64 %66, !dbg !27
  %68 = load i32, ptr %67, align 4, !dbg !27
  %69 = sub nsw i32 5, %54, !dbg !27
  %70 = sext i32 %69 to i64, !dbg !27
  %71 = getelementptr inbounds [7 x i32], ptr %result.i.i.i.i, i64 0, i64 %70, !dbg !27
  %72 = load i32, ptr %71, align 4, !dbg !27
  %.not20.i = icmp eq i32 %64, 0, !dbg !27
  br i1 %.not20.i, label %__internal_trig_reduction_slowpath.exit.i.i.i, label %73, !dbg !27

73:                                               ; preds = %62
  %74 = sub nsw i32 4, %54, !dbg !27
  %75 = sub nuw nsw i32 32, %64, !dbg !27
  %76 = shl i32 %68, %64, !dbg !27
  %77 = lshr i32 %72, %75, !dbg !27
  %78 = add i32 %77, %76, !dbg !27
  %79 = shl i32 %72, %64, !dbg !27
  %80 = sext i32 %74 to i64, !dbg !27
  %81 = getelementptr inbounds [7 x i32], ptr %result.i.i.i.i, i64 0, i64 %80, !dbg !27
  %82 = load i32, ptr %81, align 4, !dbg !27
  %83 = lshr i32 %82, %75, !dbg !27
  %84 = add i32 %83, %79, !dbg !27
  br label %__internal_trig_reduction_slowpath.exit.i.i.i, !dbg !27

__internal_trig_reduction_slowpath.exit.i.i.i:    ; preds = %73, %62
  %hi.i.i.i.1.i = phi i32 [ %78, %73 ], [ %68, %62 ], !dbg !27
  %lo.i.i.i.0.i = phi i32 [ %84, %73 ], [ %72, %62 ], !dbg !27
  %85 = lshr i32 %hi.i.i.i.1.i, 30, !dbg !27
  %86 = tail call i32 @llvm.fshl.i32(i32 %hi.i.i.i.1.i, i32 %lo.i.i.i.0.i, i32 2), !dbg !27
  %87 = shl i32 %lo.i.i.i.0.i, 2, !dbg !27
  %88 = lshr i32 %86, 31, !dbg !27
  %89 = add nuw nsw i32 %88, %85, !dbg !27
  %90 = sub nsw i32 0, %89, !dbg !27
  %.not2123.i = icmp slt i32 %48, 0, !dbg !27
  %spec.select.i = select i1 %.not2123.i, i32 %90, i32 %89, !dbg !27
  %91 = xor i32 %86, %48, !dbg !27
  %.lobit.i = ashr i32 %86, 31, !dbg !27
  %hi.i.i.i.2.i = xor i32 %.lobit.i, %86, !dbg !27
  %lo.i.i.i.1.i = xor i32 %.lobit.i, %87, !dbg !27
  %92 = zext i32 %hi.i.i.i.2.i to i64, !dbg !27
  %93 = shl nuw i64 %92, 32, !dbg !27
  %94 = zext i32 %lo.i.i.i.1.i to i64, !dbg !27
  %95 = or disjoint i64 %93, %94, !dbg !27
  %96 = sitofp i64 %95 to double, !dbg !27
  %97 = fmul double %96, 0x3BF921FB54442D19, !dbg !27
  %98 = fptrunc double %97 to float, !dbg !27
  %99 = fneg float %98, !dbg !27
  %.not2526.i = icmp slt i32 %91, 0, !dbg !27
  %r.i.i.i.0.i = select i1 %.not2526.i, float %99, float %98, !dbg !27
  br label %__internal_trig_reduction_kernel.exit.i.i, !dbg !27

__internal_trig_reduction_kernel.exit.i.i:        ; preds = %__internal_trig_reduction_slowpath.exit.i.i.i, %__nv_fmul_rn.exit.i.i.i, %2
  %i.i.1.i = phi i32 [ %.01.i, %2 ], [ 0, %__nv_fmul_rn.exit.i.i.i ], [ %spec.select.i, %__internal_trig_reduction_slowpath.exit.i.i.i ], !dbg !27
  %t.i.i.1.i = phi float [ %.04.i, %2 ], [ %.08.i, %__nv_fmul_rn.exit.i.i.i ], [ %r.i.i.i.0.i, %__internal_trig_reduction_slowpath.exit.i.i.i ], !dbg !27
  %100 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !27
  %.not28.i = icmp eq i32 %100, 0, !dbg !27
  %101 = tail call float @llvm.nvvm.mul.rn.ftz.f(float %t.i.i.1.i, float %t.i.i.1.i) #4, !dbg !27
  %102 = tail call float @llvm.nvvm.mul.rn.f(float %t.i.i.1.i, float %t.i.i.1.i) #4, !dbg !27
  %.011.i = select i1 %.not28.i, float %102, float %101, !dbg !27
  %103 = and i32 %i.i.1.i, 1, !dbg !27
  %.not29.i = icmp eq i32 %103, 0, !dbg !27
  %104 = select i1 %.not29.i, float %t.i.i.1.i, float 1.000000e+00, !dbg !27
  %105 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !27
  %.not30.i = icmp eq i32 %105, 0, !dbg !27
  %106 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.011.i, float %104, float 0.000000e+00) #4, !dbg !27
  %107 = tail call float @llvm.nvvm.fma.rn.f(float %.011.i, float %104, float 0.000000e+00) #4, !dbg !27
  %.012.i = select i1 %.not30.i, float %107, float %106, !dbg !27
  br i1 %.not29.i, label %__internal_fmad.exit2.i.i.i, label %__internal_fmad.exit1.i.i.i, !dbg !27

__internal_fmad.exit1.i.i.i:                      ; preds = %__internal_trig_reduction_kernel.exit.i.i
  %108 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !27
  %.not31.i = icmp eq i32 %108, 0, !dbg !27
  %109 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3EF9758000000000, float %.011.i, float 0xBF56C0FDA0000000) #4, !dbg !27
  %110 = tail call float @llvm.nvvm.fma.rn.f(float 0x3EF9758000000000, float %.011.i, float 0xBF56C0FDA0000000) #4, !dbg !27
  %.013.i = select i1 %.not31.i, float %110, float %109, !dbg !27
  br label %__internal_fmad.exit2.i.i.i, !dbg !27

__internal_fmad.exit2.i.i.i:                      ; preds = %__internal_fmad.exit1.i.i.i, %__internal_trig_reduction_kernel.exit.i.i
  %111 = phi float [ 0xBFDFFFFFE0000000, %__internal_fmad.exit1.i.i.i ], [ 0xBFC5555500000000, %__internal_trig_reduction_kernel.exit.i.i ], !dbg !27
  %112 = phi float [ 0x3FA5555760000000, %__internal_fmad.exit1.i.i.i ], [ 0x3F8110BC80000000, %__internal_trig_reduction_kernel.exit.i.i ], !dbg !27
  %113 = phi float [ %.013.i, %__internal_fmad.exit1.i.i.i ], [ 0xBF29A82A60000000, %__internal_trig_reduction_kernel.exit.i.i ], !dbg !27
  %114 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !27
  %.not32.i = icmp eq i32 %114, 0, !dbg !27
  %115 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %113, float %.011.i, float %112) #4, !dbg !27
  %116 = tail call float @llvm.nvvm.fma.rn.f(float %113, float %.011.i, float %112) #4, !dbg !27
  %.010.i = select i1 %.not32.i, float %116, float %115, !dbg !27
  %117 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !27
  %.not33.i = icmp eq i32 %117, 0, !dbg !27
  %118 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.010.i, float %.011.i, float %111) #4, !dbg !27
  %119 = tail call float @llvm.nvvm.fma.rn.f(float %.010.i, float %.011.i, float %111) #4, !dbg !27
  %.09.i = select i1 %.not33.i, float %119, float %118, !dbg !27
  %120 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !27
  %.not34.i = icmp eq i32 %120, 0, !dbg !27
  %121 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i, float %.012.i, float %104) #4, !dbg !27
  %122 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i, float %.012.i, float %104) #4, !dbg !27
  %.05.i = select i1 %.not34.i, float %122, float %121, !dbg !27
  %123 = and i32 %i.i.1.i, 2, !dbg !27
  %.not35.i = icmp eq i32 %123, 0, !dbg !27
  br i1 %.not35.i, label %__nv_sinf.exit, label %__internal_fmad.exit5.i.i.i, !dbg !27

__internal_fmad.exit5.i.i.i:                      ; preds = %__internal_fmad.exit2.i.i.i
  %124 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !27
  %.not36.i = icmp eq i32 %124, 0, !dbg !27
  %125 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i, float -1.000000e+00, float 0.000000e+00) #4, !dbg !27
  %126 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i, float -1.000000e+00, float 0.000000e+00) #4, !dbg !27
  %.0.i4 = select i1 %.not36.i, float %126, float %125, !dbg !27
  br label %__nv_sinf.exit, !dbg !27

__nv_sinf.exit:                                   ; preds = %__internal_fmad.exit2.i.i.i, %__internal_fmad.exit5.i.i.i
  %z.i.i.0.i = phi float [ %.0.i4, %__internal_fmad.exit5.i.i.i ], [ %.05.i, %__internal_fmad.exit2.i.i.i ], !dbg !27
  %127 = and i32 %5, 1, !dbg !31
  %128 = icmp eq i32 %127, 0, !dbg !31
  %129 = icmp slt i32 %7, 16, !dbg !32
  %130 = and i32 %5, 16, !dbg !12
  call void @llvm.lifetime.end.p0(i64 28, ptr nonnull %result.i.i.i.i), !dbg !27
  %131 = sitofp i32 %.decomposed to float, !dbg !33
  %132 = fmul float %131, 5.000000e-01, !dbg !34
  %133 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !35
  %.not.i1 = icmp eq i32 %133, 0, !dbg !35
  %134 = tail call float @llvm.nvvm.floor.ftz.f(float %132), !dbg !35
  %135 = tail call float @llvm.nvvm.floor.f(float %132), !dbg !35
  %.0.i2 = select i1 %.not.i1, float %135, float %134, !dbg !35
  %136 = fmul float %.0.i2, 2.000000e+00, !dbg !36
  %137 = fmul float %136, 2.500000e-01, !dbg !37
  %138 = fmul float %137, 0xC0226BB1C0000000, !dbg !38
  %139 = fmul float %138, 0x3FF7154760000000, !dbg !39
  %140 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %139) #4, !dbg !39
  %141 = fmul float %140, %22, !dbg !40
  %142 = select i1 %128, float %z.i.i.0.i, float %141, !dbg !41
  %143 = sext i32 %7 to i64, !dbg !42
  %144 = getelementptr float, ptr addrspace(1) %0, i64 %143, !dbg !42
  %145 = icmp eq i32 %130, 0, !dbg !43
  %146 = bitcast float %142 to i32, !dbg !43
  %147 = and i1 %145, %129, !dbg !43
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %146, ptr addrspace(1) %144, i1 %147) #4, !dbg !43
  ret void, !dbg !44
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.floor.ftz.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.floor.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.nvvm.f2i.rn.ftz(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.nvvm.f2i.rn(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.ftz.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.mul.rn.ftz.f(float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.mul.rn.f(float, float) #0

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.fshl.i32(i32, i32, i32) #2

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(argmem: readwrite)
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #3

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(argmem: readwrite)
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #3 = { nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) }
attributes #4 = { nounwind }
attributes #5 = { nounwind memory(none) }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cl3fvuofurtxyqa75w7j37htx2nlazsrw5byrfjutlrmshpwrfl6.py", directory: "inductor_cache/l3")
!4 = !{ptr @triton_poi_fused_copy_div_exp_floor_divide_mul_repeat_sin_0, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_copy_div_exp_floor_divide_mul_repeat_sin_0, !"reqntidx", i32 32}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_copy_div_exp_floor_divide_mul_repeat_sin_0", linkageName: "triton_poi_fused_copy_div_exp_floor_divide_mul_repeat_sin_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 26, column: 19, scope: !7)
!15 = !DILocation(line: 25, column: 19, scope: !7)
!16 = !DILocation(line: 30, column: 20, scope: !7)
!17 = !DILocation(line: 30, column: 14, scope: !7)
!18 = !DILocation(line: 31, column: 19, scope: !7)
!19 = !DILocation(line: 33, column: 18, scope: !7)
!20 = !DILocation(line: 34, column: 27, scope: !7)
!21 = !DILocation(line: 36, column: 18, scope: !7)
!22 = !DILocation(line: 38, column: 19, scope: !7)
!23 = !DILocation(line: 40, column: 20, scope: !7)
!24 = !DILocation(line: 41, column: 24, scope: !7)
!25 = !DILocation(line: 43, column: 21, scope: !7)
!26 = !DILocation(line: 44, column: 20, scope: !7)
!27 = !DILocation(line: 45, column: 24, scope: !7)
!28 = !{i32 30999, i32 31003, i32 31048, i32 31093}
!29 = distinct !{!29, !30}
!30 = !{!"llvm.loop.unroll.count", i32 1}
!31 = !DILocation(line: 29, column: 19, scope: !7)
!32 = !DILocation(line: 23, column: 21, scope: !7)
!33 = !DILocation(line: 49, column: 21, scope: !7)
!34 = !DILocation(line: 51, column: 20, scope: !7)
!35 = !DILocation(line: 52, column: 28, scope: !7)
!36 = !DILocation(line: 54, column: 20, scope: !7)
!37 = !DILocation(line: 56, column: 20, scope: !7)
!38 = !DILocation(line: 58, column: 20, scope: !7)
!39 = !DILocation(line: 59, column: 24, scope: !7)
!40 = !DILocation(line: 62, column: 20, scope: !7)
!41 = !DILocation(line: 0, scope: !7)
!42 = !DILocation(line: 64, column: 25, scope: !7)
!43 = !DILocation(line: 64, column: 37, scope: !7)
!44 = !DILocation(line: 64, column: 4, scope: !7)
