Project Information                           c:\max2work\anlgtst\anltv54b.rpt

MAX+plus II Compiler Report File
Version 6.1 02/28/96
Compiled: 07/09/97 17:06:49

Copyright (c) 1996 by Altera Corporation.  All rights reserved.  This text
contains proprietary, confidential information of Altera Corporation, and
may be used, copied, and/or disclosed only pursuant to the terms of a
valid software license agreement with Altera Corporation.  This copyright
notice must be retained as part of this text at all times.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

anltv54b  EPM7064LC44      20       16       0      21      1           32 %

User Pins:                 20       16       0  



Project Information                           c:\max2work\anlgtst\anltv54b.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Line 4, File c:\max2work\anlgtst\adranlts.tdf:
   Symbolic name "a1" was declared but never used
Warning: Line 3, File c:\max2work\anlgtst\txtadrcb.tdf:
   Symbolic name "txt_on" was declared but never used
Warning: Line 3, File c:\max2work\anlgtst\vsyncanl.tdf:
   Symbolic name "clk" was declared but never used
Warning: Can't run "Multichip Partitioner": all network licenses are in use
Info: Reserved unused input pin 'CLK' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'A1' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'TXT_ON' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'TDI' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'TMS' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'TCK' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board


Project Information                           c:\max2work\anlgtst\anltv54b.rpt

** PIN/LC/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

anltv54b@1                        A0
anltv54b@44                       A1
anltv54b@27                       A12
anltv54b@26                       A13
anltv54b@25                       A14
anltv54b@24                       A15
anltv54b@2                        CLK
anltv54b@33                       FH_G
anltv54b@31                       FH_M
anltv54b@28                       F4_M
anltv54b@29                       F8_G
anltv54b@43                       HLOAD
anltv54b@6                        LDLNR
anltv54b@8                        LDLSB
anltv54b@9                        LDMSB
anltv54b@4                        LDNCO
anltv54b@12                       LDOFFSET
anltv54b@14                       LDSUBC
anltv54b@5                        LDTXTRAM
anltv54b@11                       SYS_H
anltv54b@40                       SYSSEL
anltv54b@32                       TCK
anltv54b@7                        TDI
anltv54b@38                       TDO
anltv54b@13                       TMS
anltv54b@16                       TXTBLK0
anltv54b@17                       TXTBLK1
anltv54b@18                       TXTNR0
anltv54b@19                       TXTNR1
anltv54b@20                       TXTNR2
anltv54b@21                       TXTNR3
anltv54b@37                       TXT_ON
anltv54b@39                       TXT0
anltv54b@36                       TXT1
anltv54b@34                       VINT
anltv54b@41                       WRCB


Project Information                           c:\max2work\anlgtst\anltv54b.rpt

** FILE HIERARCHY **



|adranlts:1|
|3dffs:31|
|txtadrcb:32|
|vsyncanl:48|


Device-Specific Information:                  c:\max2work\anlgtst\anltv54b.rpt
anltv54b

***** Logic for device 'anltv54b' compiled without errors.




Device: EPM7064LC44
Turbo: ON
Security: OFF


Device-Specific Information:                  c:\max2work\anlgtst\anltv54b.rpt
anltv54b

** ERROR SUMMARY **

Info: Chip 'anltv54b' in device 'EPM7064LC44' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                 L                             
                 D                             
                 T                          S  
              L  X  L              H        Y  
              D  T  D              L     W  S  
              L  R  N  V  C        O  G  R  S  
              N  A  C  C  L  A  A  A  N  C  E  
              R  M  O  C  K  0  1  D  D  B  L  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
     TDI |  7                                39 | TXT0 
   LDLSB |  8                                38 | TDO 
   LDMSB |  9                                37 | TXT_ON 
     GND | 10                                36 | TXT1 
   SYS_H | 11                                35 | VCC 
LDOFFSET | 12          EPM7064LC44           34 | VINT 
     TMS | 13                                33 | FH_G 
  LDSUBC | 14                                32 | TCK 
     VCC | 15                                31 | FH_M 
 TXTBLK0 | 16                                30 | GND 
 TXTBLK1 | 17                                29 | F8_G 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              T  T  T  T  G  V  A  A  A  A  F  
              X  X  X  X  N  C  1  1  1  1  4  
              T  T  T  T  D  C  5  4  3  2  _  
              N  N  N  N                    M  
              R  R  R  R                       
              0  1  2  3                       
                                               
                                               


N.C. = Not Connected.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                  c:\max2work\anlgtst\anltv54b.rpt
anltv54b

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    11/16( 68%)   8/ 8(100%)   1/16(  6%)  14/36( 38%) 
B:    LC17 - LC32     8/16( 50%)   8/ 8(100%)   0/16(  0%)  14/36( 38%) 
C:    LC33 - LC48     0/16(  0%)   8/ 8(100%)   0/16(  0%)   0/36(  0%) 
D:    LC49 - LC64     2/16( 12%)   8/ 8(100%)   0/16(  0%)   7/36( 19%) 


Total dedicated input pins used:                 4/4    (100%)
Total I/O pins used:                            32/32   (100%)
Total logic cells used:                         21/64   ( 32%)
Total shareable expanders used:                  1/64   (  1%)
Total Turbo logic cells used:                   21/64   ( 32%)
Total shareable expanders not available (n/a):   0/64   (  0%)

Total input pins required:                      20
Total output pins required:                     16
Total bidirectional pins required:               0
Total logic cells required:                     21
Total flipflops required:                       11
Total shareable expanders in database:           1

Synthesized logic cells:                         0/  64 (  0%)



Device-Specific Information:                  c:\max2work\anlgtst\anltv54b.rpt
anltv54b

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   1      -   -       INPUT              0      0   0    0    0    0    1  A0
  44      -   -       INPUT              0      0   0    0    0    0    0  A1
  27   (37)  (C)      INPUT              0      0   0    0    0    7    1  A12
  26   (36)  (C)      INPUT              0      0   0    0    0    7    1  A13
  25   (35)  (C)      INPUT              0      0   0    0    0    7    1  A14
  24   (33)  (C)      INPUT              0      0   0    0    0    7    1  A15
   2      -   -       INPUT              0      0   0    0    0    0    0  CLK
  33   (49)  (D)      INPUT              0      0   0    0    0    1    0  FH_G
  31   (46)  (C)      INPUT              0      0   0    0    0    1    0  FH_M
  28   (40)  (C)      INPUT              0      0   0    0    0    1    2  F4_M
  29   (41)  (C)      INPUT              0      0   0    0    0    1    2  F8_G
  43      -   -       INPUT              0      0   0    0    0    6    4  HLOAD
  40   (62)  (D)      INPUT              0      0   0    0    0    2    2  SYSSEL
  32   (48)  (C)      INPUT              0      0   0    0    0    0    0  TCK
   7    (8)  (A)      INPUT              0      0   0    0    0    0    0  TDI
  13   (32)  (B)      INPUT              0      0   0    0    0    0    0  TMS
  37   (53)  (D)      INPUT              0      0   0    0    0    0    0  TXT_ON
  39   (57)  (D)      INPUT              0      0   0    0    0    1    0  TXT0
  36   (52)  (D)      INPUT              0      0   0    0    0    1    1  TXT1
  41   (64)  (D)      INPUT              0      0   0    0    0    7    1  WRCB


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  c:\max2work\anlgtst\anltv54b.rpt
anltv54b

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   6     11    A     OUTPUT     t        0      0   0    5    0    0    0  LDLNR
   8      5    A     OUTPUT     t        0      0   0    5    0    0    0  LDLSB
   9      4    A     OUTPUT     t        0      0   0    5    0    0    0  LDMSB
   4     16    A     OUTPUT     t        0      0   0    5    0    0    0  LDNCO
  12      1    A     OUTPUT     t        0      0   0    5    0    0    0  LDOFFSET
  14     30    B     OUTPUT     t        0      0   0    5    0    0    0  LDSUBC
   5     14    A     OUTPUT     t        0      0   0    5    0    0    0  LDTXTRAM
  11      3    A     OUTPUT     t        0      0   0    3    0    0    0  SYS_H
  38     56    D     OUTPUT     t        0      0   0    3    0    0    0  TDO
  16     25    B         FF     t        0      0   0    2    0    1    0  TXTBLK0 (|3dffs:31|sb)
  17     24    B     OUTPUT     t        0      0   0    1    0    0    0  TXTBLK1
  18     21    B         FF     t        0      0   0    1    6    4    0  TXTNR0 (|txtadrcb:32|:41)
  19     20    B         FF     t        0      0   0    1    1    3    0  TXTNR1 (|txtadrcb:32|:40)
  20     19    B         FF     t        0      0   0    1    2    2    0  TXTNR2 (|txtadrcb:32|:39)
  21     17    B         FF     t        0      0   0    1    3    1    0  TXTNR3 (|txtadrcb:32|:38)
  34     51    D         FF     t        0      0   0    1    3    0    3  VINT (|vsyncanl:48|g4)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  c:\max2work\anlgtst\anltv54b.rpt
anltv54b

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -      7    A       DFFE     t        1      0   0    6    0    1    0  |adranlts:1.vdly (|adranlts:1|:50)
   -      9    A       DFFE     t        0      0   0    4    1    1    0  |vsyncanl:48|g1
   -     10    A       DFFE     t        0      0   0    4    1    0    1  |vsyncanl:48|g2
   -      2    A       DFFE     t        0      0   0    1    2    1    0  |vsyncanl:48|g3
   -     22    B       DFFE     t        0      0   0    2    0    1    0  |3dffs:31.s0b (|3dffs:31|sc)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  c:\max2work\anlgtst\anltv54b.rpt
anltv54b

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                               Logic cells placed in LAB 'A'
        +--------------------- LC7 |adranlts:1.vdly
        | +------------------- LC11 LDLNR
        | | +----------------- LC5 LDLSB
        | | | +--------------- LC4 LDMSB
        | | | | +------------- LC16 LDNCO
        | | | | | +----------- LC1 LDOFFSET
        | | | | | | +--------- LC14 LDTXTRAM
        | | | | | | | +------- LC3 SYS_H
        | | | | | | | | +----- LC9 |vsyncanl:48|g1
        | | | | | | | | | +--- LC10 |vsyncanl:48|g2
        | | | | | | | | | | +- LC2 |vsyncanl:48|g3
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'A':
LC10 -> - - - - - - - - - - * | * - - - | <-- |vsyncanl:48|g2

Pin
1    -> * - - - - - - - - - - | * - - - | <-- A0
44   -> - - - - - - - - - - - | - - - - | <-- A1
27   -> * * * * * * * - - - - | * * - - | <-- A12
26   -> * * * * * * * - - - - | * * - - | <-- A13
25   -> * * * * * * * - - - - | * * - - | <-- A14
24   -> * * * * * * * - - - - | * * - - | <-- A15
2    -> - - - - - - - - - - - | - - - - | <-- CLK
33   -> - - - - - - - * - - - | * - - - | <-- FH_G
31   -> - - - - - - - * - - - | * - - - | <-- FH_M
28   -> - - - - - - - - * * - | * - - * | <-- F4_M
29   -> - - - - - - - - * * - | * - - * | <-- F8_G
43   -> - - - - - - - - * * * | * * - * | <-- HLOAD
40   -> - - - - - - - * * * - | * - - * | <-- SYSSEL
41   -> * * * * * * * - - - - | * * - - | <-- WRCB
LC51 -> - - - - - - - - * * * | * - - - | <-- VINT


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  c:\max2work\anlgtst\anltv54b.rpt
anltv54b

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                         Logic cells placed in LAB 'B'
        +--------------- LC30 LDSUBC
        | +------------- LC25 TXTBLK0
        | | +----------- LC24 TXTBLK1
        | | | +--------- LC21 TXTNR0
        | | | | +------- LC20 TXTNR1
        | | | | | +----- LC19 TXTNR2
        | | | | | | +--- LC17 TXTNR3
        | | | | | | | +- LC22 |3dffs:31.s0b
        | | | | | | | | 
        | | | | | | | |   Other LABs fed by signals
        | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | A B C D |     Logic cells that feed LAB 'B':
LC25 -> - - - * - - - - | - * - - | <-- TXTBLK0
LC21 -> - - - * * * * - | - * - - | <-- TXTNR0
LC20 -> - - - * * * * - | - * - - | <-- TXTNR1
LC19 -> - - - * - * * - | - * - - | <-- TXTNR2
LC17 -> - - - * - - * - | - * - - | <-- TXTNR3
LC22 -> - - - * - - - - | - * - - | <-- |3dffs:31.s0b

Pin
1    -> - - - - - - - - | * - - - | <-- A0
44   -> - - - - - - - - | - - - - | <-- A1
27   -> * - - - - - - - | * * - - | <-- A12
26   -> * - - - - - - - | * * - - | <-- A13
25   -> * - - - - - - - | * * - - | <-- A14
24   -> * - - - - - - - | * * - - | <-- A15
2    -> - - - - - - - - | - - - - | <-- CLK
43   -> - * - * * * * * | * * - * | <-- HLOAD
39   -> - * - - - - - - | - * - - | <-- TXT0
36   -> - - * - - - - * | - * - - | <-- TXT1
41   -> * - - - - - - - | * * - - | <-- WRCB


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  c:\max2work\anlgtst\anltv54b.rpt
anltv54b

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

             Logic cells placed in LAB 'D'
        +--- LC56 TDO
        | +- LC51 VINT
        | | 
        | |   Other LABs fed by signals
        | |   that feed LAB 'D'
LC      | | | A B C D |     Logic cells that feed LAB 'D':

Pin
1    -> - - | * - - - | <-- A0
44   -> - - | - - - - | <-- A1
2    -> - - | - - - - | <-- CLK
28   -> * - | * - - * | <-- F4_M
29   -> * - | * - - * | <-- F8_G
43   -> - * | * * - * | <-- HLOAD
40   -> * - | * - - * | <-- SYSSEL
LC7  -> - * | - - - * | <-- |adranlts:1.vdly
LC9  -> - * | - - - * | <-- |vsyncanl:48|g1
LC2  -> - * | - - - * | <-- |vsyncanl:48|g3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                  c:\max2work\anlgtst\anltv54b.rpt
anltv54b

** EQUATIONS **

A0       : INPUT;
A1       : INPUT;
A12      : INPUT;
A13      : INPUT;
A14      : INPUT;
A15      : INPUT;
CLK      : INPUT;
FH_G     : INPUT;
FH_M     : INPUT;
F4_M     : INPUT;
F8_G     : INPUT;
HLOAD    : INPUT;
SYSSEL   : INPUT;
TCK      : INPUT;
TDI      : INPUT;
TMS      : INPUT;
TXT_ON   : INPUT;
TXT0     : INPUT;
TXT1     : INPUT;
WRCB     : INPUT;

-- Node name is 'LDLNR' 
-- Equation name is 'LDLNR', location is LC011, type is output.
 LDLNR   = LCELL( _EQ001 $  VCC);
  _EQ001 = !A12 & !A13 &  A14 &  A15 & !WRCB;

-- Node name is 'LDLSB' 
-- Equation name is 'LDLSB', location is LC005, type is output.
 LDLSB   = LCELL( _EQ002 $  VCC);
  _EQ002 = !A12 & !A13 & !A14 &  A15 & !WRCB;

-- Node name is 'LDMSB' 
-- Equation name is 'LDMSB', location is LC004, type is output.
 LDMSB   = LCELL( _EQ003 $  VCC);
  _EQ003 =  A12 & !A13 & !A14 &  A15 & !WRCB;

-- Node name is 'LDNCO' 
-- Equation name is 'LDNCO', location is LC016, type is output.
 LDNCO   = LCELL( _EQ004 $  VCC);
  _EQ004 =  A12 &  A13 & !A14 &  A15 & !WRCB;

-- Node name is 'LDOFFSET' 
-- Equation name is 'LDOFFSET', location is LC001, type is output.
 LDOFFSET = LCELL( _EQ005 $  VCC);
  _EQ005 = !A12 &  A13 & !A14 &  A15 & !WRCB;

-- Node name is 'LDSUBC' 
-- Equation name is 'LDSUBC', location is LC030, type is output.
 LDSUBC  = LCELL( _EQ006 $  VCC);
  _EQ006 =  A12 & !A13 &  A14 &  A15 & !WRCB;

-- Node name is 'LDTXTRAM' 
-- Equation name is 'LDTXTRAM', location is LC014, type is output.
 LDTXTRAM = LCELL( _EQ007 $  VCC);
  _EQ007 = !A12 &  A13 &  A14 &  A15 & !WRCB;

-- Node name is 'SYS_H' 
-- Equation name is 'SYS_H', location is LC003, type is output.
 SYS_H   = LCELL( _EQ008 $  GND);
  _EQ008 =  FH_M &  SYSSEL
         #  FH_G & !SYSSEL;

-- Node name is 'TDO' 
-- Equation name is 'TDO', location is LC056, type is output.
 TDO     = LCELL( _EQ009 $  GND);
  _EQ009 =  F4_M &  SYSSEL
         #  F8_G & !SYSSEL;

-- Node name is 'TXTBLK0' = '|3dffs:31.s1b' from file "3dffs.tdf" line 7, column 5
-- Equation name is 'TXTBLK0', type is output 
 TXTBLK0 = DFFE( TXT0 $  GND,  HLOAD,  VCC,  VCC,  VCC);

-- Node name is 'TXTBLK1' 
-- Equation name is 'TXTBLK1', location is LC024, type is output.
 TXTBLK1 = LCELL( TXT1 $  GND);

-- Node name is 'TXTNR0' = '|txtadrcb:32.txtnr0' from file "txtadrcb.tdf" line 8, column 7
-- Equation name is 'TXTNR0', type is output 
 TXTNR0  = TFFE(!_EQ010,  HLOAD,  VCC,  VCC,  VCC);
  _EQ010 = !_LC022 & !TXTBLK0 & !TXTNR0 & !TXTNR1 & !TXTNR2 & !TXTNR3;

-- Node name is 'TXTNR1' = '|txtadrcb:32.txtnr1' from file "txtadrcb.tdf" line 8, column 7
-- Equation name is 'TXTNR1', type is output 
 TXTNR1  = TFFE( TXTNR0,  HLOAD,  VCC,  VCC,  VCC);

-- Node name is 'TXTNR2' = '|txtadrcb:32.txtnr2' from file "txtadrcb.tdf" line 8, column 7
-- Equation name is 'TXTNR2', type is output 
 TXTNR2  = TFFE( _EQ011,  HLOAD,  VCC,  VCC,  VCC);
  _EQ011 =  TXTNR0 &  TXTNR1;

-- Node name is 'TXTNR3' = '|txtadrcb:32.txtnr3' from file "txtadrcb.tdf" line 8, column 7
-- Equation name is 'TXTNR3', type is output 
 TXTNR3  = TFFE( _EQ012,  HLOAD,  VCC,  VCC,  VCC);
  _EQ012 =  TXTNR0 &  TXTNR1 &  TXTNR2;

-- Node name is 'VINT' = '|vsyncanl:48.gfield' from file "vsyncanl.tdf" line 7, column 2
-- Equation name is 'VINT', type is output 
 VINT    = DFFE( _EQ013 $  GND,  HLOAD,  VCC,  VCC,  VCC);
  _EQ013 =  _LC002 &  _LC007
         # !_LC007 &  _LC009;

-- Node name is '|adranlts:1|:50' = '|adranlts:1.vdly' from file "adranlts.tdf" line 9, column 2
-- Equation name is '_LC007', type is buried 
_LC007   = DFFE( A0 $  GND,  _EQ014,  VCC,  VCC,  VCC);
  _EQ014 =  _X001;
  _X001  = EXP(!A12 &  A13 & !A14 &  A15 & !WRCB);

-- Node name is '|vsyncanl:48|g1' from file "vsyncanl.tdf" line 7, column 11
-- Equation name is '_LC009', type is buried 
_LC009   = DFFE( _EQ015 $  GND,  HLOAD, !VINT,  VCC,  VCC);
  _EQ015 =  F4_M &  SYSSEL
         #  F8_G & !SYSSEL;

-- Node name is '|vsyncanl:48|g2' from file "vsyncanl.tdf" line 7, column 8
-- Equation name is '_LC010', type is buried 
_LC010   = DFFE( _EQ016 $  GND, !HLOAD, !VINT,  VCC,  VCC);
  _EQ016 =  F4_M &  SYSSEL
         #  F8_G & !SYSSEL;

-- Node name is '|vsyncanl:48|g3' from file "vsyncanl.tdf" line 7, column 5
-- Equation name is '_LC002', type is buried 
_LC002   = DFFE( _LC010 $  GND,  HLOAD, !VINT,  VCC,  VCC);

-- Node name is '|3dffs:31|sc' = '|3dffs:31.s0b' from file "3dffs.tdf" line 7, column 8
-- Equation name is '_LC022', type is buried 
_LC022   = DFFE( TXT1 $  GND,  HLOAD,  VCC,  VCC,  VCC);



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information                           c:\max2work\anlgtst\anltv54b.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic I/O Cell Registers        = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interface Menu Commands
-----------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:13
   Database Builder                       00:00:04
   Logic Synthesizer                      00:00:03
   Partitioner                            00:00:08
   Fitter                                 00:00:11
   Timing SNF Extractor                   00:00:03
   Assembler                              00:00:02
   --------------------------             --------
   Total Time                             00:00:44


Memory Allocated
-----------------

Peak memory allocated during compilation  = 3,060K
