Warning: Use of default value for --package is deprecated. Please add '--package CABGA381' to arguments.
Info: constraining clock net 'clk' to 25.00 MHz
Info: Running script hook pre-pack...
Info: Script hook pre-pack finished.

Info: Logic utilisation before packing:
Info:     Total LUT4s:        49/83640     0%
Info:         logic LUTs:     49/83640     0%
Info:         carry LUTs:      0/83640     0%
Info:           RAM LUTs:      0/41820     0%
Info:          RAMW LUTs:      0/20910     0%

Info:      Total DFFs:        32/83640     0%

Info: Packing IOs..
Info: pin 'setting[16]$tr_io' constrained to Bel 'X126/Y53/PIOA'.
Info: pin 'setting[15]$tr_io' constrained to Bel 'X126/Y56/PIOB'.
Info: pin 'setting[14]$tr_io' constrained to Bel 'X126/Y56/PIOA'.
Info: pin 'setting[13]$tr_io' constrained to Bel 'X126/Y92/PIOB'.
Info: pin 'setting[12]$tr_io' constrained to Bel 'X126/Y92/PIOA'.
Info: pin 'setting[11]$tr_io' constrained to Bel 'X0/Y41/PIOB'.
Info: pin 'setting[10]$tr_io' constrained to Bel 'X0/Y41/PIOA'.
Info: pin 'setting[9]$tr_io' constrained to Bel 'X0/Y44/PIOB'.
Info: pin 'setting[8]$tr_io' constrained to Bel 'X0/Y44/PIOA'.
Info: pin 'setting[7]$tr_io' constrained to Bel 'X0/Y20/PIOB'.
Info: pin 'setting[6]$tr_io' constrained to Bel 'X0/Y20/PIOA'.
Info: pin 'setting[5]$tr_io' constrained to Bel 'X0/Y14/PIOB'.
Info: pin 'setting[4]$tr_io' constrained to Bel 'X0/Y14/PIOA'.
Info: pin 'setting[3]$tr_io' constrained to Bel 'X0/Y35/PIOB'.
Info: pin 'setting[2]$tr_io' constrained to Bel 'X0/Y35/PIOA'.
Info: pin 'setting[1]$tr_io' constrained to Bel 'X0/Y11/PIOB'.
Info: pin 'setting[0]$tr_io' constrained to Bel 'X0/Y11/PIOA'.
Info: pin 'rst$tr_io' constrained to Bel 'X6/Y95/PIOA'.
Info: pin 'result[15]$tr_io' constrained to Bel 'X4/Y0/PIOB'.
Info: pin 'result[14]$tr_io' constrained to Bel 'X4/Y0/PIOA'.
Info: pin 'result[13]$tr_io' constrained to Bel 'X11/Y0/PIOB'.
Info: pin 'result[12]$tr_io' constrained to Bel 'X11/Y0/PIOA'.
Info: pin 'result[11]$tr_io' constrained to Bel 'X15/Y0/PIOB'.
Info: pin 'result[10]$tr_io' constrained to Bel 'X15/Y0/PIOA'.
Info: pin 'result[9]$tr_io' constrained to Bel 'X18/Y0/PIOB'.
Info: pin 'result[8]$tr_io' constrained to Bel 'X18/Y0/PIOA'.
Info: pin 'result[7]$tr_io' constrained to Bel 'X58/Y0/PIOB'.
Info: pin 'result[6]$tr_io' constrained to Bel 'X58/Y0/PIOA'.
Info: pin 'result[5]$tr_io' constrained to Bel 'X60/Y0/PIOB'.
Info: pin 'result[4]$tr_io' constrained to Bel 'X60/Y0/PIOA'.
Info: pin 'result[3]$tr_io' constrained to Bel 'X63/Y0/PIOB'.
Info: pin 'result[2]$tr_io' constrained to Bel 'X63/Y0/PIOA'.
Info: pin 'result[1]$tr_io' constrained to Bel 'X65/Y0/PIOB'.
Info: pin 'result[0]$tr_io' constrained to Bel 'X65/Y0/PIOA'.
Info: pin 'en$tr_io' constrained to Bel 'X126/Y53/PIOB'.
Info: pin 'clk$tr_io' constrained to Bel 'X0/Y47/PIOA'.
Info: Packing constants..
Info: Packing carries...
Info: Finding LUTFF pairs...
Info: Packing LUT5-7s...
Info: Finding LUT-LUT pairs...
Info: Packing paired LUTs into a SLICE...
Info: Packing unpaired LUTs into a SLICE...
Info: Packing unpaired FFs into a SLICE...
Info: Generating derived timing constraints...
Info: Promoting globals...
Info:     promoting clock net clk$TRELLIS_IO_IN to global network
Info: Checksum: 0x36688dfb

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x52e50f93

Info: Device utilisation:
Info: 	       TRELLIS_SLICE:    27/41820     0%
Info: 	          TRELLIS_IO:    36/  365     9%
Info: 	                DCCA:     1/   56     1%
Info: 	              DP16KD:     0/  208     0%
Info: 	          MULT18X18D:     0/  156     0%
Info: 	              ALU54B:     0/   78     0%
Info: 	             EHXPLLL:     0/    4     0%
Info: 	             EXTREFB:     0/    2     0%
Info: 	                DCUA:     0/    2     0%
Info: 	           PCSCLKDIV:     0/    2     0%
Info: 	             IOLOGIC:     0/  224     0%
Info: 	            SIOLOGIC:     0/  141     0%
Info: 	                 GSR:     0/    1     0%
Info: 	               JTAGG:     0/    1     0%
Info: 	                OSCG:     0/    1     0%
Info: 	               SEDGA:     0/    1     0%
Info: 	                 DTR:     0/    1     0%
Info: 	             USRMCLK:     0/    1     0%
Info: 	             CLKDIVF:     0/    4     0%
Info: 	           ECLKSYNCB:     0/   10     0%
Info: 	             DLLDELD:     0/    8     0%
Info: 	              DDRDLL:     0/    4     0%
Info: 	             DQSBUFM:     0/   14     0%
Info: 	     TRELLIS_ECLKBUF:     0/    8     0%
Info: 	        ECLKBRIDGECS:     0/    2     0%
Info: 	                DCSC:     0/    2     0%

Info: Running script hook pre-place...
Info: Script hook pre-place finished.
Info: Placed 36 cells based on constraints.
Info: Creating initial analytic placement for 26 cells, random placement wirelen = 7060.
Info:     at initial placer iter 0, wirelen = 2100
Info:     at initial placer iter 1, wirelen = 2080
Info:     at initial placer iter 2, wirelen = 2081
Info:     at initial placer iter 3, wirelen = 2076
Info: Running main analytical placer.
Info:     at iteration #1, type TRELLIS_SLICE: wirelen solved = 2078, spread = 2120, legal = 2123; time = 0.01s
Info: HeAP Placer Time: 0.03s
Info:   of which solving equations: 0.00s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 25, wirelen = 2123
Info:   at iteration #2: temp = 0.000000, timing cost = 17, wirelen = 2126 
Info: SA placement time 0.01s

Info: Max frequency for clock '$glbnet$clk$TRELLIS_IO_IN': 99.11 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                           -> posedge $glbnet$clk$TRELLIS_IO_IN: 26.16 ns
Info: Max delay posedge $glbnet$clk$TRELLIS_IO_IN -> <async>                          : 10.00 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 13844,  17143) |**** 
Info: [ 17143,  20442) |**************************** 
Info: [ 20442,  23741) | 
Info: [ 23741,  27040) |**************** 
Info: [ 27040,  30339) |** 
Info: [ 30339,  33638) |******** 
Info: [ 33638,  36937) |**** 
Info: [ 36937,  40236) |** 
Info: [ 40236,  43535) | 
Info: [ 43535,  46834) | 
Info: [ 46834,  50133) | 
Info: [ 50133,  53432) | 
Info: [ 53432,  56731) | 
Info: [ 56731,  60030) | 
Info: [ 60030,  63329) | 
Info: [ 63329,  66628) | 
Info: [ 66628,  69927) | 
Info: [ 69927,  73226) | 
Info: [ 73226,  76525) |******** 
Info: [ 76525,  79824) |******** 
Info: Checksum: 0x58ab655d
Info: Running script hook pre-route...
Info: Script hook pre-route finished.
Info: Routing globals...
Info:     routing clock net $glbnet$clk$TRELLIS_IO_IN using global 0

Info: Routing..
Info: Setting up routing queue.
Info: Routing 230 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        241 |       11        230 |   11   230 |         0|       0.10       0.10|
Info: Routing complete.
Info: Router1 time 0.10s
Info: Checksum: 0xb844ef34

Info: Critical path report for clock '$glbnet$clk$TRELLIS_IO_IN' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source c$ds_app_arg_LUT4_Z_12_SLICE.Q0
Info:  0.9  1.4    Net last_val[3] budget 4.177000 ns (12,8) -> (12,9)
Info:                Sink c$ds_app_arg_LUT4_Z_10_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_SLICE.C1
Info:                Defined in:
Info:                  hdl/Main.topEntity/system.v:42.15-42.18
Info:  0.2  1.7  Source c$ds_app_arg_LUT4_Z_10_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_SLICE.F1
Info:  0.5  2.1    Net c$ds_app_arg_LUT4_Z_10_C_LUT4_Z_C_LUT4_Z_B[1] budget 4.177000 ns (12,9) -> (12,8)
Info:                Sink c$ds_app_arg_LUT4_Z_9_D_LUT4_Z_B_LUT4_Z_B_LUT4_Z_SLICE.D0
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  2.4  Source c$ds_app_arg_LUT4_Z_9_D_LUT4_Z_B_LUT4_Z_B_LUT4_Z_SLICE.F0
Info:  0.4  2.8    Net c$ds_app_arg_LUT4_Z_9_D_LUT4_Z_B_LUT4_Z_B[0] budget 4.177000 ns (12,8) -> (12,8)
Info:                Sink c$ds_app_arg_LUT4_Z_9_D_LUT4_Z_B_LUT4_Z_B_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  3.0  Source c$ds_app_arg_LUT4_Z_9_D_LUT4_Z_B_LUT4_Z_B_LUT4_Z_SLICE.F1
Info:  0.3  3.3    Net c$ds_app_arg_LUT4_Z_7_C_LUT4_Z_C_LUT4_Z_B[0] budget 4.176000 ns (12,8) -> (12,9)
Info:                Sink c$ds_app_arg_LUT4_Z_8_SLICE.D1
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  3.5  Source c$ds_app_arg_LUT4_Z_8_SLICE.F1
Info:  0.3  3.8    Net c$ds_app_arg_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_B[2] budget 4.176000 ns (12,9) -> (12,9)
Info:                Sink c$ds_app_arg_LUT4_Z_5_SLICE.D1
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  4.1  Source c$ds_app_arg_LUT4_Z_5_SLICE.F1
Info:  0.7  4.7    Net c$ds_app_arg_LUT4_Z_3_C_LUT4_Z_B[2] budget 4.176000 ns (12,9) -> (12,11)
Info:                Sink c$ds_app_arg_LUT4_Z_4_SLICE.D1
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  5.0  Source c$ds_app_arg_LUT4_Z_4_SLICE.F1
Info:  0.7  5.6    Net c$ds_app_arg_LUT4_Z_1_B_LUT4_Z_C[1] budget 4.176000 ns (12,11) -> (14,11)
Info:                Sink c$ds_app_arg_LUT4_Z_2_SLICE.D1
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  5.9  Source c$ds_app_arg_LUT4_Z_2_SLICE.F1
Info:  0.5  6.4    Net c$ds_app_arg_LUT4_Z_1_B[0] budget 4.176000 ns (14,11) -> (14,11)
Info:                Sink c$ds_app_arg_LUT4_Z_2_C_LUT4_Z_C_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  6.6  Source c$ds_app_arg_LUT4_Z_2_C_LUT4_Z_C_LUT4_Z_SLICE.F1
Info:  0.1  6.7    Net c$ds_app_arg[13] budget 4.176000 ns (14,11) -> (14,11)
Info:                Sink c$ds_app_arg_LUT4_Z_2_C_LUT4_Z_C_LUT4_Z_SLICE.DI1
Info:                Defined in:
Info:                  hdl/Main.topEntity/system.v:16.15-16.27
Info:  0.0  6.7  Setup c$ds_app_arg_LUT4_Z_2_C_LUT4_Z_C_LUT4_Z_SLICE.DI1
Info: 2.4 ns logic, 4.3 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$clk$TRELLIS_IO_IN':
Info: curr total
Info:  0.0  0.0  Source setting[13]$tr_io.O
Info: 11.3 11.3    Net new_value[13] budget 19.882000 ns (126,92) -> (14,11)
Info:                Sink c$ds_app_arg_LUT4_Z_2_C_LUT4_Z_C_LUT4_Z_SLICE.B1
Info:                Defined in:
Info:                  hdl/Main.topEntity/system.v:10.20-10.27
Info:  0.2 11.6  Source c$ds_app_arg_LUT4_Z_2_C_LUT4_Z_C_LUT4_Z_SLICE.F1
Info:  0.1 11.7    Net c$ds_app_arg[13] budget 4.176000 ns (14,11) -> (14,11)
Info:                Sink c$ds_app_arg_LUT4_Z_2_C_LUT4_Z_C_LUT4_Z_SLICE.DI1
Info:                Defined in:
Info:                  hdl/Main.topEntity/system.v:16.15-16.27
Info:  0.0 11.7  Setup c$ds_app_arg_LUT4_Z_2_C_LUT4_Z_C_LUT4_Z_SLICE.DI1
Info: 0.2 ns logic, 11.5 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk$TRELLIS_IO_IN' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source c$ds_app_arg_LUT4_Z_14_C_LUT4_Z_SLICE.Q1
Info:  4.0  4.5    Net last_val[1] budget 82.810997 ns (11,9) -> (65,0)
Info:                Sink result[1]$tr_io.I
Info:                Defined in:
Info:                  hdl/Main.topEntity/system.v:42.15-42.18
Info: 0.5 ns logic, 4.0 ns routing

Info: Max frequency for clock '$glbnet$clk$TRELLIS_IO_IN': 148.46 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                           -> posedge $glbnet$clk$TRELLIS_IO_IN: 11.69 ns
Info: Max delay posedge $glbnet$clk$TRELLIS_IO_IN -> <async>                          : 4.51 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 28309,  30955) |********** 
Info: [ 30955,  33601) |************************ 
Info: [ 33601,  36247) |************************* 
Info: [ 36247,  38893) |***** 
Info: [ 38893,  41539) | 
Info: [ 41539,  44185) | 
Info: [ 44185,  46831) | 
Info: [ 46831,  49477) | 
Info: [ 49477,  52123) | 
Info: [ 52123,  54769) | 
Info: [ 54769,  57415) | 
Info: [ 57415,  60061) | 
Info: [ 60061,  62707) | 
Info: [ 62707,  65353) | 
Info: [ 65353,  67999) | 
Info: [ 67999,  70645) | 
Info: [ 70645,  73291) | 
Info: [ 73291,  75937) | 
Info: [ 75937,  78583) | 
Info: [ 78583,  81229) |**************** 
Info: Running script hook post-route...
Info: Script hook post-route finished.

1 warning, 0 errors

Info: Program finished normally.
