// Seed: 2742639692
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_4;
  assign id_4 = id_4;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    access,
    id_10,
    id_11,
    id_12
);
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(posedge 1'b0 !=? id_2, posedge id_10) begin : LABEL_0
    wait (id_11);
  end
  module_0 modCall_1 (
      id_9,
      id_2,
      id_9,
      id_6
  );
  assign id_4 = 1;
  wire id_14;
  assign id_4 = 1;
  always @(1'b0 == 1 or posedge module_1) $display;
  wire id_15;
  always @(posedge id_4 or negedge id_1) begin : LABEL_0
    if (1) begin : LABEL_0
      id_11 <= 1;
    end
  end
  wire id_16;
endmodule
