INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Saw.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Saw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Sine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Sine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Square.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Square
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Triangle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Triangle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PCMSerializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCMSerializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PhaseAccumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Phrase_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PhraseData
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Saw_LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SawLUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Sine_LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SineLUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Square_LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SquareLUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Tracker_Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tracker_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Triangle_LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriangleLUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/clk_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/mixer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/playback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module playback_phrase
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sim_1/new/testBench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tracker_top
