<html>
<head>
<title>Welcome to Georgia Tech MARS Lab aka Microprocessor Architecture Research Secretsauce</title>
<link rel="stylesheet" href="/style.css" type="text/css">
</head>
<body bgcolor=#7c51a1>
<table align=center valign=middle cellpadding=0 cellspacing=0>
	<tr height=50px>
		<td colspan=5>
		</td>	
	</tr>
	<tr>
		<td></td>
		<td colspan=3><img src='/img/4_03.gif'></td>		
		<td></td>
	</tr>
	<tr>
		<td></td>
		<td background='/img/4_05.gif' width=30px></td>
		<td bgcolor=#ffffff>
			<table width=780px align=center valign=middle cellpadding=0 cellspacing=0>					
				<tr>		
					<td>
						<table width=100% cellpadding=0 cellspacing=0>							
							<tr>							
								<td align=left>
									<img src='/img/4_06.gif'>
								</td>
								<td align=right valign=bottom height=100%>
									<img src='/img/gt_logo.gif'>
								</td>
								<td width=10px>
								</td>
							</tr>
						</table>
					</td>
					
				</tr>	
				<tr>
					<td align=center>
						<img src='/img/w_bg.gif' width=1px height=3px><br>
						<img src='/img/4_bg.gif' width=760px height=1px>
					</td>
				</tr>
				<tr>
					<td align=center>
						<table width=760px>
							<tr>
								<td align=left width=50%><span class=mars4_><a href='http://www.gatech.edu'>Georgia Tech</a> > <a href='http://www.coe.gatech.edu'>CoE</a> > <a href='http://www.ece.gatech.edu'>ECE</a> > <a href='/index.html'>MARS</a></span></td>
								<td align=right width=50%><span class=mars4_>[ <a href='/mars.html'>MARS</a> | <a href='/people.html'>People</a> | <a href='/research.html'>Research</a> | Publications | <a href='/software.html'>Software</a> | <a href='/internal/internal.html'>Internal</a> ]</span></td>
							</tr>
						</table>
					</td>
				</tr>				
				<tr><td><img src='/img/w_bg.gif' width=1px height=50px></td></tr>
				<tr>
					<td align=center>
						<table width=740px class=mars4_ cellspacing=0 cellpadding=0>
							<tr height=20px>
								<td width=10px></td>
								<td width=144px align=center background="/img/pub_tab_front.gif">
<a href='/publications/soc_all.html'><b>All Papers</b></a>
								</td>
								<td width=144px align=center background="/img/pub_tab_back.gif">
<a href='/publications/soc_journal.html'>Journal Articles</a>
								</td>
								<td width=144px align=center background="/img/pub_tab_back.gif">
<a href='/publications/soc_conference.html'>Conference Papers</a>
								</td>
								<td width=144px align=center background="/img/pub_tab_back.gif">
<a href='/publications/soc_workshop+poster.html'>Workshop and Poster</a>
								</td>
                                                                <td width=144px align=center background="/img/pub_tab_back.gif">
<a href='/publications/soc_bookchapters.html'>Book Chapters</a>
                                                                </td>
								<td width=144px align=center background="/img/pub_tab_back.gif">
<a href='/publications/soc_thesis.html'>Theses</a>
								</td>
								<td width=10px></td>
							</tr>
						</table>
						<table width=740px class=mars4_ cellspacing=0 cellpadding=0 style="border: 1px solid #e5dcec;">

							<!--
					</td>
				</tr>
				<tr>
					<td align=center>
						-->
							<tr>
								<td colspan=5 align=center>
									<table width=700px cellspacing=1 cellpadding=1>
										<tr>
											<td align=left>
			<img src='/img/w_bg.gif' width=1px height=30px><br>					
			<span class=mars4_>
			<a href='/publications/all_all.html'>All Technical Papers (by date)</a><br>
			<a href='/publications/uarch_all.html'>Conventional Processor Architecture and Compilers, Performance Modeling</a><br>
			<a href='/publications/secure_all.html'>Secure, Dependable and Autonomic Computing, DRM</a><br>
			<a href='/publications/embed_all.html'>Embedded Computing</a><br>
			<a href='/publications/lpower_all.html'>Low-Power Techniques</a><br>
			<a href='/publications/fpga_all.html'>FPGA Techniques</a><br>
			<a href='/publications/soc_all.html'><b>3D ICs, SoC, Physical Design and EDA Tools</b></a><br>
			<a href='/publications/parallel_all.html'>Multicore, Parallel Architecture and Systems</a><br>
			<a href='/publications/gfx_all.html'>Support for 3D Graphics</a>
			</span>
											</td>
										</tr>
<!--
							<tr>
								<td align=center>
									<img src='/img/4_bg.gif' width=700px height=1px>
								</td>
							</tr>
-->
							<!--<tr><td><img src='/img/w_bg.gif' width=1px height=50px></tr></td>-->
<!-- start of generated html code-->
<tr><td align=center><span class=mars4t><b><br><br><br>All Refereed Papers<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars4_>IEEE TVLSI</span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Nak Hee Seong, and Hsien-Hsin S. Lee. "<b>Pragmatic Integration of An SRAM Row Cache in Heterogeneous 3-D DRAM Architecture using TSV</b>." In <i>IEEE Transactions on Very Large Scale Integration Systems, Vol.21, No.1, pp.1-13</i>, January, 2013.<br>[<a href='/pub/tvlsi13.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.iccsa.org' target=_blank>ICCSA</a></span></td><td align='justify'><span class=mars4_>Hong Jun Choi, Young Jin Park, Hsien-Hsin Lee, and Cheol Hong Kim. "<b>Adaptive Dynamic Frequency Scaling for Thermal-Aware 3D Multi-core Processors</b>." In <i>the Proceedings of the 12th International Conference on Computational Science and Its Applications, pp.602-612</i>, Salvador de Bahia, Brazil, 2012.<br>[<a href='/pub/iccsa12.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://isscc.org' target=_blank>ISSCC</a></span></td><td align='justify'><span class=mars4_>Dae Hyun Kim, Krit Athikulwongse, Michael B. Healy, Mohammad M. Hossain, Moongon Jung, Ilya Khorosh, Gokul Kumar, Young-Joon Lee, Dean L. Lewis, Tzu-Wei Lin, Chang Liu, Shreepad Panth, Mohit Pathak, Minzhen Ren, Guanhao Shen, Taigon Song, Dong Hyuk Woo, Xin Zhao, Joungho Kim, Ho Choi, Gabriel H. Loh, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>3D-MAPS: 3D Massively Parallel Processor with Stacked Memory</b>." In <i>Technical Digest of the IEEE International Solid-State Circuits Conference, pp.188-190</i>, San Francisco, CA, 2012.<br>[<a href='/pub/isscc12.pdf'>pdf</a>] [<a href='/present/isscc12.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.3dic-conf.jp' target=_blank>3DIC</a></span></td><td align='justify'><span class=mars4_>Xiaodong Wang, Dilip Vasudevan, and Hsien-Hsin S. Lee. "<b>Global Built-In Self-Repair for 3-D Memories with Redundancy Sharing and Parallel Testing</b>." In Proceedings of <i>the IEEE International 3D System Integration Conference</i>, Osaka, Japan, 2012.<br>[<a href='/pub/3dic12.pdf'>pdf</a>] [<a href='/present/3dic12.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.iccd-conf.com/' target=_blank>ICCD</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis, Shreepad Panth, Xin Zhao, Sung Kyu Lim, and Hsien-Hsin S. Lee. "<b>Designing 3D Test Wrappers for Pre-bond and Post-bond Test of 3D Embedded Cores</b>." In Proceedings of <i>the XXIX IEEE International Conference on Computer Design, pp.90-95</i>, University of Massachusetts, Amherst, USA, October, 2011.<br>[<a href='/pub/iccd11.pdf'>pdf</a>] [<a href='/present/iccd11.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.mwscas2011.org' target=_blank>MWSCAS</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Nak Hee Seong, and Hsien-Hsin S. Lee. "<b>Heterogeneous Die Stacking of SRAM Row Cache and 3-D DRAM: An Empirical Design Evaluation</b>." In Proceedings of <i>the 54th IEEE International Midwest Symposium on Circuits and Systems, pp.1-4</i>, Seoul, Korea, August, 2011. (<font color=red>An Invited Paper</font>)<br>[<a href='/pub/mwscas11.pdf'>pdf</a>] [<a href='/present/mwscas11.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://dl.acm.org/citation.cfm?id=2003706' target=_blank>ACM TODAES</a></span></td><td align='justify'><span class=mars4_>Michael B. Healy, Fayez Mohamood, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Integrated Microarchitectural Floorplanning and Runtime Controller for Inductive Noise Mitigation</b>." ACM Transactions on Design Automation of Electronic Systems, Vol.16, Issue 4, October, 2011.<br>[<a href='/pub/todaes11.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE TCAD</span></td><td align='justify'><span class=mars4_>Xin Zhao, Dean Lewis, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Low-Power Clock Tree Design for Pre-Bond Testing of 3D Stacked ICs</b>." In <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, Vol. 30, Issue 5, pp.732-745, 2011.<br>[<a href='/pub/tcad11.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://3dtest.tttc-events.org/' target=_blank>3D-TEST</a></span></td><td align='justify'><span class=mars4_>Dean Lewis, Michael Healy, Mohammad Hossain, Tzu-Wei Lin, Mohit Pathak, Hemant Sane, Sung Kyu Lim, Gabriel Loh, and Hsien-Hsin S. Lee. "<b>Design and test of 3D-MAPS, a 3D Die-Stack Many-Core Processor</b>." In <i>the first IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits (poster)</i>, Austin, Texas, November, 2010.<br>[<a href='/pub/3dtest10.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ieee-cicc.org/' target=_blank>CICC</a></span></td><td align='justify'><span class=mars4_>Michael B. Healy, Krit Athikulwongse, Rohan Goel, Mohammad M. Hossain, Dae Hyun Kim, Young-Joon Lee, Dean L. Lewis, Tzu-Wei Lin, Chang Liu, Moongon Jung, Brian Ouellette, Mohit Pathak, Hemant Sane, Guanhao Shen, Dong Hyuk Woo, Xin Zhao, Gabriel H. Loh, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Design and Analysis of 3D-MAPS: A Many-Core 3D Processor with Stacked Memory</b>." In Proceedings of <i>the IEEE Custom Integrated Circuits Conference</i>, San Jose, California, September, 2010. (<font color=red>Intel/CICC Student Scholarship Award</font>)<br>[<a href='/pub/cicc10.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://taco.acm.org/' target=_blank>ACM TACO</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Joshua B. Fryman, Allan D. Knies, and Hsien-Hsin S. Lee. "<b>Chameleon: Virtualizing Idle Acceleration Cores of A Heterogeneous Multi-Core Processor for Caching and Prefetching</b>." In <i>ACM Transactions on Architecture and Code Optimization</i>, Vol. 7, No. 1, pp.3:1-3:35, April, 2010.<br>[<a href='/pub/taco10.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ece.cmu.edu/~calcm/asplos10/doku.php?id=home' target=_blank>ASPLOS XV</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo and Hsien-Hsin S. Lee. "<b>COMPASS: A Programmable Data Prefetcher Using Idle GPU Shaders</b>." In Proceedings of <i>the 15th International Conference on Architectural Support for Programming Languages and Operating Systems</i>, pp.297-309, Pittsburgh, PA, March, 2010.<br>[<a href='/pub/asplos15.pdf'>pdf</a>] [<a href='/present/asplos15.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cse.psu.edu/hpcl/hpca16.html' target=_blank>HPCA-16</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Nak Hee Seong, Dean L. Lewis, and Hsien-Hsin S. Lee. "<b>An Optimized 3D-Stacked Memory Architecture by Exploiting Excessive, High-Density TSV Bandwidth</b>." In Proceedings of <i>the 16th International Symposium on High-Performance Computer Architecture</i>, pp.429-440, Bangalore, India, January, 2010.<br>[<a href='/pub/hpca16.pdf'>pdf</a>] [<a href='/present/hpca16.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.iccad.com/2009/index.html' target=_blank>ICCAD</a></span></td><td align='justify'><span class=mars4_>Xin Zhao, Dean L. Lewis, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Pre-bond Testable Low-Power Clock Tree Design for 3D Stacked ICs</b>." In Proceedings of <i>the 2009 International Conference on Computer-Aided Design</i>, pp.184-190, San Jose, CA, November, 2009. (<font color=red>Nominated for the Best Paper Award by ICCAD-09</font>)<br>[<a href='/pub/iccad-09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.3dic-conf.org/' target=_blank>3DIC</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis and Hsien-Hsin S. Lee. "<b>Architectural Evaluation of 3D Stacked RRAM Caches</b>." In <i>IEEE International 3D System Integration Conference</i>, San Francisco, CA, September, 2009.<br>[<a href='/pub/3dic-09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.computer.org/portal/site/design/menuitem.a322795383cd6e4ab8c0ae108bcd45f3/index.jsp?&pName=design_level1&path=design/content&file=dtcfpsepoct09.xml&xsl=article.xsl&' target=_blank>IEEE D&T</a></span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee and Krishnendu Chakrabarty. "<b>Test Challenges for 3D Integrated Circuits</b>." In <i>IEEE Design & Test of Computers, Special Issue on 3D IC Design and Test</i>, Vol.26, Issue 5, pg. 26-35, Sept/Oct, 2009.<br>[<a href='/pub/ieeedt-09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.eng.ucy.ac.cy/theocharides/isvlsi09/index.htm' target=_blank>ISVLSI</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis and Hsien-Hsin S. Lee. "<b>Testing Circuit-Partitioned 3D IC Designs</b>." In <i>IEEE Computer Society Annual Symposium on VLSI</i>, Tampa, FL, May, 2009.<br>[<a href='/pub/isvlsi2-09.pdf'>pdf</a>] [<a href='/present/isvlsi2-09.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.eng.ucy.ac.cy/theocharides/isvlsi09/index.htm' target=_blank>ISVLSI</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis, Sudhakar Yalamanchili, and Hsien-Hsin S. Lee. "<b>High Performance Non-blocking Switch Design in 3D Die-Stacking Technology</b>." In <i>IEEE Computer Society Annual Symposium on VLSI</i>, Tampa, FL, May, 2009.<br>[<a href='/pub/isvlsi1-09.pdf'>pdf</a>] [<a href='/present/isvlsi1-09.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.date-conference.com/node/552' target=_blank>3D Integration</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis and Hsien-Hsin S. Lee. "<b>Test Strategies for 3D Die Stacked Integrated Circuits</b>." In <i>Workshop on 3D Integration --- Technology, Architecture, Design, Automation, and Test in conjunction with Design, Automation and Test in Europe (DATE-09)</i>, Nice, France, April, 2009.<br>[<a href='/pub/date3d09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.aspdac.com/aspdac2009/' target=_blank>ASP-DAC</a></span></td><td align='justify'><span class=mars4_>Michael Healy, Hsien-Hsin S. Lee, Gabriel H. Loh, and Sung Kyu Lim. "<b>Thermal Optimization in Multi-Granularity Multi-Core Floorplanning</b>." In Proceedings of <i>the 14th IEEE/ACM Asia South Pacific Design Automation Conference</i>, pp.43-48, Yokohama, Japan, 2009.<br>[<a href='/pub/aspdac09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.computer.org/micro' target=_blank>IEEE MICRO</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Joshua B. Fryman, Allan D. Knies, Marsha Eng, and Hsien-Hsin S. Lee. "<b>POD: A 3D-Integrated Broad-Purpose Acceleration Layer</b>." In <i>IEEE MICRO special issue on Accelerator Architectures</i>, Vol. 28, No. 4, pp.28-40, July/August, 2008.<br>[<a href='/pub/ieee-micro08.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://samos.et.tudelft.nl/samos_viii/' target=_blank>SAMOS VIII</a></span></td><td align='justify'><span class=mars4_>Chinnakrishnan S. Ballapuram and Hsien-Hsin S. Lee. "<b>Improving TLB Energy for Java Applications on JVM</b>." In Proceedings of <i>the IEEE International Symposium on Systems, Architectures, Modeling and Simulation</i>, pp.218-223, Samos, Greece, July, 2008.<br>[<a href='/pub/samos08.pdf'>pdf</a>] [<a href='/present/samos08.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.aspdac.com/aspdac2008/' target=_blank>ASP-DAC</a></span></td><td align='justify'><span class=mars4_>Michael Healy, Fayez Mohamood, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>A Unified Methodology for Power Supply Noise Reduction in Modern Microarchitecture Design</b>." In Proceedings of <i>the 13th IEEE/ACM Asia South Pacific Design Automation Conference</i>, pp.611-616, Seoul, Korea, January, 2008.<br>[<a href='/pub/aspdac08.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro40/' target=_blank>MICRO-40</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh and Hsien-Hsin S. Lee. "<b>Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs</b>." In Proceedings of <i>the 40th ACM/IEEE International Symposium on Microarchitecture</i>, pp.134-145, Chicago, IL, December, 2007.<br>[<a href='/pub/micro40.pdf'>pdf</a>] [<a href='/present/micro40.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.itctestweek.org/' target=_blank>ITC-07</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis and Hsien-Hsin S. Lee. "<b>A Scan-Island Based Design Enabling Pre-bond Testability in Die-Stacked Microprocessors</b>." In Proceedings of <i>the International Test Conference</i>, Santa Clara, CA, October, 2007.<br>[<a href='/pub/itc07.pdf'>pdf</a>] [<a href='/present/itc07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.aspdac.com/aspdac2007/' target=_blank>ASP-DAC</a></span></td><td align='justify'><span class=mars4_>Fayez Mohamood, Michael Healy, Sung Kyu Lim, and Hsien-Hsin S. Lee. "<b>Noise-Direct: A Technique for Power Supply Noise Aware Floorplanning Using Microarchitecture Profiling</b>." In Proceedings of <i>the 12th Asia and South Pacific Design Automation Conference</i>, pp.786-791, Yokohama, Japan, January, 2007.<br>[<a href='/pub/asp-dac07.pdf'>pdf</a>] [<a href='/present/asp-dac07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE TCAD</span></td><td align='justify'><span class=mars4_>Michael Healy, Mario Vittes, Mongkol Ekpanyapong, Chinnakrishnan Ballapuram, Sung Kyu Lim, Hsien-Hsin S. Lee, and Gabriel H. Loh. "<b>Multi-Objective Microarchitectural Floorplanning For 2D and 3D ICs</b>." In <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, Vol. 26, No. 1, pp.38-52, 2007.<br>[<a href='/pub/tcad07.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro39/' target=_blank>MICRO-39</a></span></td><td align='justify'><span class=mars4_>Fayez Mohamood, Michael Healy, Sung Kyu Lim, and Hsien-Hsin S. Lee. "<b>A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design</b>." In Proceedings of <i>the ACM/IEEE International Symposium on Microarchitecture</i>, pp.3-14, Orlando, Florida, December, 2006.<br>[<a href='/pub/micro39-1.pdf'>pdf</a>] [<a href='/present/micro39-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://domino.research.ibm.com/comm/research_projects.nsf/pages/pac2.index.html' target=_blank>IBM PAC2</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh and Hsien-Hsin S. Lee. "<b>DRAMdecay: Using Decay Counters to Reduce Energy Consumption in DRAMs</b>." In Proceedings of <i>the 3rd Watson Conference on Interaction between Architecture, Circuits, and Compilers (P=AC2)</i>, Yorktown Heights, NY, October, 2006.<br>[<a href='/pub/pac2-06.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://ssl.snu.ac.kr/~cases2006/' target=_blank>CASES-06</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Mrinmoy Ghosh, Emre &Ouml;zer, Stuart Biles, and Hsien-Hsin S. Lee. "<b>Reducing Energy of Virtual Cache Synonym Lookup using Bloom Filters</b>." In Proceedings of <i>the ACM/IEEE International Conference on Compilers, Architecture, and Synthesis for Embedded Systems</i>, pp.179-189, Seoul, Korea, October, 2006.<br>[<a href='/pub/cases06-1.pdf'>pdf</a>] [<a href='/present/cases06-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://ssl.snu.ac.kr/~cases2006/' target=_blank>CASES-06</a></span></td><td align='justify'><span class=mars4_>Chinnakrishnan Ballapuram, Kiran Puttaswamy, Gabriel H. Loh, and Hsien-Hsin S. Lee. "<b>Entropy-based Low Power Data TLB Design</b>." In Proceedings of <i>the ACM/IEEE International Conference on Compilers, Architecture, and Synthesis for Embedded Systems</i>, pp.304-311, Seoul, Korea, October, 2006.<br>[<a href='/pub/cases06-2.pdf'>pdf</a>] [<a href='/present/cases06-2.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE TCAD</span></td><td align='justify'><span class=mars4_>Mongkol Ekpanyapong, Jacob Minz, Thaisiri Watewai, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Profile-Guided Microarchitectural Floorplanning for Deep Submicron Processor Design</b>." In <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, Vol. 25, No.7, pp.1289-1300, July, 2006.<br>[<a href='/pub/tcad2006.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://arcs06.cs.uni-frankfurt.de/' target=_blank>ARCS-06</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh, Emre &Ouml;zer, Stuart Biles, and Hsien-Hsin S. Lee. "<b>Efficient System-on-Chip Energy Management with a Segmented Bloom Filter</b>." In Proceedings of <i>the 19th International Conference on Architecture of Computing Systems</i>, pp. 283-297,Frankfurt/Main, Germany, March, 2006.<br>[<a href='/pub/arcs06.pdf'>pdf</a>] [<a href='/present/arcs06.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.date-conference.com/' target=_blank>DATE-06</a></span></td><td align='justify'><span class=mars4_>Michael Healy, Mario Vittes, Mongkol Ekpanyapong, Chinnakrishnan Ballapuram, Sung Kyu Lim, Hsien-Hsin S. Lee, and Gabriel H. Loh. "<b>Microarchitectural Floorplanning Under Performance and Temperature Tradeoff</b>." In Proceedings of <i>the Design, Automation and Test in Europe</i>, pp.1288-1293, Munich, Germany, March, 2006.<br>[<a href='/pub/date06.pdf'>pdf</a>] [<a href='/present/date06.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www2.dac.com/42nd/index.html' target=_blank>DAC-42</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Daehyun Kim, and Hsien-Hsin S. Lee. "<b>Cache Coherence Support for Non-Shared Bus Architecture on Heterogeneous MP SoCs</b>." In Proceedings of <i>the 42nd Design Automation Conference (DAC-42)</i>, pp.553-558, Anaheim, California, June, 2005.<br>[<a href='/pub/dac05.pdf'>pdf</a>] [<a href='/present/dac05.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ISCAS</span></td><td align='justify'><span class=mars4_>Mongkol Ekpanyapong, Sung Kyu Lim, Chinnakrishnan Ballapuram, and Hsien-Hsin S. Lee. "<b>Wire-driven Microarchitectural Design Space Exploration</b>." In <i>the Proceedings of the 2005 IEEE International Symposium on Circuits and Systems</i>, pp.1867-1870, Kobe, Japan, May, 2005.<br>[<a href='/pub/iscas05.pdf'>pdf</a>] [<a href='/present/iscas05.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cag.csail.mit.edu/warfp2005/' target=_blank>WARFP</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, Sally A. McKee, and Martin Schulz. "<b>Evaluating System-wide Monitoring Capsule Design Using Xilinx Virtex-II Pro FPGA</b>." In <i>Workshop on Architecture Research using FPGA Platforms  in conjunction with International Symposium on High-Performance Computer Architecture</i>, San Francisco, CA, February, 2005.<br>[<a href='/pub/warfp05-1.pdf'>pdf</a>] [<a href='/present/warfp05-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cag.csail.mit.edu/warfp2005/' target=_blank>WARFP</a></span></td><td align='justify'><span class=mars4_>Christopher R. Clark, Ripal Nathuji, and Hsien-Hsin S. Lee. "<b>Using an FPGA as a Prototyping Platform for Multi-core Processor Applications</b>." In <i>Workshop on Architectural Research using FPGA Platforms  in conjunction with International Symposium on High-Performance Computer Architecture</i>, San Francisco, CA, February, 2005.<br>[<a href='/pub/warfp05-2.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE MICRO</span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, and Douglas M. Blough. "<b>Integrating Cache Coherence Protocols for Heterogeneous Multiprocessor Systems, Part 2</b>." In <i>IEEE MICRO</i>, pp.70-78,  September/October, 2004.<br>[<a href='/pub/ieeemicro04-2.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE MICRO</span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, and Douglas M. Blough. "<b>Integrating Cache Coherence Protocols for Heterogeneous Multiprocessor Systems, Part 1</b>." In <i>IEEE MICRO special issue on Embedded Systems: Architecture, Design and Tools</i>, pp.33-41, July/August, 2004.<br>[<a href='/pub/ieeemicro04-1.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www2.dac.com/41st/' target=_blank>DAC-41</a></span></td><td align='justify'><span class=mars4_>Mongkol Ekpanyapong, Jacob R. Minz, Thaisiri Watewai, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Profile-Guided Microarchitectural Floorplanning for Deep Submicron Processor Design</b>." In Proceedings of <i>the 41st Design Automation Conference</i>, pp. 634-639, San Diego, California, June, 2004.<br>[<a href='/pub/dac04.pdf'>pdf</a>] [<a href='/present/dac04.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>DATE</span></td><td align='justify'><span class=mars4_>Taeweon Suh, Douglas M. Blough, and Hsien-Hsin S. Lee. "<b>Supporting Cache Coherence in Heterogeneous Multiprocessor Systems</b>." In Proceedings of <i>the Design, Automation and Test in Europe Conference</i>, pp.1150-1155, Paris, France, February, 2004.<br>[<a href='/pub/date04.pdf'>pdf</a>] [<a href='/present/date04.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ICCAD</span></td><td align='justify'><span class=mars4_>Yuvraj S. Dhillon, Abdulkadir U. Diril, Abhijit Chatterjee, and Hsien-Hsin S. Lee. "<b>Algorithm for Achieving Minimum Energy Consumption in CMOS Circuits Using Multiple Supply and Threshold Voltages at the Module Level</b>." In <i>Digest of Technical Papers of the International Conference on Computer-Aided Design</i>, pp.693-700, San Jose, California, November, 2003.<br>[<a href='/pub/iccad03.pdf'>pdf</a>] [<a href='/present/iccad03.ppt'>slides</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
<!-- start of generated html code-->
<tr><td align=center><span class=mars4t><b><br><br><br>All Refereed Papers<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars4_><a href='https://ieeexplore.ieee.org/document/6616546' target=_blank>IEEE TC</a></span></td><td align='justify'><span class=mars4_>Dae Hyun Kim, Krit Athikulwongse, Michael B. Healy, Mohammad M. Hossain, Moongon Jung, Ilya Khorosh, Gokul Kumar, Young-Joon Lee, Dean L. Lewis, Tzu-Wei Lin, Chang Liu, Shreepad Panth, Mohit Pathak, Minzhen Ren, Guanhao Shen, Taigon Song, Dong Hyuk Woo, Xin Zhao, Joungho Kim, Ho Choi, Gabriel H. Loh, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Design and Analysis of 3D-MAPS 3D Massively Parallel Processor with Stacked Memory</b>." In <i>IEEE Transactions on Computers</i>, Vol. 64, No.1, pp.112-125, January, 2015.</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE TVLSI</span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Nak Hee Seong, and Hsien-Hsin S. Lee. "<b>Pragmatic Integration of An SRAM Row Cache in Heterogeneous 3-D DRAM Architecture using TSV</b>." In <i>IEEE Transactions on Very Large Scale Integration Systems, Vol.21, No.1, pp.1-13</i>, January, 2013.<br>[<a href='/pub/tvlsi13.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.iccsa.org' target=_blank>ICCSA</a></span></td><td align='justify'><span class=mars4_>Hong Jun Choi, Young Jin Park, Hsien-Hsin Lee, and Cheol Hong Kim. "<b>Adaptive Dynamic Frequency Scaling for Thermal-Aware 3D Multi-core Processors</b>." In <i>the Proceedings of the 12th International Conference on Computational Science and Its Applications, pp.602-612</i>, Salvador de Bahia, Brazil, 2012.<br>[<a href='/pub/iccsa12.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://isscc.org' target=_blank>ISSCC</a></span></td><td align='justify'><span class=mars4_>Dae Hyun Kim, Krit Athikulwongse, Michael B. Healy, Mohammad M. Hossain, Moongon Jung, Ilya Khorosh, Gokul Kumar, Young-Joon Lee, Dean L. Lewis, Tzu-Wei Lin, Chang Liu, Shreepad Panth, Mohit Pathak, Minzhen Ren, Guanhao Shen, Taigon Song, Dong Hyuk Woo, Xin Zhao, Joungho Kim, Ho Choi, Gabriel H. Loh, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>3D-MAPS: 3D Massively Parallel Processor with Stacked Memory</b>." In <i>Technical Digest of the IEEE International Solid-State Circuits Conference, pp.188-190</i>, San Francisco, CA, 2012.<br>[<a href='/pub/isscc12.pdf'>pdf</a>] [<a href='/present/isscc12.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.3dic-conf.jp' target=_blank>3DIC</a></span></td><td align='justify'><span class=mars4_>Xiaodong Wang, Dilip Vasudevan, and Hsien-Hsin S. Lee. "<b>Global Built-In Self-Repair for 3-D Memories with Redundancy Sharing and Parallel Testing</b>." In Proceedings of <i>the IEEE International 3D System Integration Conference</i>, Osaka, Japan, 2012.<br>[<a href='/pub/3dic12.pdf'>pdf</a>] [<a href='/present/3dic12.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.iccd-conf.com/' target=_blank>ICCD</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis, Shreepad Panth, Xin Zhao, Sung Kyu Lim, and Hsien-Hsin S. Lee. "<b>Designing 3D Test Wrappers for Pre-bond and Post-bond Test of 3D Embedded Cores</b>." In Proceedings of <i>the XXIX IEEE International Conference on Computer Design, pp.90-95</i>, University of Massachusetts, Amherst, USA, October, 2011.<br>[<a href='/pub/iccd11.pdf'>pdf</a>] [<a href='/present/iccd11.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.mwscas2011.org' target=_blank>MWSCAS</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Nak Hee Seong, and Hsien-Hsin S. Lee. "<b>Heterogeneous Die Stacking of SRAM Row Cache and 3-D DRAM: An Empirical Design Evaluation</b>." In Proceedings of <i>the 54th IEEE International Midwest Symposium on Circuits and Systems, pp.1-4</i>, Seoul, Korea, August, 2011. (<font color=red>An Invited Paper</font>)<br>[<a href='/pub/mwscas11.pdf'>pdf</a>] [<a href='/present/mwscas11.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://dl.acm.org/citation.cfm?id=2003706' target=_blank>ACM TODAES</a></span></td><td align='justify'><span class=mars4_>Michael B. Healy, Fayez Mohamood, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Integrated Microarchitectural Floorplanning and Runtime Controller for Inductive Noise Mitigation</b>." ACM Transactions on Design Automation of Electronic Systems, Vol.16, Issue 4, October, 2011.<br>[<a href='/pub/todaes11.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE TCAD</span></td><td align='justify'><span class=mars4_>Xin Zhao, Dean Lewis, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Low-Power Clock Tree Design for Pre-Bond Testing of 3D Stacked ICs</b>." In <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, Vol. 30, Issue 5, pp.732-745, 2011.<br>[<a href='/pub/tcad11.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://3dtest.tttc-events.org/' target=_blank>3D-TEST</a></span></td><td align='justify'><span class=mars4_>Dean Lewis, Michael Healy, Mohammad Hossain, Tzu-Wei Lin, Mohit Pathak, Hemant Sane, Sung Kyu Lim, Gabriel Loh, and Hsien-Hsin S. Lee. "<b>Design and test of 3D-MAPS, a 3D Die-Stack Many-Core Processor</b>." In <i>the first IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits (poster)</i>, Austin, Texas, November, 2010.<br>[<a href='/pub/3dtest10.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ieee-cicc.org/' target=_blank>CICC</a></span></td><td align='justify'><span class=mars4_>Michael B. Healy, Krit Athikulwongse, Rohan Goel, Mohammad M. Hossain, Dae Hyun Kim, Young-Joon Lee, Dean L. Lewis, Tzu-Wei Lin, Chang Liu, Moongon Jung, Brian Ouellette, Mohit Pathak, Hemant Sane, Guanhao Shen, Dong Hyuk Woo, Xin Zhao, Gabriel H. Loh, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Design and Analysis of 3D-MAPS: A Many-Core 3D Processor with Stacked Memory</b>." In Proceedings of <i>the IEEE Custom Integrated Circuits Conference</i>, San Jose, California, September, 2010. (<font color=red>Intel/CICC Student Scholarship Award</font>)<br>[<a href='/pub/cicc10.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://taco.acm.org/' target=_blank>ACM TACO</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Joshua B. Fryman, Allan D. Knies, and Hsien-Hsin S. Lee. "<b>Chameleon: Virtualizing Idle Acceleration Cores of A Heterogeneous Multi-Core Processor for Caching and Prefetching</b>." In <i>ACM Transactions on Architecture and Code Optimization</i>, Vol. 7, No. 1, pp.3:1-3:35, April, 2010.<br>[<a href='/pub/taco10.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ece.cmu.edu/~calcm/asplos10/doku.php?id=home' target=_blank>ASPLOS XV</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo and Hsien-Hsin S. Lee. "<b>COMPASS: A Programmable Data Prefetcher Using Idle GPU Shaders</b>." In Proceedings of <i>the 15th International Conference on Architectural Support for Programming Languages and Operating Systems</i>, pp.297-309, Pittsburgh, PA, March, 2010.<br>[<a href='/pub/asplos15.pdf'>pdf</a>] [<a href='/present/asplos15.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cse.psu.edu/hpcl/hpca16.html' target=_blank>HPCA-16</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Nak Hee Seong, Dean L. Lewis, and Hsien-Hsin S. Lee. "<b>An Optimized 3D-Stacked Memory Architecture by Exploiting Excessive, High-Density TSV Bandwidth</b>." In Proceedings of <i>the 16th International Symposium on High-Performance Computer Architecture</i>, pp.429-440, Bangalore, India, January, 2010.<br>[<a href='/pub/hpca16.pdf'>pdf</a>] [<a href='/present/hpca16.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.iccad.com/2009/index.html' target=_blank>ICCAD</a></span></td><td align='justify'><span class=mars4_>Xin Zhao, Dean L. Lewis, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Pre-bond Testable Low-Power Clock Tree Design for 3D Stacked ICs</b>." In Proceedings of <i>the 2009 International Conference on Computer-Aided Design</i>, pp.184-190, San Jose, CA, November, 2009. (<font color=red>Nominated for the Best Paper Award by ICCAD-09</font>)<br>[<a href='/pub/iccad-09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.3dic-conf.org/' target=_blank>3DIC</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis and Hsien-Hsin S. Lee. "<b>Architectural Evaluation of 3D Stacked RRAM Caches</b>." In <i>IEEE International 3D System Integration Conference</i>, San Francisco, CA, September, 2009.<br>[<a href='/pub/3dic-09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.computer.org/portal/site/design/menuitem.a322795383cd6e4ab8c0ae108bcd45f3/index.jsp?&pName=design_level1&path=design/content&file=dtcfpsepoct09.xml&xsl=article.xsl&' target=_blank>IEEE D&T</a></span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee and Krishnendu Chakrabarty. "<b>Test Challenges for 3D Integrated Circuits</b>." In <i>IEEE Design & Test of Computers, Special Issue on 3D IC Design and Test</i>, Vol.26, Issue 5, pg. 26-35, Sept/Oct, 2009.<br>[<a href='/pub/ieeedt-09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.eng.ucy.ac.cy/theocharides/isvlsi09/index.htm' target=_blank>ISVLSI</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis and Hsien-Hsin S. Lee. "<b>Testing Circuit-Partitioned 3D IC Designs</b>." In <i>IEEE Computer Society Annual Symposium on VLSI</i>, Tampa, FL, May, 2009.<br>[<a href='/pub/isvlsi2-09.pdf'>pdf</a>] [<a href='/present/isvlsi2-09.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.eng.ucy.ac.cy/theocharides/isvlsi09/index.htm' target=_blank>ISVLSI</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis, Sudhakar Yalamanchili, and Hsien-Hsin S. Lee. "<b>High Performance Non-blocking Switch Design in 3D Die-Stacking Technology</b>." In <i>IEEE Computer Society Annual Symposium on VLSI</i>, Tampa, FL, May, 2009.<br>[<a href='/pub/isvlsi1-09.pdf'>pdf</a>] [<a href='/present/isvlsi1-09.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.date-conference.com/node/552' target=_blank>3D Integration</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis and Hsien-Hsin S. Lee. "<b>Test Strategies for 3D Die Stacked Integrated Circuits</b>." In <i>Workshop on 3D Integration --- Technology, Architecture, Design, Automation, and Test in conjunction with Design, Automation and Test in Europe (DATE-09)</i>, Nice, France, April, 2009.<br>[<a href='/pub/date3d09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.aspdac.com/aspdac2009/' target=_blank>ASP-DAC</a></span></td><td align='justify'><span class=mars4_>Michael Healy, Hsien-Hsin S. Lee, Gabriel H. Loh, and Sung Kyu Lim. "<b>Thermal Optimization in Multi-Granularity Multi-Core Floorplanning</b>." In Proceedings of <i>the 14th IEEE/ACM Asia South Pacific Design Automation Conference</i>, pp.43-48, Yokohama, Japan, 2009.<br>[<a href='/pub/aspdac09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.computer.org/micro' target=_blank>IEEE MICRO</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Joshua B. Fryman, Allan D. Knies, Marsha Eng, and Hsien-Hsin S. Lee. "<b>POD: A 3D-Integrated Broad-Purpose Acceleration Layer</b>." In <i>IEEE MICRO special issue on Accelerator Architectures</i>, Vol. 28, No. 4, pp.28-40, July/August, 2008.<br>[<a href='/pub/ieee-micro08.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://samos.et.tudelft.nl/samos_viii/' target=_blank>SAMOS VIII</a></span></td><td align='justify'><span class=mars4_>Chinnakrishnan S. Ballapuram and Hsien-Hsin S. Lee. "<b>Improving TLB Energy for Java Applications on JVM</b>." In Proceedings of <i>the IEEE International Symposium on Systems, Architectures, Modeling and Simulation</i>, pp.218-223, Samos, Greece, July, 2008.<br>[<a href='/pub/samos08.pdf'>pdf</a>] [<a href='/present/samos08.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.aspdac.com/aspdac2008/' target=_blank>ASP-DAC</a></span></td><td align='justify'><span class=mars4_>Michael Healy, Fayez Mohamood, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>A Unified Methodology for Power Supply Noise Reduction in Modern Microarchitecture Design</b>." In Proceedings of <i>the 13th IEEE/ACM Asia South Pacific Design Automation Conference</i>, pp.611-616, Seoul, Korea, January, 2008.<br>[<a href='/pub/aspdac08.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro40/' target=_blank>MICRO-40</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh and Hsien-Hsin S. Lee. "<b>Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs</b>." In Proceedings of <i>the 40th ACM/IEEE International Symposium on Microarchitecture</i>, pp.134-145, Chicago, IL, December, 2007.<br>[<a href='/pub/micro40.pdf'>pdf</a>] [<a href='/present/micro40.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.itctestweek.org/' target=_blank>ITC-07</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis and Hsien-Hsin S. Lee. "<b>A Scan-Island Based Design Enabling Pre-bond Testability in Die-Stacked Microprocessors</b>." In Proceedings of <i>the International Test Conference</i>, Santa Clara, CA, October, 2007.<br>[<a href='/pub/itc07.pdf'>pdf</a>] [<a href='/present/itc07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.aspdac.com/aspdac2007/' target=_blank>ASP-DAC</a></span></td><td align='justify'><span class=mars4_>Fayez Mohamood, Michael Healy, Sung Kyu Lim, and Hsien-Hsin S. Lee. "<b>Noise-Direct: A Technique for Power Supply Noise Aware Floorplanning Using Microarchitecture Profiling</b>." In Proceedings of <i>the 12th Asia and South Pacific Design Automation Conference</i>, pp.786-791, Yokohama, Japan, January, 2007.<br>[<a href='/pub/asp-dac07.pdf'>pdf</a>] [<a href='/present/asp-dac07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE TCAD</span></td><td align='justify'><span class=mars4_>Michael Healy, Mario Vittes, Mongkol Ekpanyapong, Chinnakrishnan Ballapuram, Sung Kyu Lim, Hsien-Hsin S. Lee, and Gabriel H. Loh. "<b>Multi-Objective Microarchitectural Floorplanning For 2D and 3D ICs</b>." In <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, Vol. 26, No. 1, pp.38-52, 2007.<br>[<a href='/pub/tcad07.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro39/' target=_blank>MICRO-39</a></span></td><td align='justify'><span class=mars4_>Fayez Mohamood, Michael Healy, Sung Kyu Lim, and Hsien-Hsin S. Lee. "<b>A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design</b>." In Proceedings of <i>the ACM/IEEE International Symposium on Microarchitecture</i>, pp.3-14, Orlando, Florida, December, 2006.<br>[<a href='/pub/micro39-1.pdf'>pdf</a>] [<a href='/present/micro39-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://domino.research.ibm.com/comm/research_projects.nsf/pages/pac2.index.html' target=_blank>IBM PAC2</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh and Hsien-Hsin S. Lee. "<b>DRAMdecay: Using Decay Counters to Reduce Energy Consumption in DRAMs</b>." In Proceedings of <i>the 3rd Watson Conference on Interaction between Architecture, Circuits, and Compilers (P=AC2)</i>, Yorktown Heights, NY, October, 2006.<br>[<a href='/pub/pac2-06.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://ssl.snu.ac.kr/~cases2006/' target=_blank>CASES-06</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Mrinmoy Ghosh, Emre &Ouml;zer, Stuart Biles, and Hsien-Hsin S. Lee. "<b>Reducing Energy of Virtual Cache Synonym Lookup using Bloom Filters</b>." In Proceedings of <i>the ACM/IEEE International Conference on Compilers, Architecture, and Synthesis for Embedded Systems</i>, pp.179-189, Seoul, Korea, October, 2006.<br>[<a href='/pub/cases06-1.pdf'>pdf</a>] [<a href='/present/cases06-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://ssl.snu.ac.kr/~cases2006/' target=_blank>CASES-06</a></span></td><td align='justify'><span class=mars4_>Chinnakrishnan Ballapuram, Kiran Puttaswamy, Gabriel H. Loh, and Hsien-Hsin S. Lee. "<b>Entropy-based Low Power Data TLB Design</b>." In Proceedings of <i>the ACM/IEEE International Conference on Compilers, Architecture, and Synthesis for Embedded Systems</i>, pp.304-311, Seoul, Korea, October, 2006.<br>[<a href='/pub/cases06-2.pdf'>pdf</a>] [<a href='/present/cases06-2.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE TCAD</span></td><td align='justify'><span class=mars4_>Mongkol Ekpanyapong, Jacob Minz, Thaisiri Watewai, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Profile-Guided Microarchitectural Floorplanning for Deep Submicron Processor Design</b>." In <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, Vol. 25, No.7, pp.1289-1300, July, 2006.<br>[<a href='/pub/tcad2006.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://arcs06.cs.uni-frankfurt.de/' target=_blank>ARCS-06</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh, Emre &Ouml;zer, Stuart Biles, and Hsien-Hsin S. Lee. "<b>Efficient System-on-Chip Energy Management with a Segmented Bloom Filter</b>." In Proceedings of <i>the 19th International Conference on Architecture of Computing Systems</i>, pp. 283-297,Frankfurt/Main, Germany, March, 2006.<br>[<a href='/pub/arcs06.pdf'>pdf</a>] [<a href='/present/arcs06.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.date-conference.com/' target=_blank>DATE-06</a></span></td><td align='justify'><span class=mars4_>Michael Healy, Mario Vittes, Mongkol Ekpanyapong, Chinnakrishnan Ballapuram, Sung Kyu Lim, Hsien-Hsin S. Lee, and Gabriel H. Loh. "<b>Microarchitectural Floorplanning Under Performance and Temperature Tradeoff</b>." In Proceedings of <i>the Design, Automation and Test in Europe</i>, pp.1288-1293, Munich, Germany, March, 2006.<br>[<a href='/pub/date06.pdf'>pdf</a>] [<a href='/present/date06.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www2.dac.com/42nd/index.html' target=_blank>DAC-42</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Daehyun Kim, and Hsien-Hsin S. Lee. "<b>Cache Coherence Support for Non-Shared Bus Architecture on Heterogeneous MP SoCs</b>." In Proceedings of <i>the 42nd Design Automation Conference (DAC-42)</i>, pp.553-558, Anaheim, California, June, 2005.<br>[<a href='/pub/dac05.pdf'>pdf</a>] [<a href='/present/dac05.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ISCAS</span></td><td align='justify'><span class=mars4_>Mongkol Ekpanyapong, Sung Kyu Lim, Chinnakrishnan Ballapuram, and Hsien-Hsin S. Lee. "<b>Wire-driven Microarchitectural Design Space Exploration</b>." In <i>the Proceedings of the 2005 IEEE International Symposium on Circuits and Systems</i>, pp.1867-1870, Kobe, Japan, May, 2005.<br>[<a href='/pub/iscas05.pdf'>pdf</a>] [<a href='/present/iscas05.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cag.csail.mit.edu/warfp2005/' target=_blank>WARFP</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, Sally A. McKee, and Martin Schulz. "<b>Evaluating System-wide Monitoring Capsule Design Using Xilinx Virtex-II Pro FPGA</b>." In <i>Workshop on Architecture Research using FPGA Platforms  in conjunction with International Symposium on High-Performance Computer Architecture</i>, San Francisco, CA, February, 2005.<br>[<a href='/pub/warfp05-1.pdf'>pdf</a>] [<a href='/present/warfp05-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cag.csail.mit.edu/warfp2005/' target=_blank>WARFP</a></span></td><td align='justify'><span class=mars4_>Christopher R. Clark, Ripal Nathuji, and Hsien-Hsin S. Lee. "<b>Using an FPGA as a Prototyping Platform for Multi-core Processor Applications</b>." In <i>Workshop on Architectural Research using FPGA Platforms  in conjunction with International Symposium on High-Performance Computer Architecture</i>, San Francisco, CA, February, 2005.<br>[<a href='/pub/warfp05-2.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE MICRO</span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, and Douglas M. Blough. "<b>Integrating Cache Coherence Protocols for Heterogeneous Multiprocessor Systems, Part 2</b>." In <i>IEEE MICRO</i>, pp.70-78,  September/October, 2004.<br>[<a href='/pub/ieeemicro04-2.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE MICRO</span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, and Douglas M. Blough. "<b>Integrating Cache Coherence Protocols for Heterogeneous Multiprocessor Systems, Part 1</b>." In <i>IEEE MICRO special issue on Embedded Systems: Architecture, Design and Tools</i>, pp.33-41, July/August, 2004.<br>[<a href='/pub/ieeemicro04-1.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www2.dac.com/41st/' target=_blank>DAC-41</a></span></td><td align='justify'><span class=mars4_>Mongkol Ekpanyapong, Jacob R. Minz, Thaisiri Watewai, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Profile-Guided Microarchitectural Floorplanning for Deep Submicron Processor Design</b>." In Proceedings of <i>the 41st Design Automation Conference</i>, pp. 634-639, San Diego, California, June, 2004.<br>[<a href='/pub/dac04.pdf'>pdf</a>] [<a href='/present/dac04.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>DATE</span></td><td align='justify'><span class=mars4_>Taeweon Suh, Douglas M. Blough, and Hsien-Hsin S. Lee. "<b>Supporting Cache Coherence in Heterogeneous Multiprocessor Systems</b>." In Proceedings of <i>the Design, Automation and Test in Europe Conference</i>, pp.1150-1155, Paris, France, February, 2004.<br>[<a href='/pub/date04.pdf'>pdf</a>] [<a href='/present/date04.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ICCAD</span></td><td align='justify'><span class=mars4_>Yuvraj S. Dhillon, Abdulkadir U. Diril, Abhijit Chatterjee, and Hsien-Hsin S. Lee. "<b>Algorithm for Achieving Minimum Energy Consumption in CMOS Circuits Using Multiple Supply and Threshold Voltages at the Module Level</b>." In <i>Digest of Technical Papers of the International Conference on Computer-Aided Design</i>, pp.693-700, San Jose, California, November, 2003.<br>[<a href='/pub/iccad03.pdf'>pdf</a>] [<a href='/present/iccad03.ppt'>slides</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
										<tr><td><img src='/img/w_bg.gif' width=1px height=30px></td></tr>
									</table>
								</td>
							</tr>
						</table>
					</td>
				</tr>
				<tr><td><img src='/img/w_bg.gif' width=1px height=50px></td></tr>
				<tr>
					<td align=center>
						<img src='/img/4_bg.gif' width=760px height=1px>
					</td>
				</tr>
				<tr>
					<td align=center>						
						<table width=100%>
							<tr>
								<td width=10px></td>
								<td align=left valign=top>
									<span class=mars4_>
									266 Ferst Drive, KACB 2313<br>						
									Atlanta, GA 30332-0765
									</span>
								</td>
								<td align=center valign=top>
									<span class=mars4_>
									You are visitor #<img src="http://users.ece.gatech.edu/cgi-bin/Count.cgi?df=mars.dat&dd=E&frgb=ffffff&ft=0&negate=F&pad=0&srgb=ffffff&prgb=ffffff" border=0>.<br>
									</span>
								</td>
								<td align=right valign=top>
									<span class=mars4_>
									http://arch.ece.gatech.edu<br>
									404-385-6273
									</span>
								</td>
								<td width=10px></td>
							</tr>
						</table>
					</td>
				</tr>
			</table>	
		</td>
		<td background='/img/4_08.gif' width=30px></td>
		<td></td>
	</tr>
	<tr>
		<td></td>		
		<td colspan=3><img src='/img/4_10.gif'></td>		
		<td></td>				
	</tr>
	<tr height=50px>
		<td colspan=5>
		</td>	
	</tr>
</table>
</body>
</html>
