{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1379612274099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1379612274099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 19 13:37:51 2013 " "Processing started: Thu Sep 19 13:37:51 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1379612274099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1379612274099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_BaseProject -c DE2_BaseProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_BaseProject -c DE2_BaseProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1379612274099 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1379612274755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-arch " "Found design unit 1: regfile-arch" {  } { { "first_nios2_system/synthesis/regfile.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/regfile.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275191 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "first_nios2_system/synthesis/regfile.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/regfile.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612275191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system-rtl " "Found design unit 1: first_nios2_system-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275191 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system " "Found entity 1: first_nios2_system" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612275191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_cpu_jtag_debug_module_translator-rtl " "Found design unit 1: first_nios2_system_cpu_jtag_debug_module_translator-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275207 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_translator " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_translator" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612275207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_onchip_mem_s1_translator-rtl " "Found design unit 1: first_nios2_system_onchip_mem_s1_translator-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275207 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_onchip_mem_s1_translator " "Found entity 1: first_nios2_system_onchip_mem_s1_translator" {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612275207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_led_pio_s1_translator-rtl " "Found design unit 1: first_nios2_system_led_pio_s1_translator-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275207 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_led_pio_s1_translator " "Found entity 1: first_nios2_system_led_pio_s1_translator" {  } { { "first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612275207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_cpu_instruction_master_translator-rtl " "Found design unit 1: first_nios2_system_cpu_instruction_master_translator-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275207 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_instruction_master_translator " "Found entity 1: first_nios2_system_cpu_instruction_master_translator" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612275207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 first_nios2_system_cpu_data_master_translator-rtl " "Found design unit 1: first_nios2_system_cpu_data_master_translator-rtl" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275207 ""} { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_data_master_translator " "Found entity 1: first_nios2_system_cpu_data_master_translator" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612275207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_irq_mapper " "Found entity 1: first_nios2_system_irq_mapper" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_irq_mapper.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612275207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275223 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612275223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_rsp_xbar_mux " "Found entity 1: first_nios2_system_rsp_xbar_mux" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_mux.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612275223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_rsp_xbar_demux " "Found entity 1: first_nios2_system_rsp_xbar_demux" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_demux.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612275223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cmd_xbar_mux " "Found entity 1: first_nios2_system_cmd_xbar_mux" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612275223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cmd_xbar_demux_001 " "Found entity 1: first_nios2_system_cmd_xbar_demux_001" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux_001.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612275223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cmd_xbar_demux " "Found entity 1: first_nios2_system_cmd_xbar_demux" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612275223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "first_nios2_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612275223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "first_nios2_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612275223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612275238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "first_nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612275238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_id_router.sv(48) " "Verilog HDL Declaration information at first_nios2_system_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1379612275238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_id_router.sv(49) " "Verilog HDL Declaration information at first_nios2_system_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1379612275238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_id_router_default_decode " "Found entity 1: first_nios2_system_id_router_default_decode" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275238 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_id_router " "Found entity 2: first_nios2_system_id_router" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612275238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_addr_router.sv(48) " "Verilog HDL Declaration information at first_nios2_system_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1379612275238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_addr_router.sv(49) " "Verilog HDL Declaration information at first_nios2_system_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1379612275238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_addr_router_default_decode " "Found entity 1: first_nios2_system_addr_router_default_decode" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275238 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_addr_router " "Found entity 2: first_nios2_system_addr_router" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612275238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "first_nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612275238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612275238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612275254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612275254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612275254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612275254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_led_pio " "Found entity 1: first_nios2_system_led_pio" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_led_pio.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612275254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612275254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_ic_data_module " "Found entity 1: first_nios2_system_cpu_ic_data_module" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276923 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_cpu_ic_tag_module " "Found entity 2: first_nios2_system_cpu_ic_tag_module" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276923 ""} { "Info" "ISGN_ENTITY_NAME" "3 first_nios2_system_cpu_register_bank_a_module " "Found entity 3: first_nios2_system_cpu_register_bank_a_module" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276923 ""} { "Info" "ISGN_ENTITY_NAME" "4 first_nios2_system_cpu_register_bank_b_module " "Found entity 4: first_nios2_system_cpu_register_bank_b_module" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276923 ""} { "Info" "ISGN_ENTITY_NAME" "5 first_nios2_system_cpu_nios2_oci_debug " "Found entity 5: first_nios2_system_cpu_nios2_oci_debug" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276923 ""} { "Info" "ISGN_ENTITY_NAME" "6 first_nios2_system_cpu_ociram_sp_ram_module " "Found entity 6: first_nios2_system_cpu_ociram_sp_ram_module" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276923 ""} { "Info" "ISGN_ENTITY_NAME" "7 first_nios2_system_cpu_nios2_ocimem " "Found entity 7: first_nios2_system_cpu_nios2_ocimem" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276923 ""} { "Info" "ISGN_ENTITY_NAME" "8 first_nios2_system_cpu_nios2_avalon_reg " "Found entity 8: first_nios2_system_cpu_nios2_avalon_reg" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 661 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276923 ""} { "Info" "ISGN_ENTITY_NAME" "9 first_nios2_system_cpu_nios2_oci_break " "Found entity 9: first_nios2_system_cpu_nios2_oci_break" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276923 ""} { "Info" "ISGN_ENTITY_NAME" "10 first_nios2_system_cpu_nios2_oci_xbrk " "Found entity 10: first_nios2_system_cpu_nios2_oci_xbrk" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276923 ""} { "Info" "ISGN_ENTITY_NAME" "11 first_nios2_system_cpu_nios2_oci_dbrk " "Found entity 11: first_nios2_system_cpu_nios2_oci_dbrk" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 1255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276923 ""} { "Info" "ISGN_ENTITY_NAME" "12 first_nios2_system_cpu_nios2_oci_itrace " "Found entity 12: first_nios2_system_cpu_nios2_oci_itrace" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 1443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276923 ""} { "Info" "ISGN_ENTITY_NAME" "13 first_nios2_system_cpu_nios2_oci_td_mode " "Found entity 13: first_nios2_system_cpu_nios2_oci_td_mode" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 1788 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276923 ""} { "Info" "ISGN_ENTITY_NAME" "14 first_nios2_system_cpu_nios2_oci_dtrace " "Found entity 14: first_nios2_system_cpu_nios2_oci_dtrace" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 1855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276923 ""} { "Info" "ISGN_ENTITY_NAME" "15 first_nios2_system_cpu_nios2_oci_compute_tm_count " "Found entity 15: first_nios2_system_cpu_nios2_oci_compute_tm_count" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 1949 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276923 ""} { "Info" "ISGN_ENTITY_NAME" "16 first_nios2_system_cpu_nios2_oci_fifowp_inc " "Found entity 16: first_nios2_system_cpu_nios2_oci_fifowp_inc" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276923 ""} { "Info" "ISGN_ENTITY_NAME" "17 first_nios2_system_cpu_nios2_oci_fifocount_inc " "Found entity 17: first_nios2_system_cpu_nios2_oci_fifocount_inc" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276923 ""} { "Info" "ISGN_ENTITY_NAME" "18 first_nios2_system_cpu_nios2_oci_fifo " "Found entity 18: first_nios2_system_cpu_nios2_oci_fifo" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276923 ""} { "Info" "ISGN_ENTITY_NAME" "19 first_nios2_system_cpu_nios2_oci_pib " "Found entity 19: first_nios2_system_cpu_nios2_oci_pib" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276923 ""} { "Info" "ISGN_ENTITY_NAME" "20 first_nios2_system_cpu_nios2_oci_im " "Found entity 20: first_nios2_system_cpu_nios2_oci_im" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276923 ""} { "Info" "ISGN_ENTITY_NAME" "21 first_nios2_system_cpu_nios2_performance_monitors " "Found entity 21: first_nios2_system_cpu_nios2_performance_monitors" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2797 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276923 ""} { "Info" "ISGN_ENTITY_NAME" "22 first_nios2_system_cpu_nios2_oci " "Found entity 22: first_nios2_system_cpu_nios2_oci" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2813 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276923 ""} { "Info" "ISGN_ENTITY_NAME" "23 first_nios2_system_cpu " "Found entity 23: first_nios2_system_cpu" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 3379 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612276923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_sysclk " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_sysclk" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612276923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_tck " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_tck" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612276923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_jtag_debug_module_wrapper " "Found entity 1: first_nios2_system_cpu_jtag_debug_module_wrapper" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612276939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_mult_cell " "Found entity 1: first_nios2_system_cpu_mult_cell" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612276939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_oci_test_bench " "Found entity 1: first_nios2_system_cpu_oci_test_bench" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_oci_test_bench.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612276939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_test_bench " "Found entity 1: first_nios2_system_cpu_test_bench" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_test_bench.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612276939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_nios2_system/synthesis/submodules/first_nios2_system_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file first_nios2_system/synthesis/submodules/first_nios2_system_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_onchip_mem " "Found entity 1: first_nios2_system_onchip_mem" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_onchip_mem.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612276939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pwhite8/vlsi/vhdl/de2_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pwhite8/vlsi/vhdl/de2_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_TOP-Structural_Basic " "Found design unit 1: DE2_TOP-Structural_Basic" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276939 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_TOP " "Found entity 1: DE2_TOP" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612276939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612276939 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_cpu.v(1756) " "Verilog HDL or VHDL warning at first_nios2_system_cpu.v(1756): conditional expression evaluates to a constant" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 1756 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1379612276970 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_cpu.v(1758) " "Verilog HDL or VHDL warning at first_nios2_system_cpu.v(1758): conditional expression evaluates to a constant" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 1758 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1379612276970 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_cpu.v(1914) " "Verilog HDL or VHDL warning at first_nios2_system_cpu.v(1914): conditional expression evaluates to a constant" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 1914 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1379612276970 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "first_nios2_system_cpu.v(2742) " "Verilog HDL or VHDL warning at first_nios2_system_cpu.v(2742): conditional expression evaluates to a constant" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2742 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1379612276970 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_TOP " "Elaborating entity \"DE2_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1379612277095 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[8\] DE2_TOP.vhd(34) " "Using initial value X (don't care) for net \"LEDG\[8\]\" at DE2_TOP.vhd(34)" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 34 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1379612277095 "|DE2_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system first_nios2_system:xfirst_nios2_system " "Elaborating entity \"first_nios2_system\" for hierarchy \"first_nios2_system:xfirst_nios2_system\"" {  } { { "../vhdl/DE2_TOP.vhd" "xfirst_nios2_system" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_onchip_mem first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem:onchip_mem " "Elaborating entity \"first_nios2_system_onchip_mem\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem:onchip_mem\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "onchip_mem" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 1191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_onchip_mem.v" "the_altsyncram" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_onchip_mem.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_onchip_mem.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_onchip_mem.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612277142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file first_nios2_system_onchip_mem.hex " "Parameter \"init_file\" = \"first_nios2_system_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277142 ""}  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_onchip_mem.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_onchip_mem.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1379612277142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ehd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ehd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ehd1 " "Found entity 1: altsyncram_ehd1" {  } { { "db/altsyncram_ehd1.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_ehd1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612277204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612277204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ehd1 first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ehd1:auto_generated " "Elaborating entity \"altsyncram_ehd1\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ehd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612277266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612277266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ehd1:auto_generated\|decode_1oa:decode3 " "Elaborating entity \"decode_1oa\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ehd1:auto_generated\|decode_1oa:decode3\"" {  } { { "db/altsyncram_ehd1.tdf" "decode3" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_ehd1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ujb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ujb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ujb " "Found entity 1: mux_ujb" {  } { { "db/mux_ujb.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/mux_ujb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612277344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612277344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ujb first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ehd1:auto_generated\|mux_ujb:mux2 " "Elaborating entity \"mux_ujb\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ehd1:auto_generated\|mux_ujb:mux2\"" {  } { { "db/altsyncram_ehd1.tdf" "mux2" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_ehd1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu " "Elaborating entity \"first_nios2_system_cpu\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "cpu" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_test_bench first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_test_bench:the_first_nios2_system_cpu_test_bench " "Elaborating entity \"first_nios2_system_cpu_test_bench\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_test_bench:the_first_nios2_system_cpu_test_bench\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_test_bench" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 4857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_ic_data_module first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data " "Elaborating entity \"first_nios2_system_cpu_ic_data_module\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_ic_data" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 5715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_altsyncram" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612277469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277469 ""}  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1379612277469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9d1 " "Found entity 1: altsyncram_c9d1" {  } { { "db/altsyncram_c9d1.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_c9d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612277532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612277532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9d1 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_c9d1:auto_generated " "Elaborating entity \"altsyncram_c9d1\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_c9d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_ic_tag_module first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag " "Elaborating entity \"first_nios2_system_cpu_ic_tag_module\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_ic_tag" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 5781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_altsyncram" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612277547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file first_nios2_system_cpu_ic_tag_ram.mif " "Parameter \"init_file\" = \"first_nios2_system_cpu_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 14 " "Parameter \"width_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277547 ""}  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1379612277547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jsh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jsh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jsh1 " "Found entity 1: altsyncram_jsh1" {  } { { "db/altsyncram_jsh1.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_jsh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612277594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612277594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jsh1 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_jsh1:auto_generated " "Elaborating entity \"altsyncram_jsh1\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_jsh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_register_bank_a_module first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a " "Elaborating entity \"first_nios2_system_cpu_register_bank_a_module\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_register_bank_a" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 6324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_altsyncram" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612277625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file first_nios2_system_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"first_nios2_system_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277625 ""}  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1379612277625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_olh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_olh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_olh1 " "Found entity 1: altsyncram_olh1" {  } { { "db/altsyncram_olh1.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_olh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612277703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612277703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_olh1 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_olh1:auto_generated " "Elaborating entity \"altsyncram_olh1\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_olh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_register_bank_b_module first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b " "Elaborating entity \"first_nios2_system_cpu_register_bank_b_module\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_register_bank_b" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 6346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_altsyncram" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612277734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file first_nios2_system_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"first_nios2_system_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277734 ""}  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1379612277734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_plh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_plh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_plh1 " "Found entity 1: altsyncram_plh1" {  } { { "db/altsyncram_plh1.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_plh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612277797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612277797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_plh1 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_plh1:auto_generated " "Elaborating entity \"altsyncram_plh1\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_plh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_mult_cell first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell " "Elaborating entity \"first_nios2_system_cpu_mult_cell\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_mult_cell" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 6829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Instantiated megafunction \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEII " "Parameter \"selected_device_family\" = \"CYCLONEII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277844 ""}  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1379612277844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_mpt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_mpt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_mpt2 " "Found entity 1: altera_mult_add_mpt2" {  } { { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612277906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612277906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_mpt2 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated " "Elaborating entity \"altera_mult_add_mpt2\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_mpt2.v" "altera_mult_add_rtl1" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1379612277937 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_aclr NONE " "Parameter \"accum_sload_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_register UNREGISTERED " "Parameter \"accum_sload_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr3 NONE " "Parameter \"addnsub_multiplier_pipeline_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_pipeline_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone II " "Parameter \"selected_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277937 ""}  } { { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1379612277937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277953 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277953 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277968 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277968 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277968 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612277968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278031 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278031 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278031 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278031 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278062 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278093 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278093 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278109 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278109 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278202 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278218 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278218 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278234 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278234 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278249 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278249 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278265 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Instantiated megafunction \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEII " "Parameter \"selected_device_family\" = \"CYCLONEII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278312 ""}  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_mult_cell.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1379612278312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_opt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_opt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_opt2 " "Found entity 1: altera_mult_add_opt2" {  } { { "db/altera_mult_add_opt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_opt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612278374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612278374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_opt2 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated " "Elaborating entity \"altera_mult_add_opt2\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_opt2.v" "altera_mult_add_rtl1" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1379612278390 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu:cpu|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_opt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_aclr NONE " "Parameter \"accum_sload_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_register UNREGISTERED " "Parameter \"accum_sload_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr3 NONE " "Parameter \"addnsub_multiplier_pipeline_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_pipeline_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone II " "Parameter \"selected_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278390 ""}  } { { "db/altera_mult_add_opt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1379612278390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278733 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } } { "db/altera_mult_add_opt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci " "Elaborating entity \"first_nios2_system_cpu_nios2_oci\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 7118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_debug first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_debug\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_debug" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 3029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 350 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612278748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_debug:the_first_nios2_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278748 ""}  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 350 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1379612278748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_ocimem first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem " "Elaborating entity \"first_nios2_system_cpu_nios2_ocimem\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_ocimem" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 3048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_ociram_sp_ram_module first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram " "Elaborating entity \"first_nios2_system_cpu_ociram_sp_ram_module\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_ociram_sp_ram" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_altsyncram" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 459 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612278764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file first_nios2_system_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"first_nios2_system_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278764 ""}  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 459 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1379612278764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9i81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9i81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9i81 " "Found entity 1: altsyncram_9i81" {  } { { "db/altsyncram_9i81.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_9i81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612278826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612278826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9i81 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_9i81:auto_generated " "Elaborating entity \"altsyncram_9i81\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_9i81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_avalon_reg first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_avalon_reg:the_first_nios2_system_cpu_nios2_avalon_reg " "Elaborating entity \"first_nios2_system_cpu_nios2_avalon_reg\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_avalon_reg:the_first_nios2_system_cpu_nios2_avalon_reg\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_avalon_reg" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 3067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_break first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_break:the_first_nios2_system_cpu_nios2_oci_break " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_break\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_break:the_first_nios2_system_cpu_nios2_oci_break\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_break" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_xbrk first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_xbrk:the_first_nios2_system_cpu_nios2_oci_xbrk " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_xbrk\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_xbrk:the_first_nios2_system_cpu_nios2_oci_xbrk\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_xbrk" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 3120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_dbrk first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dbrk:the_first_nios2_system_cpu_nios2_oci_dbrk " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_dbrk\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dbrk:the_first_nios2_system_cpu_nios2_oci_dbrk\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_dbrk" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 3147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_itrace first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_itrace:the_first_nios2_system_cpu_nios2_oci_itrace " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_itrace\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_itrace:the_first_nios2_system_cpu_nios2_oci_itrace\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_itrace" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 3187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_dtrace first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_nios2_oci_dtrace " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_dtrace\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_nios2_oci_dtrace\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_dtrace" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 3202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_td_mode first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_nios2_oci_dtrace\|first_nios2_system_cpu_nios2_oci_td_mode:first_nios2_system_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_td_mode\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_nios2_oci_dtrace\|first_nios2_system_cpu_nios2_oci_td_mode:first_nios2_system_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 1903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_fifo first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_fifo\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 3221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_compute_tm_count first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_compute_tm_count:first_nios2_system_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_compute_tm_count\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_compute_tm_count:first_nios2_system_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_fifowp_inc first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_fifowp_inc:first_nios2_system_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_fifowp_inc\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_fifowp_inc:first_nios2_system_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_fifocount_inc first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_fifocount_inc:first_nios2_system_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_fifocount_inc\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_nios2_oci_fifocount_inc:first_nios2_system_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "first_nios2_system_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_oci_test_bench first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_oci_test_bench:the_first_nios2_system_cpu_oci_test_bench " "Elaborating entity \"first_nios2_system_cpu_oci_test_bench\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_nios2_oci_fifo\|first_nios2_system_cpu_oci_test_bench:the_first_nios2_system_cpu_oci_test_bench\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_oci_test_bench" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 2264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_pib first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_pib:the_first_nios2_system_cpu_nios2_oci_pib " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_pib\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_pib:the_first_nios2_system_cpu_nios2_oci_pib\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_pib" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_nios2_oci_im first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_im:the_first_nios2_system_cpu_nios2_oci_im " "Elaborating entity \"first_nios2_system_cpu_nios2_oci_im\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_oci_im:the_first_nios2_system_cpu_nios2_oci_im\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_im" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_jtag_debug_module_wrapper first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper " "Elaborating entity \"first_nios2_system_cpu_jtag_debug_module_wrapper\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_jtag_debug_module_wrapper" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 3357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_jtag_debug_module_tck first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck " "Elaborating entity \"first_nios2_system_cpu_jtag_debug_module_tck\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "the_first_nios2_system_cpu_jtag_debug_module_tck" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_jtag_debug_module_sysclk first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_sysclk:the_first_nios2_system_cpu_jtag_debug_module_sysclk " "Elaborating entity \"first_nios2_system_cpu_jtag_debug_module_sysclk\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_sysclk:the_first_nios2_system_cpu_jtag_debug_module_sysclk\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "the_first_nios2_system_cpu_jtag_debug_module_sysclk" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "first_nios2_system_cpu_jtag_debug_module_phy" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612278920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy " "Instantiated megafunction \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278920 ""}  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1379612278920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278920 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_led_pio first_nios2_system:xfirst_nios2_system\|first_nios2_system_led_pio:led_pio " "Elaborating entity \"first_nios2_system_led_pio\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_led_pio:led_pio\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "led_pio" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_instruction_master_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_instruction_master_translator:cpu_instruction_master_translator " "Elaborating entity \"first_nios2_system_cpu_instruction_master_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_instruction_master_translator:cpu_instruction_master_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "cpu_instruction_master_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 1246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278920 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response first_nios2_system_cpu_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at first_nios2_system_cpu_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278920 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid first_nios2_system_cpu_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at first_nios2_system_cpu_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278920 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken first_nios2_system_cpu_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at first_nios2_system_cpu_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278920 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest first_nios2_system_cpu_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at first_nios2_system_cpu_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278920 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" "cpu_instruction_master_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_data_master_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_data_master_translator:cpu_data_master_translator " "Elaborating entity \"first_nios2_system_cpu_data_master_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_data_master_translator:cpu_data_master_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "cpu_data_master_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 1310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278936 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid first_nios2_system_cpu_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at first_nios2_system_cpu_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278936 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response first_nios2_system_cpu_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at first_nios2_system_cpu_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278936 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid first_nios2_system_cpu_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at first_nios2_system_cpu_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278936 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken first_nios2_system_cpu_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at first_nios2_system_cpu_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278936 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest first_nios2_system_cpu_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at first_nios2_system_cpu_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278936 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_data_master_translator:cpu_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" "cpu_data_master_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_jtag_debug_module_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"first_nios2_system_cpu_jtag_debug_module_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "cpu_jtag_debug_module_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 1374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278936 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer first_nios2_system_cpu_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278936 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer first_nios2_system_cpu_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278936 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount first_nios2_system_cpu_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278936 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect first_nios2_system_cpu_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278936 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken first_nios2_system_cpu_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278936 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock first_nios2_system_cpu_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278936 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable first_nios2_system_cpu_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278936 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable first_nios2_system_cpu_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278936 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest first_nios2_system_cpu_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278936 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response first_nios2_system_cpu_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278936 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid first_nios2_system_cpu_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at first_nios2_system_cpu_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278936 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" "cpu_jtag_debug_module_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_cpu_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_onchip_mem_s1_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator " "Elaborating entity \"first_nios2_system_onchip_mem_s1_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "onchip_mem_s1_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 1442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278951 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer first_nios2_system_onchip_mem_s1_translator.vhd(58) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278951 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer first_nios2_system_onchip_mem_s1_translator.vhd(59) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278951 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount first_nios2_system_onchip_mem_s1_translator.vhd(60) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278951 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess first_nios2_system_onchip_mem_s1_translator.vhd(61) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278951 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock first_nios2_system_onchip_mem_s1_translator.vhd(62) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278951 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable first_nios2_system_onchip_mem_s1_translator.vhd(63) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278951 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read first_nios2_system_onchip_mem_s1_translator.vhd(64) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278951 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable first_nios2_system_onchip_mem_s1_translator.vhd(68) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278951 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest first_nios2_system_onchip_mem_s1_translator.vhd(69) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278951 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response first_nios2_system_onchip_mem_s1_translator.vhd(72) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278951 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid first_nios2_system_onchip_mem_s1_translator.vhd(74) " "VHDL Signal Declaration warning at first_nios2_system_onchip_mem_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278951 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_onchip_mem_s1_translator:onchip_mem_s1_translator\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" "onchip_mem_s1_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_onchip_mem_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_led_pio_s1_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator " "Elaborating entity \"first_nios2_system_led_pio_s1_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "led_pio_s1_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 1510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278951 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer first_nios2_system_led_pio_s1_translator.vhd(56) " "VHDL Signal Declaration warning at first_nios2_system_led_pio_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278951 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer first_nios2_system_led_pio_s1_translator.vhd(57) " "VHDL Signal Declaration warning at first_nios2_system_led_pio_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278951 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount first_nios2_system_led_pio_s1_translator.vhd(58) " "VHDL Signal Declaration warning at first_nios2_system_led_pio_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278951 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable first_nios2_system_led_pio_s1_translator.vhd(59) " "VHDL Signal Declaration warning at first_nios2_system_led_pio_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278951 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken first_nios2_system_led_pio_s1_translator.vhd(60) " "VHDL Signal Declaration warning at first_nios2_system_led_pio_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278951 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess first_nios2_system_led_pio_s1_translator.vhd(61) " "VHDL Signal Declaration warning at first_nios2_system_led_pio_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278951 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock first_nios2_system_led_pio_s1_translator.vhd(62) " "VHDL Signal Declaration warning at first_nios2_system_led_pio_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278951 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable first_nios2_system_led_pio_s1_translator.vhd(63) " "VHDL Signal Declaration warning at first_nios2_system_led_pio_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278951 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read first_nios2_system_led_pio_s1_translator.vhd(64) " "VHDL Signal Declaration warning at first_nios2_system_led_pio_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278951 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable first_nios2_system_led_pio_s1_translator.vhd(68) " "VHDL Signal Declaration warning at first_nios2_system_led_pio_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278951 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest first_nios2_system_led_pio_s1_translator.vhd(69) " "VHDL Signal Declaration warning at first_nios2_system_led_pio_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278951 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response first_nios2_system_led_pio_s1_translator.vhd(72) " "VHDL Signal Declaration warning at first_nios2_system_led_pio_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278951 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid first_nios2_system_led_pio_s1_translator.vhd(74) " "VHDL Signal Declaration warning at first_nios2_system_led_pio_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1379612278951 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:xfirst_nios2_system\|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_led_pio_s1_translator:led_pio_s1_translator\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" "led_pio_s1_translator" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system_led_pio_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent first_nios2_system:xfirst_nios2_system\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 1578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent first_nios2_system:xfirst_nios2_system\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent first_nios2_system:xfirst_nios2_system\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor first_nios2_system:xfirst_nios2_system\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo first_nios2_system:xfirst_nios2_system\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 1825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_addr_router first_nios2_system:xfirst_nios2_system\|first_nios2_system_addr_router:addr_router " "Elaborating entity \"first_nios2_system_addr_router\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_addr_router:addr_router\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "addr_router" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 2120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_addr_router_default_decode first_nios2_system:xfirst_nios2_system\|first_nios2_system_addr_router:addr_router\|first_nios2_system_addr_router_default_decode:the_default_decode " "Elaborating entity \"first_nios2_system_addr_router_default_decode\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_addr_router:addr_router\|first_nios2_system_addr_router_default_decode:the_default_decode\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" "the_default_decode" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_addr_router.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_id_router first_nios2_system:xfirst_nios2_system\|first_nios2_system_id_router:id_router " "Elaborating entity \"first_nios2_system_id_router\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_id_router:id_router\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "id_router" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 2154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_id_router_default_decode first_nios2_system:xfirst_nios2_system\|first_nios2_system_id_router:id_router\|first_nios2_system_id_router_default_decode:the_default_decode " "Elaborating entity \"first_nios2_system_id_router_default_decode\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_id_router:id_router\|first_nios2_system_id_router_default_decode:the_default_decode\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" "the_default_decode" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612278998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter first_nios2_system:xfirst_nios2_system\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|altera_merlin_traffic_limiter:limiter\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "limiter" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 2205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612279014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller first_nios2_system:xfirst_nios2_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|altera_reset_controller:rst_controller\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "rst_controller" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 2252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612279014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer first_nios2_system:xfirst_nios2_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "first_nios2_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612279014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cmd_xbar_demux first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"first_nios2_system_cmd_xbar_demux\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "cmd_xbar_demux" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 2279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612279014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cmd_xbar_demux_001 first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"first_nios2_system_cmd_xbar_demux_001\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "cmd_xbar_demux_001" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 2309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612279014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cmd_xbar_mux first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"first_nios2_system_cmd_xbar_mux\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "cmd_xbar_mux" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 2339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612279014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux.sv" "arb" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612279029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612279029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_rsp_xbar_demux first_nios2_system:xfirst_nios2_system\|first_nios2_system_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"first_nios2_system_rsp_xbar_demux\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "rsp_xbar_demux" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 2411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612279045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_rsp_xbar_mux first_nios2_system:xfirst_nios2_system\|first_nios2_system_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"first_nios2_system_rsp_xbar_mux\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "rsp_xbar_mux" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 2483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612279045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator first_nios2_system:xfirst_nios2_system\|first_nios2_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_mux.sv" "arb" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612279045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder first_nios2_system:xfirst_nios2_system\|first_nios2_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612279045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_irq_mapper first_nios2_system:xfirst_nios2_system\|first_nios2_system_irq_mapper:irq_mapper " "Elaborating entity \"first_nios2_system_irq_mapper\" for hierarchy \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_irq_mapper:irq_mapper\"" {  } { { "first_nios2_system/synthesis/first_nios2_system.vhd" "irq_mapper" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/first_nios2_system.vhd" 2543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612279060 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_first_nios2_system_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_first_nios2_system_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "the_first_nios2_system_cpu_nios2_oci_itrace" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 3187 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1379612279856 "|DE2_TOP|first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_oci_itrace:the_first_nios2_system_cpu_nios2_oci_itrace"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|Add8\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "Add8" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 6472 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612282227 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612282227 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612282227 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1379612282227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|lpm_add_sub:Add8 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|lpm_add_sub:Add8\"" {  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 6472 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612282259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|lpm_add_sub:Add8 " "Instantiated megafunction \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612282259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612282259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612282259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612282259 ""}  } { { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 6472 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1379612282259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ri " "Found entity 1: add_sub_8ri" {  } { { "db/add_sub_8ri.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/add_sub_8ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612282321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612282321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612282337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612282337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612282337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612282337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612282337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612282337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612282337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612282337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612282337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612282337 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1379612282337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1l01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1l01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1l01 " "Found entity 1: mult_1l01" {  } { { "db/mult_1l01.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/mult_1l01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612282399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612282399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612282430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"first_nios2_system:xfirst_nios2_system\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_mult_cell:the_first_nios2_system_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612282430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612282430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612282430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612282430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612282430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612282430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612282430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612282430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1379612282430 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1379612282430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1s01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1s01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1s01 " "Found entity 1: mult_1s01" {  } { { "db/mult_1s01.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/mult_1s01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1379612282493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1379612282493 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "first_nios2_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "first_nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 4467 -1 0 } } { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 4768 -1 0 } } { "first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 4505 -1 0 } } { "first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/first_nios2_system/synthesis/submodules/first_nios2_system_cpu.v" 4800 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1379612283039 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1379612283039 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD VCC " "Pin \"UART_TXD\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N VCC " "Pin \"DRAM_WE_N\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N VCC " "Pin \"DRAM_CAS_N\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N VCC " "Pin \"DRAM_RAS_N\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N VCC " "Pin \"DRAM_CS_N\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N VCC " "Pin \"FL_WE_N\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N VCC " "Pin \"FL_RST_N\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N VCC " "Pin \"FL_OE_N\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N VCC " "Pin \"FL_CE_N\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N VCC " "Pin \"SRAM_WE_N\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N VCC " "Pin \"SRAM_CE_N\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N VCC " "Pin \"SRAM_OE_N\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N VCC " "Pin \"OTG_CS_N\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N VCC " "Pin \"OTG_RD_N\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N VCC " "Pin \"OTG_WR_N\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N VCC " "Pin \"OTG_RST_N\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK0_N VCC " "Pin \"OTG_DACK0_N\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|OTG_DACK0_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK1_N VCC " "Pin \"OTG_DACK1_N\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|OTG_DACK1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW VCC " "Pin \"LCD_RW\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS VCC " "Pin \"LCD_RS\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|TDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK GND " "Pin \"VGA_BLANK\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_BLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|VGA_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CMD VCC " "Pin \"ENET_CMD\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|ENET_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CS_N VCC " "Pin \"ENET_CS_N\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|ENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_WR_N VCC " "Pin \"ENET_WR_N\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|ENET_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RD_N VCC " "Pin \"ENET_RD_N\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|ENET_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N VCC " "Pin \"ENET_RST_N\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CLK GND " "Pin \"ENET_CLK\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|ENET_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET VCC " "Pin \"TD_RESET\" is stuck at VCC" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1379612284131 "|DE2_TOP|TD_RESET"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1379612284131 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "slowcounter_r\[0\] Low " "Register slowcounter_r\[0\] will power up to Low" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 275 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1379612284162 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter_r\[31\] Low " "Register counter_r\[31\] will power up to Low" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 275 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1379612284162 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter_r\[0\] Low " "Register counter_r\[0\] will power up to Low" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 275 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1379612284162 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1379612284162 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1379612285332 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pwhite8/vlsi/fpga/DE2_BaseProject.map.smsg " "Generated suppressed messages file C:/Users/pwhite8/vlsi/fpga/DE2_BaseProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1379612285644 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1379612286377 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286377 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "45 " "Design contains 45 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT0 " "No output dependent on input pin \"OTG_INT0\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|OTG_INT0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT1 " "No output dependent on input pin \"OTG_INT1\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|OTG_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ0 " "No output dependent on input pin \"OTG_DREQ0\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|OTG_DREQ0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ1 " "No output dependent on input pin \"OTG_DREQ1\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|OTG_DREQ1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "No output dependent on input pin \"TCK\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|TCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "No output dependent on input pin \"TCS\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|TCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 107 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "No output dependent on input pin \"ENET_INT\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|ENET_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1379612286674 "|DE2_TOP|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1379612286674 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3197 " "Implemented 3197 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1379612286674 ""} { "Info" "ICUT_CUT_TM_OPINS" "219 " "Implemented 219 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1379612286674 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "159 " "Implemented 159 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1379612286674 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2557 " "Implemented 2557 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1379612286674 ""} { "Info" "ICUT_CUT_TM_RAMS" "206 " "Implemented 206 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1379612286674 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1379612286674 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1379612286674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 293 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 293 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "603 " "Peak virtual memory: 603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1379612286752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 19 13:38:06 2013 " "Processing ended: Thu Sep 19 13:38:06 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1379612286752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1379612286752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1379612286752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1379612286752 ""}
