Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 10 Nov 2018 04:51:15 -0000
Received: from icoremail.net (unknown [209.85.210.174])
	by mail-app2 (Coremail) with SMTP id by_KCgDXv34pOOZbJ8trAQ--.33700S3;
	Sat, 10 Nov 2018 09:45:14 +0800 (CST)
Received: from mail-pf1-f174.google.com (unknown [209.85.210.174])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwBn4EwmOOZb+QolAA--.3929S3;
	Sat, 10 Nov 2018 09:45:10 +0800 (CST)
Received: by mail-pf1-f174.google.com with SMTP id u13-v6so1709798pfm.4
        for <xuliker@zju.edu.cn>; Fri, 09 Nov 2018 17:45:10 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:dkim-signature
         :dmarc-filter:from:to:cc:subject:date:message-id:in-reply-to
         :references:sender:precedence:list-id;
        bh=Rd0HuSLKy5t1v7FY8hZmD5Q5+HUEgjoHzF6b02/cVuQ=;
        b=tQELsuK4yT5XMr+/TEVT4g3IVCVNnSnc6hhEclvHJVC9MtSsQYtLo5p7jJFqyrQReH
         dKP5q5zg+P9ow1EVYapxb8ZwJx5RYFYR1GFrI6T5f41VS6/noFnDz/Qqw0r02gs5Djtu
         mmzjZqCTRiqvcCEZYqEM62RPPQ3blfd587hsmk1cpDffoVAM8v3Y/EdrowsEJ8jycEsh
         /XWcxdTPSQ1+a9huLgo+7J/EjWuiLk0XdvWY01q7TJgcjWE0s47Y6+CUiO5dhXnZPG+o
         0BUbtCQuzouDVg4HBYsoSVGG9BnNBohyfptDFITMOksJc/ZCrCMAwutc+DUOxI+2OSSp
         Ah7Q==
X-Gm-Message-State: AGRZ1gK5ZDu/6QbbU8hp99j5pxU4howm5QardUw0CXfO56yW9bbPUiOM
	CKGb2rKSJuBnpw0+UwInHgmukEYy+DBalnjnX9fCo6LbzNt9UY0=
X-Received: by 2002:a65:66ce:: with SMTP id c14mr9527075pgw.450.1541814310410;
        Fri, 09 Nov 2018 17:45:10 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp610619pjt;
        Fri, 9 Nov 2018 17:45:09 -0800 (PST)
X-Google-Smtp-Source: AJdET5cVD13EHFKDgos45dazh6IOxM+WInQ7poHYixsQSRTs796fJXK9XXEyxCOAf62+N9dNiKWM
X-Received: by 2002:a17:902:1c9:: with SMTP id b67-v6mr11467946plb.152.1541814309653;
        Fri, 09 Nov 2018 17:45:09 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1541814309; cv=none;
        d=google.com; s=arc-20160816;
        b=gqS3pD6TBVG/6BnsrVuCzrhqNnHumR6EjVgHCarBKxty43LjxBlLFMiKhN/BcZZTsi
         /QdyaWHfhiO6uvVHdQzxPf7zaI43Lk44m/3hXI59EwlOALcODxfsPd4OlE7ewEcFWaTZ
         0SbTIU2lsYaRc0Ed+dF15wUcl/3EbO6nMbB8nHKIwcu/o8p5XO2h3hbYWDntsuZMc57Q
         NykzZF7cPcMbzm8/wVChlOFWvQ20GnhPKFufadbojeCircF9FkAc+UN+8oza+lxS1k35
         QTRYcNDz48VFIg4FQx1F9BppIHAOTwHKL849do8VJjyOC+7Lq9DARj20KjQulLWxKu98
         LCRA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:references:in-reply-to:message-id:date
         :subject:cc:to:from:dmarc-filter:dkim-signature:dkim-signature;
        bh=Rd0HuSLKy5t1v7FY8hZmD5Q5+HUEgjoHzF6b02/cVuQ=;
        b=knv4yPWrPc3k15qf3XpVAVhMBrgatDIxITV4lADe4WOX2EPtvOubJnh3JM8ccmvzxm
         F0XVlKGxDEJIbz6Rc5VsCXDSSB78Bc4aLEnCX00z97GzrjkmCjVjITGy+7rvevVSObe2
         IepzrRMg+B1Tc1MT3bA1jFSimefz2Q9BZI8TfNQBlh6E/63kTmYqQJo0+sycsdqQf8GI
         aKdms2y3gR6PL31DkOCu8VwSMZA2SEOYRqRoLhg89vRym8DslvuwwUwlSwVIN1xa75rq
         Bz6v3sY3NlJ51NTbArFNzT55TVF72JEYNDNqqpsiekzJH9zpaTUidKNzmt+SoLROBjYf
         TEEA==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@codeaurora.org header.s=default header.b=dttLnHDX;
       dkim=pass header.i=@codeaurora.org header.s=default header.b=epnLVVEZ;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id v5-v6si9045686pfe.237.2018.11.09.17.44.54;
        Fri, 09 Nov 2018 17:45:09 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1728612AbeKJL15 (ORCPT <rfc822;tomnomnom1@gmail.com>
        + 99 others); Sat, 10 Nov 2018 06:27:57 -0500
Received: from smtp.codeaurora.org ([198.145.29.96]:35786 "EHLO
        smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1728032AbeKJL15 (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Sat, 10 Nov 2018 06:27:57 -0500
Received: by smtp.codeaurora.org (Postfix, from userid 1000)
        id F3EA660B7A; Sat, 10 Nov 2018 01:44:41 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org;
        s=default; t=1541814282;
        bh=gRcQJX5hNE2aXTIAbK72iHPaH0wPP+Q2aAIzYtOtr8w=;
        h=From:To:Cc:Subject:Date:In-Reply-To:References:From;
        b=dttLnHDXnZBadAK9/j8hqtZKu4FzfPZTrCIeNW1ohQ5Xy8FxYWiHFMoUYkn0g6Qh4
         C42Lkn95+B4mReVoAlEavio9y9PMC6BIi8eMkTqOEcL2mlC2L+GD7Ew7rDPC5jaUiz
         2pJTMdsjlGICye8YG/LkDMy0SEiIbaoZx+otnB2g=
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
        pdx-caf-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-2.7 required=2.0 tests=ALL_TRUSTED,BAYES_00,
        DKIM_INVALID,DKIM_SIGNED autolearn=no autolearn_force=no version=3.4.0
Received: from tdas-linux.qualcomm.com (blr-c-bdr-fw-01_globalnat_allzones-outside.qualcomm.com [103.229.19.19])
        (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits))
        (No client certificate requested)
        (Authenticated sender: tdas@smtp.codeaurora.org)
        by smtp.codeaurora.org (Postfix) with ESMTPSA id 615316032C;
        Sat, 10 Nov 2018 01:44:37 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org;
        s=default; t=1541814281;
        bh=gRcQJX5hNE2aXTIAbK72iHPaH0wPP+Q2aAIzYtOtr8w=;
        h=From:To:Cc:Subject:Date:In-Reply-To:References:From;
        b=epnLVVEZ3wJbzdimxHFrI9YxEoC7D0HYIwcnZBxges/YlQ+NCpaKY/8SaJOBkJsj1
         072kh7mt1sdB5G6yPR5WrBWbEO9BEP4f+KxyhMED4AKbSQtkv6tM72vY7ojNyRsgjh
         1BJzaC/yb5cvAaPMAgUFvmRmXaSOwJLOaqsDI6VQ=
DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 615316032C
From: Taniya Das <tdas@codeaurora.org>
To: Stephen Boyd <sboyd@kernel.org>,
        Michael Turquette <mturquette@baylibre.com>
Cc: Andy Gross <andy.gross@linaro.org>,
        David Brown <david.brown@linaro.org>,
        Rajendra Nayak <rnayak@codeaurora.org>,
        linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org,
        linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org,
        devicetree@vger.kernel.org, robh@kernel.org,
        Taniya Das <tdas@codeaurora.org>
Subject: [PATCH v9 1/2] dt-bindings: clock: Introduce QCOM LPASS clock bindings
Date: Sat, 10 Nov 2018 07:14:15 +0530
Message-Id: <1541814256-23254-2-git-send-email-tdas@codeaurora.org>
X-Mailer: git-send-email 1.9.1
In-Reply-To: <1541814256-23254-1-git-send-email-tdas@codeaurora.org>
References: <1541814256-23254-1-git-send-email-tdas@codeaurora.org>
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwBn4EwmOOZb+QolAA--.3929S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxZw4ftF4xGF4rCF48Zry3XFb_yoWrCw4rpa
	nIkFyfKr40kF1xuw4Sq3WIyrsxX3W8Ca4UGF9rXr10yF15C3Wftr43KFyFvFy7XrZ2vay5
	ZF43WayFkrn7Ww7anT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUPFb7Iv0xC_Zr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_Jr0_
	Jr4lYx0Ex4A2jsIE14v26r4j6F4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvY0x0EwI
	xGrwCjxxvEa2IrMxkF7I0Ew4C26cxK6c8Ij28IcwCY1Ik26cxK6xAEc7vF6xCjj44lc2xS
	Y4AK6IIF6w4lc2IjII80xcxEwVAKI48JMxvI42IY6xIIjxv20xvE14v26r1I6r4UMxvI42
	IY6xIIjxv20xvEc7CjxVAFwI0_Jr0_Gr1lcIIF0xvEx4A2jsIE14v26F4UJVW0owCYIxAI
	cVC2z280aVCY1x0267AKxVWxJr0_GcWl42xK82IYc2Ij64vIr41l42xK82IY64kExVAvwV
	Aq07x20xyl4x8a6x804xWl4I8I3I0E4IkC6x0Yz7v_Jr0_Gr1lx2IqxVAqx4xG67AKxVWU
	JVWUGwC20s026x8GjcxK67AKxVWUGVWUWwC2zVAF1VAY17CE14v26r1q6r43MIIYrxkI7V
	AKI48JMIIF0xvE42xK8VAvwI8IcIk0rVW8JVW3JbIYCTnIWIevJa73UjIFyTuYvjxUgyrW
	UUUUU

Add device tree bindings for Low Power Audio subsystem clock controller for
Qualcomm Technology Inc's SDM845 SoCs.

Signed-off-by: Taniya Das <tdas@codeaurora.org>
---
 .../devicetree/bindings/clock/qcom,gcc.txt         | 16 +++++++++++++
 .../devicetree/bindings/clock/qcom,lpasscc.txt     | 26 ++++++++++++++++++++++
 include/dt-bindings/clock/qcom,gcc-sdm845.h        |  2 ++
 include/dt-bindings/clock/qcom,lpass-sdm845.h      | 16 +++++++++++++
 4 files changed, 60 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/clock/qcom,lpasscc.txt
 create mode 100644 include/dt-bindings/clock/qcom,lpass-sdm845.h

diff --git a/Documentation/devicetree/bindings/clock/qcom,gcc.txt b/Documentation/devicetree/bindings/clock/qcom,gcc.txt
index 52d9345..8661c3c 100644
--- a/Documentation/devicetree/bindings/clock/qcom,gcc.txt
+++ b/Documentation/devicetree/bindings/clock/qcom,gcc.txt
@@ -35,6 +35,8 @@ be part of GCC and hence the TSENS properties can also be
 part of the GCC/clock-controller node.
 For more details on the TSENS properties please refer
 Documentation/devicetree/bindings/thermal/qcom-tsens.txt
+- protected-clocks : Protected clock specifier list as per common clock
+ binding.

 Example:
 	clock-controller@900000 {
@@ -55,3 +57,17 @@ Example of GCC with TSENS properties:
 		#reset-cells = <1>;
 		#thermal-sensor-cells = <1>;
 	};
+
+Example of GCC with protected-clocks properties:
+	clock-controller@100000 {
+		compatible = "qcom,gcc-sdm845";
+		reg = <0x100000 0x1f0000>;
+		#clock-cells = <1>;
+		#reset-cells = <1>;
+		#power-domain-cells = <1>;
+		protected-clocks = <GCC_QSPI_CORE_CLK>,
+				   <GCC_QSPI_CORE_CLK_SRC>,
+				   <GCC_QSPI_CNOC_PERIPH_AHB_CLK>,
+				   <GCC_LPASS_Q6_AXI_CLK>,
+				   <GCC_LPASS_SWAY_CLK>;
+	};
diff --git a/Documentation/devicetree/bindings/clock/qcom,lpasscc.txt b/Documentation/devicetree/bindings/clock/qcom,lpasscc.txt
new file mode 100644
index 0000000..b9e9787
--- /dev/null
+++ b/Documentation/devicetree/bindings/clock/qcom,lpasscc.txt
@@ -0,0 +1,26 @@
+Qualcomm LPASS Clock Controller Binding
+-----------------------------------------------
+
+Required properties :
+- compatible		: shall contain "qcom,sdm845-lpasscc"
+- #clock-cells		: from common clock binding, shall contain 1.
+- reg			: shall contain base register address and size,
+			  in the order
+			Index-0 maps to LPASS_CC register region
+			Index-1 maps to LPASS_QDSP6SS register region
+
+Optional properties :
+- reg-names	: register names of LPASS domain
+		 "cc", "qdsp6ss".
+
+Example:
+
+The below node has to be defined in the cases where the LPASS peripheral loader
+would bring the subsystem out of reset.
+
+	lpasscc: clock-controller@17014000 {
+		compatible = "qcom,sdm845-lpasscc";
+		reg = <0x17014000 0x1f004>, <0x17300000 0x200>;
+		reg-names = "cc", "qdsp6ss";
+		#clock-cells = <1>;
+	};
diff --git a/include/dt-bindings/clock/qcom,gcc-sdm845.h b/include/dt-bindings/clock/qcom,gcc-sdm845.h
index b8eae5a..968fa65 100644
--- a/include/dt-bindings/clock/qcom,gcc-sdm845.h
+++ b/include/dt-bindings/clock/qcom,gcc-sdm845.h
@@ -197,6 +197,8 @@
 #define GCC_QSPI_CORE_CLK_SRC					187
 #define GCC_QSPI_CORE_CLK					188
 #define GCC_QSPI_CNOC_PERIPH_AHB_CLK				189
+#define GCC_LPASS_Q6_AXI_CLK					190
+#define GCC_LPASS_SWAY_CLK					191

 /* GCC Resets */
 #define GCC_MMSS_BCR						0
diff --git a/include/dt-bindings/clock/qcom,lpass-sdm845.h b/include/dt-bindings/clock/qcom,lpass-sdm845.h
new file mode 100644
index 0000000..015968e
--- /dev/null
+++ b/include/dt-bindings/clock/qcom,lpass-sdm845.h
@@ -0,0 +1,16 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * Copyright (c) 2018, The Linux Foundation. All rights reserved.
+ */
+
+#ifndef _DT_BINDINGS_CLK_SDM_LPASS_SDM845_H
+#define _DT_BINDINGS_CLK_SDM_LPASS_SDM845_H
+
+#define LPASS_AUDIO_WRAPPER_AON_CLK			0
+#define LPASS_Q6SS_AHBM_AON_CLK				1
+#define LPASS_Q6SS_AHBS_AON_CLK				2
+#define LPASS_QDSP6SS_XO_CLK				3
+#define LPASS_QDSP6SS_SLEEP_CLK				4
+#define LPASS_QDSP6SS_CORE_CLK				5
+
+#endif
--
Qualcomm INDIA, on behalf of Qualcomm Innovation Center, Inc.is a member
of the Code Aurora Forum, hosted by the  Linux Foundation.
