// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "05/09/2023 13:15:44"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module multiplicador (
	clk,
	reset_n,
	x1,
	x2,
	y);
input 	clk;
input 	reset_n;
input 	[13:0] x1;
input 	[15:0] x2;
output 	[29:0] y;

// Design Ports Information
// y[0]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[1]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[2]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[3]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[4]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[5]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[6]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[7]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[8]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[9]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[10]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[11]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[12]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[13]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[14]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[15]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[16]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[17]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[18]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[19]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[20]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[21]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[22]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[23]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[24]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[25]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[26]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[27]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[28]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[29]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[0]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[0]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[1]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[1]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[4]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[2]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[3]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[4]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[5]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[6]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[6]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[7]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[8]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[8]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[9]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[10]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[10]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[11]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[12]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[12]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[13]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[14]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x2[15]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[7]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[9]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[11]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[13]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \x2[0]~input_o ;
wire \reset_n~input_o ;
wire \x1[0]~input_o ;
wire \Mult0|auto_generated|w_decoder_node9w~0_combout ;
wire \y[0]~reg0_q ;
wire \x1[1]~input_o ;
wire \x2[1]~input_o ;
wire \Mult0|auto_generated|Add6~1_sumout ;
wire \y[1]~reg0_q ;
wire \x2[2]~input_o ;
wire \Mult0|auto_generated|Add6~2 ;
wire \Mult0|auto_generated|Add6~5_sumout ;
wire \x1[2]~input_o ;
wire \Mult0|auto_generated|wire_sft6a_in[0]~1_sumout ;
wire \y[2]~reg0_q ;
wire \x1[3]~input_o ;
wire \Mult0|auto_generated|Add7~1_sumout ;
wire \x2[3]~input_o ;
wire \Mult0|auto_generated|Add6~6 ;
wire \Mult0|auto_generated|Add6~9_sumout ;
wire \Mult0|auto_generated|wire_sft6a_in[0]~2 ;
wire \Mult0|auto_generated|wire_sft6a_in[0]~3 ;
wire \Mult0|auto_generated|wire_sft6a_in[1]~5_sumout ;
wire \y[3]~reg0_q ;
wire \x2[4]~input_o ;
wire \Mult0|auto_generated|Add6~10 ;
wire \Mult0|auto_generated|Add6~13_sumout ;
wire \Mult0|auto_generated|Add7~2 ;
wire \Mult0|auto_generated|Add7~5_sumout ;
wire \x1[4]~input_o ;
wire \x1_reg[4]~feeder_combout ;
wire \Mult0|auto_generated|wire_sft6a_in[1]~6 ;
wire \Mult0|auto_generated|wire_sft6a_in[1]~7 ;
wire \Mult0|auto_generated|wire_sft6a_in[2]~9_sumout ;
wire \y[4]~reg0_q ;
wire \x2[5]~input_o ;
wire \Mult0|auto_generated|Add6~14 ;
wire \Mult0|auto_generated|Add6~17_sumout ;
wire \Mult0|auto_generated|Add7~6 ;
wire \Mult0|auto_generated|Add7~9_sumout ;
wire \x1[5]~input_o ;
wire \x1_reg[5]~feeder_combout ;
wire \Mult0|auto_generated|Add8~1_sumout ;
wire \Mult0|auto_generated|wire_sft6a_in[2]~10 ;
wire \Mult0|auto_generated|wire_sft6a_in[2]~11 ;
wire \Mult0|auto_generated|wire_sft6a_in[3]~13_sumout ;
wire \y[5]~reg0_q ;
wire \x2[6]~input_o ;
wire \Mult0|auto_generated|Add6~18 ;
wire \Mult0|auto_generated|Add6~21_sumout ;
wire \x1[6]~input_o ;
wire \x1_reg[6]~feeder_combout ;
wire \Mult0|auto_generated|Add8~2 ;
wire \Mult0|auto_generated|Add8~5_sumout ;
wire \Mult0|auto_generated|wire_sft11a_in[0]~1_sumout ;
wire \Mult0|auto_generated|Add7~10 ;
wire \Mult0|auto_generated|Add7~13_sumout ;
wire \Mult0|auto_generated|wire_sft6a_in[3]~14 ;
wire \Mult0|auto_generated|wire_sft6a_in[3]~15 ;
wire \Mult0|auto_generated|wire_sft6a_in[4]~17_sumout ;
wire \y[6]~reg0_q ;
wire \Mult0|auto_generated|Add8~6 ;
wire \Mult0|auto_generated|Add8~9_sumout ;
wire \x1[7]~input_o ;
wire \Mult0|auto_generated|Add9~13_sumout ;
wire \Mult0|auto_generated|wire_sft11a_in[0]~2 ;
wire \Mult0|auto_generated|wire_sft11a_in[0]~3 ;
wire \Mult0|auto_generated|wire_sft11a_in[1]~5_sumout ;
wire \x2[7]~input_o ;
wire \Mult0|auto_generated|Add6~22 ;
wire \Mult0|auto_generated|Add6~25_sumout ;
wire \Mult0|auto_generated|Add7~14 ;
wire \Mult0|auto_generated|Add7~17_sumout ;
wire \Mult0|auto_generated|wire_sft6a_in[4]~18 ;
wire \Mult0|auto_generated|wire_sft6a_in[4]~19 ;
wire \Mult0|auto_generated|wire_sft6a_in[5]~21_sumout ;
wire \y[7]~reg0_q ;
wire \Mult0|auto_generated|Add7~18 ;
wire \Mult0|auto_generated|Add7~21_sumout ;
wire \x2[8]~input_o ;
wire \Mult0|auto_generated|Add6~26 ;
wire \Mult0|auto_generated|Add6~29_sumout ;
wire \x1[8]~input_o ;
wire \Mult0|auto_generated|Add8~10 ;
wire \Mult0|auto_generated|Add8~13_sumout ;
wire \Mult0|auto_generated|Add9~14 ;
wire \Mult0|auto_generated|Add9~17_sumout ;
wire \Mult0|auto_generated|wire_sft11a_in[1]~6 ;
wire \Mult0|auto_generated|wire_sft11a_in[1]~7 ;
wire \Mult0|auto_generated|wire_sft11a_in[2]~9_sumout ;
wire \Mult0|auto_generated|wire_sft6a_in[5]~22 ;
wire \Mult0|auto_generated|wire_sft6a_in[5]~23 ;
wire \Mult0|auto_generated|wire_sft6a_in[6]~25_sumout ;
wire \y[8]~reg0_q ;
wire \x1[9]~input_o ;
wire \x1_reg[9]~feeder_combout ;
wire \Mult0|auto_generated|Add10~9_sumout ;
wire \Mult0|auto_generated|Add8~14 ;
wire \Mult0|auto_generated|Add8~17_sumout ;
wire \Mult0|auto_generated|Add9~18 ;
wire \Mult0|auto_generated|Add9~21_sumout ;
wire \Mult0|auto_generated|wire_sft11a_in[2]~10 ;
wire \Mult0|auto_generated|wire_sft11a_in[2]~11 ;
wire \Mult0|auto_generated|wire_sft11a_in[3]~13_sumout ;
wire \x2[9]~input_o ;
wire \Mult0|auto_generated|Add6~30 ;
wire \Mult0|auto_generated|Add6~33_sumout ;
wire \Mult0|auto_generated|Add7~22 ;
wire \Mult0|auto_generated|Add7~25_sumout ;
wire \Mult0|auto_generated|wire_sft6a_in[6]~26 ;
wire \Mult0|auto_generated|wire_sft6a_in[6]~27 ;
wire \Mult0|auto_generated|wire_sft6a_in[7]~29_sumout ;
wire \y[9]~reg0_q ;
wire \Mult0|auto_generated|Add8~18 ;
wire \Mult0|auto_generated|Add8~21_sumout ;
wire \Mult0|auto_generated|Add10~10 ;
wire \Mult0|auto_generated|Add10~13_sumout ;
wire \Mult0|auto_generated|Add9~22 ;
wire \Mult0|auto_generated|Add9~25_sumout ;
wire \Mult0|auto_generated|wire_sft11a_in[3]~14 ;
wire \Mult0|auto_generated|wire_sft11a_in[3]~15 ;
wire \Mult0|auto_generated|wire_sft11a_in[4]~17_sumout ;
wire \x2[10]~input_o ;
wire \Mult0|auto_generated|Add6~34 ;
wire \Mult0|auto_generated|Add6~37_sumout ;
wire \x1[10]~input_o ;
wire \Mult0|auto_generated|Add7~26 ;
wire \Mult0|auto_generated|Add7~37_sumout ;
wire \Mult0|auto_generated|wire_sft16a_in[0]~1_sumout ;
wire \Mult0|auto_generated|wire_sft6a_in[7]~30 ;
wire \Mult0|auto_generated|wire_sft6a_in[7]~31 ;
wire \Mult0|auto_generated|wire_sft6a_in[8]~33_sumout ;
wire \y[10]~reg0_q ;
wire \x2[11]~input_o ;
wire \Mult0|auto_generated|Add6~38 ;
wire \Mult0|auto_generated|Add6~41_sumout ;
wire \Mult0|auto_generated|Add7~38 ;
wire \Mult0|auto_generated|Add7~41_sumout ;
wire \x1[11]~input_o ;
wire \x1_reg[11]~feeder_combout ;
wire \Mult0|auto_generated|Add11~17_sumout ;
wire \Mult0|auto_generated|wire_sft16a_in[0]~2 ;
wire \Mult0|auto_generated|wire_sft16a_in[0]~3 ;
wire \Mult0|auto_generated|wire_sft16a_in[1]~5_sumout ;
wire \Mult0|auto_generated|Add10~14 ;
wire \Mult0|auto_generated|Add10~17_sumout ;
wire \Mult0|auto_generated|Add9~26 ;
wire \Mult0|auto_generated|Add9~29_sumout ;
wire \Mult0|auto_generated|Add8~22 ;
wire \Mult0|auto_generated|Add8~25_sumout ;
wire \Mult0|auto_generated|wire_sft11a_in[4]~18 ;
wire \Mult0|auto_generated|wire_sft11a_in[4]~19 ;
wire \Mult0|auto_generated|wire_sft11a_in[5]~21_sumout ;
wire \Mult0|auto_generated|wire_sft6a_in[8]~34 ;
wire \Mult0|auto_generated|wire_sft6a_in[8]~35 ;
wire \Mult0|auto_generated|wire_sft6a_in[9]~37_sumout ;
wire \y[11]~reg0_q ;
wire \x2[12]~input_o ;
wire \Mult0|auto_generated|Add6~42 ;
wire \Mult0|auto_generated|Add6~45_sumout ;
wire \Mult0|auto_generated|Add7~42 ;
wire \Mult0|auto_generated|Add7~45_sumout ;
wire \x1[12]~input_o ;
wire \Mult0|auto_generated|Add11~18 ;
wire \Mult0|auto_generated|Add11~21_sumout ;
wire \Mult0|auto_generated|wire_sft16a_in[1]~6 ;
wire \Mult0|auto_generated|wire_sft16a_in[1]~7 ;
wire \Mult0|auto_generated|wire_sft16a_in[2]~9_sumout ;
wire \Mult0|auto_generated|Add9~30 ;
wire \Mult0|auto_generated|Add9~33_sumout ;
wire \Mult0|auto_generated|Add10~18 ;
wire \Mult0|auto_generated|Add10~21_sumout ;
wire \Mult0|auto_generated|Add8~26 ;
wire \Mult0|auto_generated|Add8~29_sumout ;
wire \Mult0|auto_generated|wire_sft11a_in[5]~22 ;
wire \Mult0|auto_generated|wire_sft11a_in[5]~23 ;
wire \Mult0|auto_generated|wire_sft11a_in[6]~25_sumout ;
wire \Mult0|auto_generated|wire_sft6a_in[9]~38 ;
wire \Mult0|auto_generated|wire_sft6a_in[9]~39 ;
wire \Mult0|auto_generated|wire_sft6a_in[10]~41_sumout ;
wire \y[12]~reg0_q ;
wire \x2[13]~input_o ;
wire \Mult0|auto_generated|Add6~46 ;
wire \Mult0|auto_generated|Add6~49_sumout ;
wire \x1[13]~input_o ;
wire \x1_reg[13]~feeder_combout ;
wire \Mult0|auto_generated|Add12~25_sumout ;
wire \Mult0|auto_generated|Add11~22 ;
wire \Mult0|auto_generated|Add11~25_sumout ;
wire \Mult0|auto_generated|Add7~46 ;
wire \Mult0|auto_generated|Add7~49_sumout ;
wire \Mult0|auto_generated|wire_sft16a_in[2]~10 ;
wire \Mult0|auto_generated|wire_sft16a_in[2]~11 ;
wire \Mult0|auto_generated|wire_sft16a_in[3]~13_sumout ;
wire \Mult0|auto_generated|Add10~22 ;
wire \Mult0|auto_generated|Add10~25_sumout ;
wire \Mult0|auto_generated|Add9~34 ;
wire \Mult0|auto_generated|Add9~37_sumout ;
wire \Mult0|auto_generated|Add8~30 ;
wire \Mult0|auto_generated|Add8~33_sumout ;
wire \Mult0|auto_generated|wire_sft11a_in[6]~26 ;
wire \Mult0|auto_generated|wire_sft11a_in[6]~27 ;
wire \Mult0|auto_generated|wire_sft11a_in[7]~29_sumout ;
wire \Mult0|auto_generated|wire_sft6a_in[10]~42 ;
wire \Mult0|auto_generated|wire_sft6a_in[10]~43 ;
wire \Mult0|auto_generated|wire_sft6a_in[11]~45_sumout ;
wire \y[13]~reg0_q ;
wire \Mult0|auto_generated|Add7~50 ;
wire \Mult0|auto_generated|Add7~53_sumout ;
wire \Mult0|auto_generated|Add11~26 ;
wire \Mult0|auto_generated|Add11~29_sumout ;
wire \Mult0|auto_generated|Add12~26 ;
wire \Mult0|auto_generated|Add12~29_sumout ;
wire \Mult0|auto_generated|wire_sft16a_in[3]~14 ;
wire \Mult0|auto_generated|wire_sft16a_in[3]~15 ;
wire \Mult0|auto_generated|wire_sft16a_in[4]~17_sumout ;
wire \x2[14]~input_o ;
wire \Mult0|auto_generated|Add6~50 ;
wire \Mult0|auto_generated|Add6~53_sumout ;
wire \Mult0|auto_generated|Add10~26 ;
wire \Mult0|auto_generated|Add10~29_sumout ;
wire \Mult0|auto_generated|Add8~34 ;
wire \Mult0|auto_generated|Add8~37_sumout ;
wire \Mult0|auto_generated|Add9~38 ;
wire \Mult0|auto_generated|Add9~41_sumout ;
wire \Mult0|auto_generated|wire_sft11a_in[7]~30 ;
wire \Mult0|auto_generated|wire_sft11a_in[7]~31 ;
wire \Mult0|auto_generated|wire_sft11a_in[8]~33_sumout ;
wire \Mult0|auto_generated|wire_sft6a_in[11]~46 ;
wire \Mult0|auto_generated|wire_sft6a_in[11]~47 ;
wire \Mult0|auto_generated|wire_sft6a_in[12]~49_sumout ;
wire \y[14]~reg0_q ;
wire \Mult0|auto_generated|Add7~54 ;
wire \Mult0|auto_generated|Add7~57_sumout ;
wire \Mult0|auto_generated|Add11~30 ;
wire \Mult0|auto_generated|Add11~33_sumout ;
wire \Mult0|auto_generated|Add12~30 ;
wire \Mult0|auto_generated|Add12~33_sumout ;
wire \Mult0|auto_generated|wire_sft16a_in[4]~18 ;
wire \Mult0|auto_generated|wire_sft16a_in[4]~19 ;
wire \Mult0|auto_generated|wire_sft16a_in[5]~21_sumout ;
wire \Mult0|auto_generated|Add8~38 ;
wire \Mult0|auto_generated|Add8~41_sumout ;
wire \Mult0|auto_generated|Add9~42 ;
wire \Mult0|auto_generated|Add9~45_sumout ;
wire \Mult0|auto_generated|Add10~30 ;
wire \Mult0|auto_generated|Add10~33_sumout ;
wire \Mult0|auto_generated|wire_sft11a_in[8]~34 ;
wire \Mult0|auto_generated|wire_sft11a_in[8]~35 ;
wire \Mult0|auto_generated|wire_sft11a_in[9]~37_sumout ;
wire \x2[15]~input_o ;
wire \Mult0|auto_generated|Add6~54 ;
wire \Mult0|auto_generated|Add6~57_sumout ;
wire \Mult0|auto_generated|wire_sft6a_in[12]~50 ;
wire \Mult0|auto_generated|wire_sft6a_in[12]~51 ;
wire \Mult0|auto_generated|wire_sft6a_in[13]~53_sumout ;
wire \y[15]~reg0_q ;
wire \Mult0|auto_generated|Add6~58 ;
wire \Mult0|auto_generated|Add6~61_sumout ;
wire \Mult0|auto_generated|Add11~34 ;
wire \Mult0|auto_generated|Add11~37_sumout ;
wire \Mult0|auto_generated|Add7~58 ;
wire \Mult0|auto_generated|Add7~61_sumout ;
wire \Mult0|auto_generated|Add12~34 ;
wire \Mult0|auto_generated|Add12~37_sumout ;
wire \Mult0|auto_generated|wire_sft16a_in[5]~22 ;
wire \Mult0|auto_generated|wire_sft16a_in[5]~23 ;
wire \Mult0|auto_generated|wire_sft16a_in[6]~25_sumout ;
wire \Mult0|auto_generated|Add8~42 ;
wire \Mult0|auto_generated|Add8~45_sumout ;
wire \Mult0|auto_generated|Add10~34 ;
wire \Mult0|auto_generated|Add10~37_sumout ;
wire \Mult0|auto_generated|Add9~46 ;
wire \Mult0|auto_generated|Add9~49_sumout ;
wire \Mult0|auto_generated|wire_sft11a_in[9]~38 ;
wire \Mult0|auto_generated|wire_sft11a_in[9]~39 ;
wire \Mult0|auto_generated|wire_sft11a_in[10]~41_sumout ;
wire \Mult0|auto_generated|wire_sft6a_in[13]~54 ;
wire \Mult0|auto_generated|wire_sft6a_in[13]~55 ;
wire \Mult0|auto_generated|wire_sft6a_in[14]~57_sumout ;
wire \y[16]~reg0_q ;
wire \Mult0|auto_generated|Add6~62 ;
wire \Mult0|auto_generated|Add6~65_sumout ;
wire \Mult0|auto_generated|Add11~38 ;
wire \Mult0|auto_generated|Add11~41_sumout ;
wire \Mult0|auto_generated|Add7~62 ;
wire \Mult0|auto_generated|Add7~65_sumout ;
wire \Mult0|auto_generated|Add12~38 ;
wire \Mult0|auto_generated|Add12~41_sumout ;
wire \Mult0|auto_generated|wire_sft16a_in[6]~26 ;
wire \Mult0|auto_generated|wire_sft16a_in[6]~27 ;
wire \Mult0|auto_generated|wire_sft16a_in[7]~29_sumout ;
wire \Mult0|auto_generated|Add9~50 ;
wire \Mult0|auto_generated|Add9~53_sumout ;
wire \Mult0|auto_generated|Add10~38 ;
wire \Mult0|auto_generated|Add10~41_sumout ;
wire \Mult0|auto_generated|Add8~46 ;
wire \Mult0|auto_generated|Add8~49_sumout ;
wire \Mult0|auto_generated|wire_sft11a_in[10]~42 ;
wire \Mult0|auto_generated|wire_sft11a_in[10]~43 ;
wire \Mult0|auto_generated|wire_sft11a_in[11]~45_sumout ;
wire \Mult0|auto_generated|wire_sft6a_in[14]~58 ;
wire \Mult0|auto_generated|wire_sft6a_in[14]~59 ;
wire \Mult0|auto_generated|wire_sft6a_in[15]~61_sumout ;
wire \y[17]~reg0_q ;
wire \Mult0|auto_generated|Add12~42 ;
wire \Mult0|auto_generated|Add12~45_sumout ;
wire \Mult0|auto_generated|Add8~50 ;
wire \Mult0|auto_generated|Add8~53_sumout ;
wire \Mult0|auto_generated|wire_sft16a_in[7]~30 ;
wire \Mult0|auto_generated|wire_sft16a_in[7]~31 ;
wire \Mult0|auto_generated|wire_sft16a_in[8]~33_sumout ;
wire \Mult0|auto_generated|Add7~66 ;
wire \Mult0|auto_generated|Add7~29_sumout ;
wire \Mult0|auto_generated|Add11~42 ;
wire \Mult0|auto_generated|Add11~45_sumout ;
wire \Mult0|auto_generated|Add10~42 ;
wire \Mult0|auto_generated|Add10~45_sumout ;
wire \Mult0|auto_generated|Add9~54 ;
wire \Mult0|auto_generated|Add9~57_sumout ;
wire \Mult0|auto_generated|wire_sft11a_in[11]~46 ;
wire \Mult0|auto_generated|wire_sft11a_in[11]~47 ;
wire \Mult0|auto_generated|wire_sft11a_in[12]~49_sumout ;
wire \Mult0|auto_generated|wire_sft6a_in[15]~62 ;
wire \Mult0|auto_generated|wire_sft6a_in[15]~63 ;
wire \Mult0|auto_generated|wire_sft6a_in[16]~65_sumout ;
wire \y[18]~reg0_q ;
wire \Mult0|auto_generated|Add7~30 ;
wire \Mult0|auto_generated|Add7~33_sumout ;
wire \Mult0|auto_generated|Add8~54 ;
wire \Mult0|auto_generated|Add8~57_sumout ;
wire \Mult0|auto_generated|Add12~46 ;
wire \Mult0|auto_generated|Add12~49_sumout ;
wire \Mult0|auto_generated|wire_sft16a_in[8]~34 ;
wire \Mult0|auto_generated|wire_sft16a_in[8]~35 ;
wire \Mult0|auto_generated|wire_sft16a_in[9]~37_sumout ;
wire \Mult0|auto_generated|Add10~46 ;
wire \Mult0|auto_generated|Add10~49_sumout ;
wire \Mult0|auto_generated|Add11~46 ;
wire \Mult0|auto_generated|Add11~49_sumout ;
wire \Mult0|auto_generated|Add9~58 ;
wire \Mult0|auto_generated|Add9~61_sumout ;
wire \Mult0|auto_generated|wire_sft11a_in[12]~50 ;
wire \Mult0|auto_generated|wire_sft11a_in[12]~51 ;
wire \Mult0|auto_generated|wire_sft11a_in[13]~53_sumout ;
wire \Mult0|auto_generated|wire_sft6a_in[16]~66 ;
wire \Mult0|auto_generated|wire_sft6a_in[16]~67 ;
wire \Mult0|auto_generated|wire_sft6a_in[17]~69_sumout ;
wire \y[19]~reg0_q ;
wire \Mult0|auto_generated|Add12~50 ;
wire \Mult0|auto_generated|Add12~53_sumout ;
wire \Mult0|auto_generated|Add10~50 ;
wire \Mult0|auto_generated|Add10~53_sumout ;
wire \Mult0|auto_generated|Add11~50 ;
wire \Mult0|auto_generated|Add11~53_sumout ;
wire \Mult0|auto_generated|wire_sft11a_in[13]~54 ;
wire \Mult0|auto_generated|wire_sft11a_in[13]~55 ;
wire \Mult0|auto_generated|wire_sft11a_in[14]~57_sumout ;
wire \Mult0|auto_generated|Add8~58 ;
wire \Mult0|auto_generated|Add8~61_sumout ;
wire \Mult0|auto_generated|wire_sft16a_in[9]~38 ;
wire \Mult0|auto_generated|wire_sft16a_in[9]~39 ;
wire \Mult0|auto_generated|wire_sft16a_in[10]~41_sumout ;
wire \Mult0|auto_generated|Add9~62 ;
wire \Mult0|auto_generated|Add9~1_sumout ;
wire \Mult0|auto_generated|wire_sft6a_in[17]~70 ;
wire \Mult0|auto_generated|wire_sft6a_in[17]~71 ;
wire \Mult0|auto_generated|wire_sft6a_in[18]~73_sumout ;
wire \y[20]~reg0_q ;
wire \Mult0|auto_generated|Add12~54 ;
wire \Mult0|auto_generated|Add12~57_sumout ;
wire \Mult0|auto_generated|Add10~54 ;
wire \Mult0|auto_generated|Add10~57_sumout ;
wire \Mult0|auto_generated|Add11~54 ;
wire \Mult0|auto_generated|Add11~57_sumout ;
wire \Mult0|auto_generated|wire_sft11a_in[14]~58 ;
wire \Mult0|auto_generated|wire_sft11a_in[14]~59 ;
wire \Mult0|auto_generated|wire_sft11a_in[15]~61_sumout ;
wire \Mult0|auto_generated|Add8~62 ;
wire \Mult0|auto_generated|Add8~65_sumout ;
wire \Mult0|auto_generated|wire_sft16a_in[10]~42 ;
wire \Mult0|auto_generated|wire_sft16a_in[10]~43 ;
wire \Mult0|auto_generated|wire_sft16a_in[11]~45_sumout ;
wire \Mult0|auto_generated|Add9~2 ;
wire \Mult0|auto_generated|Add9~5_sumout ;
wire \Mult0|auto_generated|wire_sft6a_in[18]~74 ;
wire \Mult0|auto_generated|wire_sft6a_in[18]~75 ;
wire \Mult0|auto_generated|wire_sft6a_in[19]~77_sumout ;
wire \y[21]~reg0_q ;
wire \Mult0|auto_generated|wire_sft16a_in[11]~46 ;
wire \Mult0|auto_generated|wire_sft16a_in[11]~47 ;
wire \Mult0|auto_generated|wire_sft16a_in[12]~49_sumout ;
wire \Mult0|auto_generated|Add10~58 ;
wire \Mult0|auto_generated|Add10~1_sumout ;
wire \Mult0|auto_generated|Add11~58 ;
wire \Mult0|auto_generated|Add11~61_sumout ;
wire \Mult0|auto_generated|Add12~58 ;
wire \Mult0|auto_generated|Add12~61_sumout ;
wire \Mult0|auto_generated|Add9~6 ;
wire \Mult0|auto_generated|Add9~65_sumout ;
wire \Mult0|auto_generated|wire_sft11a_in[15]~62 ;
wire \Mult0|auto_generated|wire_sft11a_in[15]~63 ;
wire \Mult0|auto_generated|wire_sft11a_in[16]~65_sumout ;
wire \Mult0|auto_generated|wire_sft6a_in[19]~78 ;
wire \Mult0|auto_generated|wire_sft6a_in[19]~79 ;
wire \Mult0|auto_generated|wire_sft6a_in[20]~81_sumout ;
wire \y[22]~reg0_q ;
wire \Mult0|auto_generated|Add9~66 ;
wire \Mult0|auto_generated|Add9~9_sumout ;
wire \Mult0|auto_generated|Add12~62 ;
wire \Mult0|auto_generated|Add12~65_sumout ;
wire \Mult0|auto_generated|Add11~62 ;
wire \Mult0|auto_generated|Add11~65_sumout ;
wire \Mult0|auto_generated|wire_sft11a_in[16]~66 ;
wire \Mult0|auto_generated|wire_sft11a_in[16]~67 ;
wire \Mult0|auto_generated|wire_sft11a_in[17]~69_sumout ;
wire \Mult0|auto_generated|Add10~2 ;
wire \Mult0|auto_generated|Add10~5_sumout ;
wire \Mult0|auto_generated|wire_sft6a_in[20]~82 ;
wire \Mult0|auto_generated|wire_sft6a_in[20]~83 ;
wire \Mult0|auto_generated|wire_sft6a_in[21]~85_sumout ;
wire \y[23]~reg0_q ;
wire \Mult0|auto_generated|Add11~66 ;
wire \Mult0|auto_generated|Add11~1_sumout ;
wire \Mult0|auto_generated|Add10~6 ;
wire \Mult0|auto_generated|Add10~61_sumout ;
wire \Mult0|auto_generated|wire_sft11a_in[17]~70 ;
wire \Mult0|auto_generated|wire_sft11a_in[17]~71 ;
wire \Mult0|auto_generated|wire_sft11a_in[18]~73_sumout ;
wire \Mult0|auto_generated|Add12~66 ;
wire \Mult0|auto_generated|Add12~1_sumout ;
wire \Mult0|auto_generated|wire_sft6a_in[21]~86 ;
wire \Mult0|auto_generated|wire_sft6a_in[21]~87 ;
wire \Mult0|auto_generated|wire_sft6a_in[22]~89_sumout ;
wire \y[24]~reg0_q ;
wire \Mult0|auto_generated|Add10~62 ;
wire \Mult0|auto_generated|Add10~65_sumout ;
wire \Mult0|auto_generated|wire_sft11a_in[18]~74 ;
wire \Mult0|auto_generated|wire_sft11a_in[18]~75 ;
wire \Mult0|auto_generated|wire_sft11a_in[19]~77_sumout ;
wire \Mult0|auto_generated|Add11~2 ;
wire \Mult0|auto_generated|Add11~5_sumout ;
wire \Mult0|auto_generated|Add12~2 ;
wire \Mult0|auto_generated|Add12~5_sumout ;
wire \Mult0|auto_generated|wire_sft6a_in[22]~90 ;
wire \Mult0|auto_generated|wire_sft6a_in[22]~91 ;
wire \Mult0|auto_generated|wire_sft6a_in[23]~93_sumout ;
wire \y[25]~reg0_q ;
wire \Mult0|auto_generated|Add11~6 ;
wire \Mult0|auto_generated|Add11~9_sumout ;
wire \Mult0|auto_generated|wire_sft11a_in[19]~78 ;
wire \Mult0|auto_generated|wire_sft11a_in[19]~79 ;
wire \Mult0|auto_generated|wire_sft11a_in[20]~81_sumout ;
wire \Mult0|auto_generated|Add12~6 ;
wire \Mult0|auto_generated|Add12~9_sumout ;
wire \Mult0|auto_generated|wire_sft6a_in[23]~94 ;
wire \Mult0|auto_generated|wire_sft6a_in[23]~95 ;
wire \Mult0|auto_generated|wire_sft6a_in[24]~97_sumout ;
wire \y[26]~reg0_q ;
wire \Mult0|auto_generated|Add12~10 ;
wire \Mult0|auto_generated|Add12~13_sumout ;
wire \Mult0|auto_generated|Add11~10 ;
wire \Mult0|auto_generated|Add11~13_sumout ;
wire \Mult0|auto_generated|wire_sft6a_in[24]~98 ;
wire \Mult0|auto_generated|wire_sft6a_in[24]~99 ;
wire \Mult0|auto_generated|wire_sft6a_in[25]~101_sumout ;
wire \y[27]~reg0_q ;
wire \Mult0|auto_generated|Add12~14 ;
wire \Mult0|auto_generated|Add12~17_sumout ;
wire \Mult0|auto_generated|wire_sft6a_in[25]~102 ;
wire \Mult0|auto_generated|wire_sft6a_in[25]~103 ;
wire \Mult0|auto_generated|wire_sft6a_in[26]~105_sumout ;
wire \y[28]~reg0_q ;
wire \Mult0|auto_generated|Add12~18 ;
wire \Mult0|auto_generated|Add12~21_sumout ;
wire \Mult0|auto_generated|wire_sft6a_in[26]~106 ;
wire \Mult0|auto_generated|wire_sft6a_in[26]~107 ;
wire \Mult0|auto_generated|wire_sft6a_in[27]~109_sumout ;
wire \y[29]~reg0_q ;
wire [13:0] x1_reg;
wire [15:0] x2_reg;
wire [12:0] \Mult0|auto_generated|wire_sft13a_in ;
wire [28:0] \Mult0|auto_generated|wire_sft4a_in ;
wire [28:0] \Mult0|auto_generated|wire_sft5a_in ;
wire [223:0] \Mult0|auto_generated|w_decoder_node9w ;
wire [20:0] \Mult0|auto_generated|wire_sft10a_in ;
wire [20:0] \Mult0|auto_generated|wire_sft8a_in ;
wire [12:0] \Mult0|auto_generated|wire_sft15a_in ;


// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \y[0]~output (
	.i(\y[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[0]),
	.obar());
// synopsys translate_off
defparam \y[0]~output .bus_hold = "false";
defparam \y[0]~output .open_drain_output = "false";
defparam \y[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \y[1]~output (
	.i(\y[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[1]),
	.obar());
// synopsys translate_off
defparam \y[1]~output .bus_hold = "false";
defparam \y[1]~output .open_drain_output = "false";
defparam \y[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \y[2]~output (
	.i(\y[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[2]),
	.obar());
// synopsys translate_off
defparam \y[2]~output .bus_hold = "false";
defparam \y[2]~output .open_drain_output = "false";
defparam \y[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \y[3]~output (
	.i(\y[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[3]),
	.obar());
// synopsys translate_off
defparam \y[3]~output .bus_hold = "false";
defparam \y[3]~output .open_drain_output = "false";
defparam \y[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \y[4]~output (
	.i(\y[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[4]),
	.obar());
// synopsys translate_off
defparam \y[4]~output .bus_hold = "false";
defparam \y[4]~output .open_drain_output = "false";
defparam \y[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \y[5]~output (
	.i(\y[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[5]),
	.obar());
// synopsys translate_off
defparam \y[5]~output .bus_hold = "false";
defparam \y[5]~output .open_drain_output = "false";
defparam \y[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \y[6]~output (
	.i(\y[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[6]),
	.obar());
// synopsys translate_off
defparam \y[6]~output .bus_hold = "false";
defparam \y[6]~output .open_drain_output = "false";
defparam \y[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \y[7]~output (
	.i(\y[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[7]),
	.obar());
// synopsys translate_off
defparam \y[7]~output .bus_hold = "false";
defparam \y[7]~output .open_drain_output = "false";
defparam \y[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \y[8]~output (
	.i(\y[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[8]),
	.obar());
// synopsys translate_off
defparam \y[8]~output .bus_hold = "false";
defparam \y[8]~output .open_drain_output = "false";
defparam \y[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \y[9]~output (
	.i(\y[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[9]),
	.obar());
// synopsys translate_off
defparam \y[9]~output .bus_hold = "false";
defparam \y[9]~output .open_drain_output = "false";
defparam \y[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \y[10]~output (
	.i(\y[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[10]),
	.obar());
// synopsys translate_off
defparam \y[10]~output .bus_hold = "false";
defparam \y[10]~output .open_drain_output = "false";
defparam \y[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \y[11]~output (
	.i(\y[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[11]),
	.obar());
// synopsys translate_off
defparam \y[11]~output .bus_hold = "false";
defparam \y[11]~output .open_drain_output = "false";
defparam \y[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \y[12]~output (
	.i(\y[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[12]),
	.obar());
// synopsys translate_off
defparam \y[12]~output .bus_hold = "false";
defparam \y[12]~output .open_drain_output = "false";
defparam \y[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \y[13]~output (
	.i(\y[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[13]),
	.obar());
// synopsys translate_off
defparam \y[13]~output .bus_hold = "false";
defparam \y[13]~output .open_drain_output = "false";
defparam \y[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \y[14]~output (
	.i(\y[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[14]),
	.obar());
// synopsys translate_off
defparam \y[14]~output .bus_hold = "false";
defparam \y[14]~output .open_drain_output = "false";
defparam \y[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \y[15]~output (
	.i(\y[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[15]),
	.obar());
// synopsys translate_off
defparam \y[15]~output .bus_hold = "false";
defparam \y[15]~output .open_drain_output = "false";
defparam \y[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \y[16]~output (
	.i(\y[16]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[16]),
	.obar());
// synopsys translate_off
defparam \y[16]~output .bus_hold = "false";
defparam \y[16]~output .open_drain_output = "false";
defparam \y[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \y[17]~output (
	.i(\y[17]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[17]),
	.obar());
// synopsys translate_off
defparam \y[17]~output .bus_hold = "false";
defparam \y[17]~output .open_drain_output = "false";
defparam \y[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \y[18]~output (
	.i(\y[18]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[18]),
	.obar());
// synopsys translate_off
defparam \y[18]~output .bus_hold = "false";
defparam \y[18]~output .open_drain_output = "false";
defparam \y[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \y[19]~output (
	.i(\y[19]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[19]),
	.obar());
// synopsys translate_off
defparam \y[19]~output .bus_hold = "false";
defparam \y[19]~output .open_drain_output = "false";
defparam \y[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \y[20]~output (
	.i(\y[20]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[20]),
	.obar());
// synopsys translate_off
defparam \y[20]~output .bus_hold = "false";
defparam \y[20]~output .open_drain_output = "false";
defparam \y[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \y[21]~output (
	.i(\y[21]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[21]),
	.obar());
// synopsys translate_off
defparam \y[21]~output .bus_hold = "false";
defparam \y[21]~output .open_drain_output = "false";
defparam \y[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \y[22]~output (
	.i(\y[22]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[22]),
	.obar());
// synopsys translate_off
defparam \y[22]~output .bus_hold = "false";
defparam \y[22]~output .open_drain_output = "false";
defparam \y[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \y[23]~output (
	.i(\y[23]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[23]),
	.obar());
// synopsys translate_off
defparam \y[23]~output .bus_hold = "false";
defparam \y[23]~output .open_drain_output = "false";
defparam \y[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \y[24]~output (
	.i(\y[24]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[24]),
	.obar());
// synopsys translate_off
defparam \y[24]~output .bus_hold = "false";
defparam \y[24]~output .open_drain_output = "false";
defparam \y[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \y[25]~output (
	.i(\y[25]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[25]),
	.obar());
// synopsys translate_off
defparam \y[25]~output .bus_hold = "false";
defparam \y[25]~output .open_drain_output = "false";
defparam \y[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \y[26]~output (
	.i(\y[26]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[26]),
	.obar());
// synopsys translate_off
defparam \y[26]~output .bus_hold = "false";
defparam \y[26]~output .open_drain_output = "false";
defparam \y[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \y[27]~output (
	.i(\y[27]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[27]),
	.obar());
// synopsys translate_off
defparam \y[27]~output .bus_hold = "false";
defparam \y[27]~output .open_drain_output = "false";
defparam \y[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \y[28]~output (
	.i(\y[28]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[28]),
	.obar());
// synopsys translate_off
defparam \y[28]~output .bus_hold = "false";
defparam \y[28]~output .open_drain_output = "false";
defparam \y[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \y[29]~output (
	.i(\y[29]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[29]),
	.obar());
// synopsys translate_off
defparam \y[29]~output .bus_hold = "false";
defparam \y[29]~output .open_drain_output = "false";
defparam \y[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \x2[0]~input (
	.i(x2[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[0]~input_o ));
// synopsys translate_off
defparam \x2[0]~input .bus_hold = "false";
defparam \x2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y1_N53
dffeas \x2_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x2[0]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[0] .is_wysiwyg = "true";
defparam \x2_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \x1[0]~input (
	.i(x1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[0]~input_o ));
// synopsys translate_off
defparam \x1[0]~input .bus_hold = "false";
defparam \x1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y3_N59
dffeas \x1_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x1[0]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[0] .is_wysiwyg = "true";
defparam \x1_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N54
cyclonev_lcell_comb \Mult0|auto_generated|w_decoder_node9w~0 (
// Equation(s):
// \Mult0|auto_generated|w_decoder_node9w~0_combout  = ( x1_reg[0] & ( x2_reg[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!x2_reg[0]),
	.datad(gnd),
	.datae(!x1_reg[0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mult0|auto_generated|w_decoder_node9w~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|w_decoder_node9w~0 .extended_lut = "off";
defparam \Mult0|auto_generated|w_decoder_node9w~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \Mult0|auto_generated|w_decoder_node9w~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N55
dffeas \y[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|w_decoder_node9w~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[0]~reg0 .is_wysiwyg = "true";
defparam \y[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N18
cyclonev_io_ibuf \x1[1]~input (
	.i(x1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[1]~input_o ));
// synopsys translate_off
defparam \x1[1]~input .bus_hold = "false";
defparam \x1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y3_N53
dffeas \x1_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x1[1]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[1] .is_wysiwyg = "true";
defparam \x1_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \x2[1]~input (
	.i(x2[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[1]~input_o ));
// synopsys translate_off
defparam \x2[1]~input .bus_hold = "false";
defparam \x2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y3_N56
dffeas \x2_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x2[1]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[1] .is_wysiwyg = "true";
defparam \x2_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N0
cyclonev_lcell_comb \Mult0|auto_generated|Add6~1 (
// Equation(s):
// \Mult0|auto_generated|Add6~1_sumout  = SUM(( (x1_reg[0] & x2_reg[1]) ) + ( (x1_reg[1] & x2_reg[0]) ) + ( !VCC ))
// \Mult0|auto_generated|Add6~2  = CARRY(( (x1_reg[0] & x2_reg[1]) ) + ( (x1_reg[1] & x2_reg[0]) ) + ( !VCC ))

	.dataa(!x1_reg[1]),
	.datab(!x1_reg[0]),
	.datac(!x2_reg[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x2_reg[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add6~1_sumout ),
	.cout(\Mult0|auto_generated|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add6~1 .extended_lut = "off";
defparam \Mult0|auto_generated|Add6~1 .lut_mask = 64'h0000FFAA00000303;
defparam \Mult0|auto_generated|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N1
dffeas \y[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|Add6~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[1]~reg0 .is_wysiwyg = "true";
defparam \y[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \x2[2]~input (
	.i(x2[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[2]~input_o ));
// synopsys translate_off
defparam \x2[2]~input .bus_hold = "false";
defparam \x2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y1_N8
dffeas \x2_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x2[2]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[2] .is_wysiwyg = "true";
defparam \x2_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N3
cyclonev_lcell_comb \Mult0|auto_generated|Add6~5 (
// Equation(s):
// \Mult0|auto_generated|Add6~5_sumout  = SUM(( (x1_reg[0] & x2_reg[2]) ) + ( (x1_reg[1] & x2_reg[1]) ) + ( \Mult0|auto_generated|Add6~2  ))
// \Mult0|auto_generated|Add6~6  = CARRY(( (x1_reg[0] & x2_reg[2]) ) + ( (x1_reg[1] & x2_reg[1]) ) + ( \Mult0|auto_generated|Add6~2  ))

	.dataa(!x1_reg[1]),
	.datab(!x1_reg[0]),
	.datac(gnd),
	.datad(!x2_reg[2]),
	.datae(gnd),
	.dataf(!x2_reg[1]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add6~5_sumout ),
	.cout(\Mult0|auto_generated|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add6~5 .extended_lut = "off";
defparam \Mult0|auto_generated|Add6~5 .lut_mask = 64'h0000FFAA00000033;
defparam \Mult0|auto_generated|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \x1[2]~input (
	.i(x1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[2]~input_o ));
// synopsys translate_off
defparam \x1[2]~input .bus_hold = "false";
defparam \x1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y1_N56
dffeas \x1_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x1[2]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[2] .is_wysiwyg = "true";
defparam \x1_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N57
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft4a_in[0] (
// Equation(s):
// \Mult0|auto_generated|wire_sft4a_in [0] = ( x2_reg[0] & ( x1_reg[2] ) )

	.dataa(!x1_reg[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x2_reg[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mult0|auto_generated|wire_sft4a_in [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft4a_in[0] .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft4a_in[0] .lut_mask = 64'h0000000055555555;
defparam \Mult0|auto_generated|wire_sft4a_in[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N30
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft6a_in[0]~1 (
// Equation(s):
// \Mult0|auto_generated|wire_sft6a_in[0]~1_sumout  = SUM(( !\Mult0|auto_generated|Add6~5_sumout  $ (!\Mult0|auto_generated|wire_sft4a_in [0]) ) + ( !VCC ) + ( !VCC ))
// \Mult0|auto_generated|wire_sft6a_in[0]~2  = CARRY(( !\Mult0|auto_generated|Add6~5_sumout  $ (!\Mult0|auto_generated|wire_sft4a_in [0]) ) + ( !VCC ) + ( !VCC ))
// \Mult0|auto_generated|wire_sft6a_in[0]~3  = SHARE((\Mult0|auto_generated|Add6~5_sumout  & \Mult0|auto_generated|wire_sft4a_in [0]))

	.dataa(gnd),
	.datab(!\Mult0|auto_generated|Add6~5_sumout ),
	.datac(!\Mult0|auto_generated|wire_sft4a_in [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft6a_in[0]~1_sumout ),
	.cout(\Mult0|auto_generated|wire_sft6a_in[0]~2 ),
	.shareout(\Mult0|auto_generated|wire_sft6a_in[0]~3 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft6a_in[0]~1 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft6a_in[0]~1 .lut_mask = 64'h0000030300003C3C;
defparam \Mult0|auto_generated|wire_sft6a_in[0]~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X61_Y3_N31
dffeas \y[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|wire_sft6a_in[0]~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[2]~reg0 .is_wysiwyg = "true";
defparam \y[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \x1[3]~input (
	.i(x1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[3]~input_o ));
// synopsys translate_off
defparam \x1[3]~input .bus_hold = "false";
defparam \x1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y1_N5
dffeas \x1_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x1[3]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[3] .is_wysiwyg = "true";
defparam \x1_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N54
cyclonev_lcell_comb \Mult0|auto_generated|w_decoder_node9w[33] (
// Equation(s):
// \Mult0|auto_generated|w_decoder_node9w [33] = ( x2_reg[1] & ( x1_reg[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!x1_reg[2]),
	.datae(gnd),
	.dataf(!x2_reg[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mult0|auto_generated|w_decoder_node9w [33]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|w_decoder_node9w[33] .extended_lut = "off";
defparam \Mult0|auto_generated|w_decoder_node9w[33] .lut_mask = 64'h0000000000FF00FF;
defparam \Mult0|auto_generated|w_decoder_node9w[33] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N0
cyclonev_lcell_comb \Mult0|auto_generated|Add7~1 (
// Equation(s):
// \Mult0|auto_generated|Add7~1_sumout  = SUM(( \Mult0|auto_generated|w_decoder_node9w [33] ) + ( (x1_reg[3] & x2_reg[0]) ) + ( !VCC ))
// \Mult0|auto_generated|Add7~2  = CARRY(( \Mult0|auto_generated|w_decoder_node9w [33] ) + ( (x1_reg[3] & x2_reg[0]) ) + ( !VCC ))

	.dataa(!x1_reg[3]),
	.datab(gnd),
	.datac(!x2_reg[0]),
	.datad(!\Mult0|auto_generated|w_decoder_node9w [33]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add7~1_sumout ),
	.cout(\Mult0|auto_generated|Add7~2 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add7~1 .extended_lut = "off";
defparam \Mult0|auto_generated|Add7~1 .lut_mask = 64'h0000FAFA000000FF;
defparam \Mult0|auto_generated|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \x2[3]~input (
	.i(x2[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[3]~input_o ));
// synopsys translate_off
defparam \x2[3]~input .bus_hold = "false";
defparam \x2[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y1_N11
dffeas \x2_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x2[3]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[3] .is_wysiwyg = "true";
defparam \x2_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N6
cyclonev_lcell_comb \Mult0|auto_generated|Add6~9 (
// Equation(s):
// \Mult0|auto_generated|Add6~9_sumout  = SUM(( (x1_reg[1] & x2_reg[2]) ) + ( (x1_reg[0] & x2_reg[3]) ) + ( \Mult0|auto_generated|Add6~6  ))
// \Mult0|auto_generated|Add6~10  = CARRY(( (x1_reg[1] & x2_reg[2]) ) + ( (x1_reg[0] & x2_reg[3]) ) + ( \Mult0|auto_generated|Add6~6  ))

	.dataa(!x1_reg[1]),
	.datab(!x1_reg[0]),
	.datac(!x2_reg[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x2_reg[3]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add6~9_sumout ),
	.cout(\Mult0|auto_generated|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add6~9 .extended_lut = "off";
defparam \Mult0|auto_generated|Add6~9 .lut_mask = 64'h0000FFCC00000505;
defparam \Mult0|auto_generated|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N33
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft6a_in[1]~5 (
// Equation(s):
// \Mult0|auto_generated|wire_sft6a_in[1]~5_sumout  = SUM(( !\Mult0|auto_generated|Add7~1_sumout  $ (!\Mult0|auto_generated|Add6~9_sumout ) ) + ( \Mult0|auto_generated|wire_sft6a_in[0]~3  ) + ( \Mult0|auto_generated|wire_sft6a_in[0]~2  ))
// \Mult0|auto_generated|wire_sft6a_in[1]~6  = CARRY(( !\Mult0|auto_generated|Add7~1_sumout  $ (!\Mult0|auto_generated|Add6~9_sumout ) ) + ( \Mult0|auto_generated|wire_sft6a_in[0]~3  ) + ( \Mult0|auto_generated|wire_sft6a_in[0]~2  ))
// \Mult0|auto_generated|wire_sft6a_in[1]~7  = SHARE((\Mult0|auto_generated|Add7~1_sumout  & \Mult0|auto_generated|Add6~9_sumout ))

	.dataa(!\Mult0|auto_generated|Add7~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0|auto_generated|Add6~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft6a_in[0]~2 ),
	.sharein(\Mult0|auto_generated|wire_sft6a_in[0]~3 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft6a_in[1]~5_sumout ),
	.cout(\Mult0|auto_generated|wire_sft6a_in[1]~6 ),
	.shareout(\Mult0|auto_generated|wire_sft6a_in[1]~7 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft6a_in[1]~5 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft6a_in[1]~5 .lut_mask = 64'h00000055000055AA;
defparam \Mult0|auto_generated|wire_sft6a_in[1]~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X61_Y3_N34
dffeas \y[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|wire_sft6a_in[1]~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[3]~reg0 .is_wysiwyg = "true";
defparam \y[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \x2[4]~input (
	.i(x2[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[4]~input_o ));
// synopsys translate_off
defparam \x2[4]~input .bus_hold = "false";
defparam \x2[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y1_N14
dffeas \x2_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x2[4]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[4] .is_wysiwyg = "true";
defparam \x2_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N9
cyclonev_lcell_comb \Mult0|auto_generated|Add6~13 (
// Equation(s):
// \Mult0|auto_generated|Add6~13_sumout  = SUM(( (x1_reg[0] & x2_reg[4]) ) + ( (x1_reg[1] & x2_reg[3]) ) + ( \Mult0|auto_generated|Add6~10  ))
// \Mult0|auto_generated|Add6~14  = CARRY(( (x1_reg[0] & x2_reg[4]) ) + ( (x1_reg[1] & x2_reg[3]) ) + ( \Mult0|auto_generated|Add6~10  ))

	.dataa(!x1_reg[1]),
	.datab(!x1_reg[0]),
	.datac(gnd),
	.datad(!x2_reg[4]),
	.datae(gnd),
	.dataf(!x2_reg[3]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add6~13_sumout ),
	.cout(\Mult0|auto_generated|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add6~13 .extended_lut = "off";
defparam \Mult0|auto_generated|Add6~13 .lut_mask = 64'h0000FFAA00000033;
defparam \Mult0|auto_generated|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N3
cyclonev_lcell_comb \Mult0|auto_generated|Add7~5 (
// Equation(s):
// \Mult0|auto_generated|Add7~5_sumout  = SUM(( (x2_reg[2] & x1_reg[2]) ) + ( (x1_reg[3] & x2_reg[1]) ) + ( \Mult0|auto_generated|Add7~2  ))
// \Mult0|auto_generated|Add7~6  = CARRY(( (x2_reg[2] & x1_reg[2]) ) + ( (x1_reg[3] & x2_reg[1]) ) + ( \Mult0|auto_generated|Add7~2  ))

	.dataa(!x1_reg[3]),
	.datab(!x2_reg[2]),
	.datac(!x2_reg[1]),
	.datad(!x1_reg[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add7~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add7~5_sumout ),
	.cout(\Mult0|auto_generated|Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add7~5 .extended_lut = "off";
defparam \Mult0|auto_generated|Add7~5 .lut_mask = 64'h0000FAFA00000033;
defparam \Mult0|auto_generated|Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \x1[4]~input (
	.i(x1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[4]~input_o ));
// synopsys translate_off
defparam \x1[4]~input .bus_hold = "false";
defparam \x1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N3
cyclonev_lcell_comb \x1_reg[4]~feeder (
// Equation(s):
// \x1_reg[4]~feeder_combout  = ( \x1[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x1[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x1_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x1_reg[4]~feeder .extended_lut = "off";
defparam \x1_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x1_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N5
dffeas \x1_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x1_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[4] .is_wysiwyg = "true";
defparam \x1_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N6
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft5a_in[2] (
// Equation(s):
// \Mult0|auto_generated|wire_sft5a_in [2] = ( x2_reg[0] & ( x1_reg[4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!x1_reg[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x2_reg[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mult0|auto_generated|wire_sft5a_in [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft5a_in[2] .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft5a_in[2] .lut_mask = 64'h000000000F0F0F0F;
defparam \Mult0|auto_generated|wire_sft5a_in[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N36
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft6a_in[2]~9 (
// Equation(s):
// \Mult0|auto_generated|wire_sft6a_in[2]~9_sumout  = SUM(( !\Mult0|auto_generated|Add6~13_sumout  $ (!\Mult0|auto_generated|Add7~5_sumout  $ (\Mult0|auto_generated|wire_sft5a_in [2])) ) + ( \Mult0|auto_generated|wire_sft6a_in[1]~7  ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[1]~6  ))
// \Mult0|auto_generated|wire_sft6a_in[2]~10  = CARRY(( !\Mult0|auto_generated|Add6~13_sumout  $ (!\Mult0|auto_generated|Add7~5_sumout  $ (\Mult0|auto_generated|wire_sft5a_in [2])) ) + ( \Mult0|auto_generated|wire_sft6a_in[1]~7  ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[1]~6  ))
// \Mult0|auto_generated|wire_sft6a_in[2]~11  = SHARE((!\Mult0|auto_generated|Add6~13_sumout  & (\Mult0|auto_generated|Add7~5_sumout  & \Mult0|auto_generated|wire_sft5a_in [2])) # (\Mult0|auto_generated|Add6~13_sumout  & ((\Mult0|auto_generated|wire_sft5a_in 
// [2]) # (\Mult0|auto_generated|Add7~5_sumout ))))

	.dataa(gnd),
	.datab(!\Mult0|auto_generated|Add6~13_sumout ),
	.datac(!\Mult0|auto_generated|Add7~5_sumout ),
	.datad(!\Mult0|auto_generated|wire_sft5a_in [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft6a_in[1]~6 ),
	.sharein(\Mult0|auto_generated|wire_sft6a_in[1]~7 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft6a_in[2]~9_sumout ),
	.cout(\Mult0|auto_generated|wire_sft6a_in[2]~10 ),
	.shareout(\Mult0|auto_generated|wire_sft6a_in[2]~11 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft6a_in[2]~9 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft6a_in[2]~9 .lut_mask = 64'h0000033F00003CC3;
defparam \Mult0|auto_generated|wire_sft6a_in[2]~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X61_Y3_N37
dffeas \y[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|wire_sft6a_in[2]~9_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[4]~reg0 .is_wysiwyg = "true";
defparam \y[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \x2[5]~input (
	.i(x2[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[5]~input_o ));
// synopsys translate_off
defparam \x2[5]~input .bus_hold = "false";
defparam \x2[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y1_N17
dffeas \x2_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x2[5]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[5] .is_wysiwyg = "true";
defparam \x2_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N12
cyclonev_lcell_comb \Mult0|auto_generated|Add6~17 (
// Equation(s):
// \Mult0|auto_generated|Add6~17_sumout  = SUM(( (x1_reg[1] & x2_reg[4]) ) + ( (x1_reg[0] & x2_reg[5]) ) + ( \Mult0|auto_generated|Add6~14  ))
// \Mult0|auto_generated|Add6~18  = CARRY(( (x1_reg[1] & x2_reg[4]) ) + ( (x1_reg[0] & x2_reg[5]) ) + ( \Mult0|auto_generated|Add6~14  ))

	.dataa(!x1_reg[1]),
	.datab(!x1_reg[0]),
	.datac(!x2_reg[5]),
	.datad(!x2_reg[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add6~17_sumout ),
	.cout(\Mult0|auto_generated|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add6~17 .extended_lut = "off";
defparam \Mult0|auto_generated|Add6~17 .lut_mask = 64'h0000FCFC00000055;
defparam \Mult0|auto_generated|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N6
cyclonev_lcell_comb \Mult0|auto_generated|Add7~9 (
// Equation(s):
// \Mult0|auto_generated|Add7~9_sumout  = SUM(( (x1_reg[3] & x2_reg[2]) ) + ( (x1_reg[2] & x2_reg[3]) ) + ( \Mult0|auto_generated|Add7~6  ))
// \Mult0|auto_generated|Add7~10  = CARRY(( (x1_reg[3] & x2_reg[2]) ) + ( (x1_reg[2] & x2_reg[3]) ) + ( \Mult0|auto_generated|Add7~6  ))

	.dataa(!x1_reg[3]),
	.datab(!x1_reg[2]),
	.datac(!x2_reg[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x2_reg[3]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add7~9_sumout ),
	.cout(\Mult0|auto_generated|Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add7~9 .extended_lut = "off";
defparam \Mult0|auto_generated|Add7~9 .lut_mask = 64'h0000FFCC00000505;
defparam \Mult0|auto_generated|Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \x1[5]~input (
	.i(x1[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[5]~input_o ));
// synopsys translate_off
defparam \x1[5]~input .bus_hold = "false";
defparam \x1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N24
cyclonev_lcell_comb \x1_reg[5]~feeder (
// Equation(s):
// \x1_reg[5]~feeder_combout  = ( \x1[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x1[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x1_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x1_reg[5]~feeder .extended_lut = "off";
defparam \x1_reg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x1_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N26
dffeas \x1_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x1_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[5] .is_wysiwyg = "true";
defparam \x1_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N0
cyclonev_lcell_comb \Mult0|auto_generated|Add8~1 (
// Equation(s):
// \Mult0|auto_generated|Add8~1_sumout  = SUM(( (x2_reg[1] & x1_reg[4]) ) + ( (x2_reg[0] & x1_reg[5]) ) + ( !VCC ))
// \Mult0|auto_generated|Add8~2  = CARRY(( (x2_reg[1] & x1_reg[4]) ) + ( (x2_reg[0] & x1_reg[5]) ) + ( !VCC ))

	.dataa(!x2_reg[1]),
	.datab(!x1_reg[4]),
	.datac(!x2_reg[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x1_reg[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add8~1_sumout ),
	.cout(\Mult0|auto_generated|Add8~2 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add8~1 .extended_lut = "off";
defparam \Mult0|auto_generated|Add8~1 .lut_mask = 64'h0000FFF000001111;
defparam \Mult0|auto_generated|Add8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N39
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft6a_in[3]~13 (
// Equation(s):
// \Mult0|auto_generated|wire_sft6a_in[3]~13_sumout  = SUM(( !\Mult0|auto_generated|Add6~17_sumout  $ (!\Mult0|auto_generated|Add7~9_sumout  $ (\Mult0|auto_generated|Add8~1_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[2]~11  ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[2]~10  ))
// \Mult0|auto_generated|wire_sft6a_in[3]~14  = CARRY(( !\Mult0|auto_generated|Add6~17_sumout  $ (!\Mult0|auto_generated|Add7~9_sumout  $ (\Mult0|auto_generated|Add8~1_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[2]~11  ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[2]~10  ))
// \Mult0|auto_generated|wire_sft6a_in[3]~15  = SHARE((!\Mult0|auto_generated|Add6~17_sumout  & (\Mult0|auto_generated|Add7~9_sumout  & \Mult0|auto_generated|Add8~1_sumout )) # (\Mult0|auto_generated|Add6~17_sumout  & ((\Mult0|auto_generated|Add8~1_sumout ) 
// # (\Mult0|auto_generated|Add7~9_sumout ))))

	.dataa(!\Mult0|auto_generated|Add6~17_sumout ),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|Add7~9_sumout ),
	.datad(!\Mult0|auto_generated|Add8~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft6a_in[2]~10 ),
	.sharein(\Mult0|auto_generated|wire_sft6a_in[2]~11 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft6a_in[3]~13_sumout ),
	.cout(\Mult0|auto_generated|wire_sft6a_in[3]~14 ),
	.shareout(\Mult0|auto_generated|wire_sft6a_in[3]~15 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft6a_in[3]~13 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft6a_in[3]~13 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult0|auto_generated|wire_sft6a_in[3]~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X61_Y3_N40
dffeas \y[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|wire_sft6a_in[3]~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[5]~reg0 .is_wysiwyg = "true";
defparam \y[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \x2[6]~input (
	.i(x2[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[6]~input_o ));
// synopsys translate_off
defparam \x2[6]~input .bus_hold = "false";
defparam \x2[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y1_N20
dffeas \x2_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x2[6]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[6] .is_wysiwyg = "true";
defparam \x2_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N15
cyclonev_lcell_comb \Mult0|auto_generated|Add6~21 (
// Equation(s):
// \Mult0|auto_generated|Add6~21_sumout  = SUM(( (x1_reg[1] & x2_reg[5]) ) + ( (x1_reg[0] & x2_reg[6]) ) + ( \Mult0|auto_generated|Add6~18  ))
// \Mult0|auto_generated|Add6~22  = CARRY(( (x1_reg[1] & x2_reg[5]) ) + ( (x1_reg[0] & x2_reg[6]) ) + ( \Mult0|auto_generated|Add6~18  ))

	.dataa(!x1_reg[1]),
	.datab(!x1_reg[0]),
	.datac(gnd),
	.datad(!x2_reg[5]),
	.datae(gnd),
	.dataf(!x2_reg[6]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add6~21_sumout ),
	.cout(\Mult0|auto_generated|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add6~21 .extended_lut = "off";
defparam \Mult0|auto_generated|Add6~21 .lut_mask = 64'h0000FFCC00000055;
defparam \Mult0|auto_generated|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N41
cyclonev_io_ibuf \x1[6]~input (
	.i(x1[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[6]~input_o ));
// synopsys translate_off
defparam \x1[6]~input .bus_hold = "false";
defparam \x1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N33
cyclonev_lcell_comb \x1_reg[6]~feeder (
// Equation(s):
// \x1_reg[6]~feeder_combout  = ( \x1[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x1[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x1_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x1_reg[6]~feeder .extended_lut = "off";
defparam \x1_reg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x1_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N35
dffeas \x1_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x1_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[6] .is_wysiwyg = "true";
defparam \x1_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N15
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft8a_in[0] (
// Equation(s):
// \Mult0|auto_generated|wire_sft8a_in [0] = ( x1_reg[6] & ( x2_reg[0] ) )

	.dataa(!x2_reg[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x1_reg[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mult0|auto_generated|wire_sft8a_in [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft8a_in[0] .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft8a_in[0] .lut_mask = 64'h0000000055555555;
defparam \Mult0|auto_generated|wire_sft8a_in[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N3
cyclonev_lcell_comb \Mult0|auto_generated|Add8~5 (
// Equation(s):
// \Mult0|auto_generated|Add8~5_sumout  = SUM(( (x1_reg[4] & x2_reg[2]) ) + ( (x2_reg[1] & x1_reg[5]) ) + ( \Mult0|auto_generated|Add8~2  ))
// \Mult0|auto_generated|Add8~6  = CARRY(( (x1_reg[4] & x2_reg[2]) ) + ( (x2_reg[1] & x1_reg[5]) ) + ( \Mult0|auto_generated|Add8~2  ))

	.dataa(!x2_reg[1]),
	.datab(!x1_reg[4]),
	.datac(!x2_reg[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x1_reg[5]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add8~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add8~5_sumout ),
	.cout(\Mult0|auto_generated|Add8~6 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add8~5 .extended_lut = "off";
defparam \Mult0|auto_generated|Add8~5 .lut_mask = 64'h0000FFAA00000303;
defparam \Mult0|auto_generated|Add8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N30
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft11a_in[0]~1 (
// Equation(s):
// \Mult0|auto_generated|wire_sft11a_in[0]~1_sumout  = SUM(( !\Mult0|auto_generated|wire_sft8a_in [0] $ (!\Mult0|auto_generated|Add8~5_sumout ) ) + ( !VCC ) + ( !VCC ))
// \Mult0|auto_generated|wire_sft11a_in[0]~2  = CARRY(( !\Mult0|auto_generated|wire_sft8a_in [0] $ (!\Mult0|auto_generated|Add8~5_sumout ) ) + ( !VCC ) + ( !VCC ))
// \Mult0|auto_generated|wire_sft11a_in[0]~3  = SHARE((\Mult0|auto_generated|wire_sft8a_in [0] & \Mult0|auto_generated|Add8~5_sumout ))

	.dataa(gnd),
	.datab(!\Mult0|auto_generated|wire_sft8a_in [0]),
	.datac(!\Mult0|auto_generated|Add8~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft11a_in[0]~1_sumout ),
	.cout(\Mult0|auto_generated|wire_sft11a_in[0]~2 ),
	.shareout(\Mult0|auto_generated|wire_sft11a_in[0]~3 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft11a_in[0]~1 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft11a_in[0]~1 .lut_mask = 64'h0000030300003C3C;
defparam \Mult0|auto_generated|wire_sft11a_in[0]~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N9
cyclonev_lcell_comb \Mult0|auto_generated|Add7~13 (
// Equation(s):
// \Mult0|auto_generated|Add7~13_sumout  = SUM(( (x1_reg[2] & x2_reg[4]) ) + ( (x1_reg[3] & x2_reg[3]) ) + ( \Mult0|auto_generated|Add7~10  ))
// \Mult0|auto_generated|Add7~14  = CARRY(( (x1_reg[2] & x2_reg[4]) ) + ( (x1_reg[3] & x2_reg[3]) ) + ( \Mult0|auto_generated|Add7~10  ))

	.dataa(!x1_reg[3]),
	.datab(!x1_reg[2]),
	.datac(!x2_reg[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x2_reg[3]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add7~13_sumout ),
	.cout(\Mult0|auto_generated|Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add7~13 .extended_lut = "off";
defparam \Mult0|auto_generated|Add7~13 .lut_mask = 64'h0000FFAA00000303;
defparam \Mult0|auto_generated|Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N42
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft6a_in[4]~17 (
// Equation(s):
// \Mult0|auto_generated|wire_sft6a_in[4]~17_sumout  = SUM(( !\Mult0|auto_generated|Add6~21_sumout  $ (!\Mult0|auto_generated|wire_sft11a_in[0]~1_sumout  $ (\Mult0|auto_generated|Add7~13_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[3]~15  ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[3]~14  ))
// \Mult0|auto_generated|wire_sft6a_in[4]~18  = CARRY(( !\Mult0|auto_generated|Add6~21_sumout  $ (!\Mult0|auto_generated|wire_sft11a_in[0]~1_sumout  $ (\Mult0|auto_generated|Add7~13_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[3]~15  ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[3]~14  ))
// \Mult0|auto_generated|wire_sft6a_in[4]~19  = SHARE((!\Mult0|auto_generated|Add6~21_sumout  & (\Mult0|auto_generated|wire_sft11a_in[0]~1_sumout  & \Mult0|auto_generated|Add7~13_sumout )) # (\Mult0|auto_generated|Add6~21_sumout  & 
// ((\Mult0|auto_generated|Add7~13_sumout ) # (\Mult0|auto_generated|wire_sft11a_in[0]~1_sumout ))))

	.dataa(gnd),
	.datab(!\Mult0|auto_generated|Add6~21_sumout ),
	.datac(!\Mult0|auto_generated|wire_sft11a_in[0]~1_sumout ),
	.datad(!\Mult0|auto_generated|Add7~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft6a_in[3]~14 ),
	.sharein(\Mult0|auto_generated|wire_sft6a_in[3]~15 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft6a_in[4]~17_sumout ),
	.cout(\Mult0|auto_generated|wire_sft6a_in[4]~18 ),
	.shareout(\Mult0|auto_generated|wire_sft6a_in[4]~19 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft6a_in[4]~17 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft6a_in[4]~17 .lut_mask = 64'h0000033F00003CC3;
defparam \Mult0|auto_generated|wire_sft6a_in[4]~17 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X61_Y3_N43
dffeas \y[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|wire_sft6a_in[4]~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[6]~reg0 .is_wysiwyg = "true";
defparam \y[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N6
cyclonev_lcell_comb \Mult0|auto_generated|Add8~9 (
// Equation(s):
// \Mult0|auto_generated|Add8~9_sumout  = SUM(( (x2_reg[2] & x1_reg[5]) ) + ( (x2_reg[3] & x1_reg[4]) ) + ( \Mult0|auto_generated|Add8~6  ))
// \Mult0|auto_generated|Add8~10  = CARRY(( (x2_reg[2] & x1_reg[5]) ) + ( (x2_reg[3] & x1_reg[4]) ) + ( \Mult0|auto_generated|Add8~6  ))

	.dataa(gnd),
	.datab(!x2_reg[3]),
	.datac(!x2_reg[2]),
	.datad(!x1_reg[5]),
	.datae(gnd),
	.dataf(!x1_reg[4]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add8~9_sumout ),
	.cout(\Mult0|auto_generated|Add8~10 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add8~9 .extended_lut = "off";
defparam \Mult0|auto_generated|Add8~9 .lut_mask = 64'h0000FFCC0000000F;
defparam \Mult0|auto_generated|Add8~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \x1[7]~input (
	.i(x1[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[7]~input_o ));
// synopsys translate_off
defparam \x1[7]~input .bus_hold = "false";
defparam \x1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y1_N44
dffeas \x1_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x1[7]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[7] .is_wysiwyg = "true";
defparam \x1_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N0
cyclonev_lcell_comb \Mult0|auto_generated|Add9~13 (
// Equation(s):
// \Mult0|auto_generated|Add9~13_sumout  = SUM(( (x2_reg[1] & x1_reg[6]) ) + ( (x2_reg[0] & x1_reg[7]) ) + ( !VCC ))
// \Mult0|auto_generated|Add9~14  = CARRY(( (x2_reg[1] & x1_reg[6]) ) + ( (x2_reg[0] & x1_reg[7]) ) + ( !VCC ))

	.dataa(!x2_reg[1]),
	.datab(gnd),
	.datac(!x2_reg[0]),
	.datad(!x1_reg[6]),
	.datae(gnd),
	.dataf(!x1_reg[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add9~13_sumout ),
	.cout(\Mult0|auto_generated|Add9~14 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add9~13 .extended_lut = "off";
defparam \Mult0|auto_generated|Add9~13 .lut_mask = 64'h0000FFF000000055;
defparam \Mult0|auto_generated|Add9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N33
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft11a_in[1]~5 (
// Equation(s):
// \Mult0|auto_generated|wire_sft11a_in[1]~5_sumout  = SUM(( !\Mult0|auto_generated|Add8~9_sumout  $ (!\Mult0|auto_generated|Add9~13_sumout ) ) + ( \Mult0|auto_generated|wire_sft11a_in[0]~3  ) + ( \Mult0|auto_generated|wire_sft11a_in[0]~2  ))
// \Mult0|auto_generated|wire_sft11a_in[1]~6  = CARRY(( !\Mult0|auto_generated|Add8~9_sumout  $ (!\Mult0|auto_generated|Add9~13_sumout ) ) + ( \Mult0|auto_generated|wire_sft11a_in[0]~3  ) + ( \Mult0|auto_generated|wire_sft11a_in[0]~2  ))
// \Mult0|auto_generated|wire_sft11a_in[1]~7  = SHARE((\Mult0|auto_generated|Add8~9_sumout  & \Mult0|auto_generated|Add9~13_sumout ))

	.dataa(!\Mult0|auto_generated|Add8~9_sumout ),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|Add9~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft11a_in[0]~2 ),
	.sharein(\Mult0|auto_generated|wire_sft11a_in[0]~3 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft11a_in[1]~5_sumout ),
	.cout(\Mult0|auto_generated|wire_sft11a_in[1]~6 ),
	.shareout(\Mult0|auto_generated|wire_sft11a_in[1]~7 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft11a_in[1]~5 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft11a_in[1]~5 .lut_mask = 64'h0000050500005A5A;
defparam \Mult0|auto_generated|wire_sft11a_in[1]~5 .shared_arith = "on";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \x2[7]~input (
	.i(x2[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[7]~input_o ));
// synopsys translate_off
defparam \x2[7]~input .bus_hold = "false";
defparam \x2[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y1_N23
dffeas \x2_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x2[7]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[7] .is_wysiwyg = "true";
defparam \x2_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N18
cyclonev_lcell_comb \Mult0|auto_generated|Add6~25 (
// Equation(s):
// \Mult0|auto_generated|Add6~25_sumout  = SUM(( (x1_reg[0] & x2_reg[7]) ) + ( (x1_reg[1] & x2_reg[6]) ) + ( \Mult0|auto_generated|Add6~22  ))
// \Mult0|auto_generated|Add6~26  = CARRY(( (x1_reg[0] & x2_reg[7]) ) + ( (x1_reg[1] & x2_reg[6]) ) + ( \Mult0|auto_generated|Add6~22  ))

	.dataa(!x1_reg[1]),
	.datab(!x1_reg[0]),
	.datac(gnd),
	.datad(!x2_reg[7]),
	.datae(gnd),
	.dataf(!x2_reg[6]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add6~25_sumout ),
	.cout(\Mult0|auto_generated|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add6~25 .extended_lut = "off";
defparam \Mult0|auto_generated|Add6~25 .lut_mask = 64'h0000FFAA00000033;
defparam \Mult0|auto_generated|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N12
cyclonev_lcell_comb \Mult0|auto_generated|Add7~17 (
// Equation(s):
// \Mult0|auto_generated|Add7~17_sumout  = SUM(( (x1_reg[3] & x2_reg[4]) ) + ( (x1_reg[2] & x2_reg[5]) ) + ( \Mult0|auto_generated|Add7~14  ))
// \Mult0|auto_generated|Add7~18  = CARRY(( (x1_reg[3] & x2_reg[4]) ) + ( (x1_reg[2] & x2_reg[5]) ) + ( \Mult0|auto_generated|Add7~14  ))

	.dataa(!x1_reg[3]),
	.datab(!x1_reg[2]),
	.datac(!x2_reg[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x2_reg[5]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add7~17_sumout ),
	.cout(\Mult0|auto_generated|Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add7~17 .extended_lut = "off";
defparam \Mult0|auto_generated|Add7~17 .lut_mask = 64'h0000FFCC00000505;
defparam \Mult0|auto_generated|Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N45
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft6a_in[5]~21 (
// Equation(s):
// \Mult0|auto_generated|wire_sft6a_in[5]~21_sumout  = SUM(( !\Mult0|auto_generated|wire_sft11a_in[1]~5_sumout  $ (!\Mult0|auto_generated|Add6~25_sumout  $ (\Mult0|auto_generated|Add7~17_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[4]~19  ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[4]~18  ))
// \Mult0|auto_generated|wire_sft6a_in[5]~22  = CARRY(( !\Mult0|auto_generated|wire_sft11a_in[1]~5_sumout  $ (!\Mult0|auto_generated|Add6~25_sumout  $ (\Mult0|auto_generated|Add7~17_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[4]~19  ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[4]~18  ))
// \Mult0|auto_generated|wire_sft6a_in[5]~23  = SHARE((!\Mult0|auto_generated|wire_sft11a_in[1]~5_sumout  & (\Mult0|auto_generated|Add6~25_sumout  & \Mult0|auto_generated|Add7~17_sumout )) # (\Mult0|auto_generated|wire_sft11a_in[1]~5_sumout  & 
// ((\Mult0|auto_generated|Add7~17_sumout ) # (\Mult0|auto_generated|Add6~25_sumout ))))

	.dataa(!\Mult0|auto_generated|wire_sft11a_in[1]~5_sumout ),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|Add6~25_sumout ),
	.datad(!\Mult0|auto_generated|Add7~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft6a_in[4]~18 ),
	.sharein(\Mult0|auto_generated|wire_sft6a_in[4]~19 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft6a_in[5]~21_sumout ),
	.cout(\Mult0|auto_generated|wire_sft6a_in[5]~22 ),
	.shareout(\Mult0|auto_generated|wire_sft6a_in[5]~23 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft6a_in[5]~21 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft6a_in[5]~21 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult0|auto_generated|wire_sft6a_in[5]~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X61_Y3_N47
dffeas \y[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|wire_sft6a_in[5]~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[7]~reg0 .is_wysiwyg = "true";
defparam \y[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N15
cyclonev_lcell_comb \Mult0|auto_generated|Add7~21 (
// Equation(s):
// \Mult0|auto_generated|Add7~21_sumout  = SUM(( (x1_reg[3] & x2_reg[5]) ) + ( (x1_reg[2] & x2_reg[6]) ) + ( \Mult0|auto_generated|Add7~18  ))
// \Mult0|auto_generated|Add7~22  = CARRY(( (x1_reg[3] & x2_reg[5]) ) + ( (x1_reg[2] & x2_reg[6]) ) + ( \Mult0|auto_generated|Add7~18  ))

	.dataa(!x1_reg[3]),
	.datab(!x1_reg[2]),
	.datac(!x2_reg[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x2_reg[6]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add7~21_sumout ),
	.cout(\Mult0|auto_generated|Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add7~21 .extended_lut = "off";
defparam \Mult0|auto_generated|Add7~21 .lut_mask = 64'h0000FFCC00000505;
defparam \Mult0|auto_generated|Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \x2[8]~input (
	.i(x2[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[8]~input_o ));
// synopsys translate_off
defparam \x2[8]~input .bus_hold = "false";
defparam \x2[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y1_N26
dffeas \x2_reg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x2[8]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[8] .is_wysiwyg = "true";
defparam \x2_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N21
cyclonev_lcell_comb \Mult0|auto_generated|Add6~29 (
// Equation(s):
// \Mult0|auto_generated|Add6~29_sumout  = SUM(( (x1_reg[0] & x2_reg[8]) ) + ( (x1_reg[1] & x2_reg[7]) ) + ( \Mult0|auto_generated|Add6~26  ))
// \Mult0|auto_generated|Add6~30  = CARRY(( (x1_reg[0] & x2_reg[8]) ) + ( (x1_reg[1] & x2_reg[7]) ) + ( \Mult0|auto_generated|Add6~26  ))

	.dataa(!x1_reg[1]),
	.datab(!x1_reg[0]),
	.datac(!x2_reg[7]),
	.datad(!x2_reg[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add6~29_sumout ),
	.cout(\Mult0|auto_generated|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add6~29 .extended_lut = "off";
defparam \Mult0|auto_generated|Add6~29 .lut_mask = 64'h0000FAFA00000033;
defparam \Mult0|auto_generated|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \x1[8]~input (
	.i(x1[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[8]~input_o ));
// synopsys translate_off
defparam \x1[8]~input .bus_hold = "false";
defparam \x1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y2_N53
dffeas \x1_reg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x1[8]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[8] .is_wysiwyg = "true";
defparam \x1_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N57
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft10a_in[2] (
// Equation(s):
// \Mult0|auto_generated|wire_sft10a_in [2] = ( x1_reg[8] & ( x2_reg[0] ) )

	.dataa(!x2_reg[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x1_reg[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mult0|auto_generated|wire_sft10a_in [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft10a_in[2] .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft10a_in[2] .lut_mask = 64'h0000000055555555;
defparam \Mult0|auto_generated|wire_sft10a_in[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N9
cyclonev_lcell_comb \Mult0|auto_generated|Add8~13 (
// Equation(s):
// \Mult0|auto_generated|Add8~13_sumout  = SUM(( (x2_reg[4] & x1_reg[4]) ) + ( (x2_reg[3] & x1_reg[5]) ) + ( \Mult0|auto_generated|Add8~10  ))
// \Mult0|auto_generated|Add8~14  = CARRY(( (x2_reg[4] & x1_reg[4]) ) + ( (x2_reg[3] & x1_reg[5]) ) + ( \Mult0|auto_generated|Add8~10  ))

	.dataa(!x2_reg[4]),
	.datab(!x2_reg[3]),
	.datac(!x1_reg[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x1_reg[5]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add8~13_sumout ),
	.cout(\Mult0|auto_generated|Add8~14 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add8~13 .extended_lut = "off";
defparam \Mult0|auto_generated|Add8~13 .lut_mask = 64'h0000FFCC00000505;
defparam \Mult0|auto_generated|Add8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N3
cyclonev_lcell_comb \Mult0|auto_generated|Add9~17 (
// Equation(s):
// \Mult0|auto_generated|Add9~17_sumout  = SUM(( (x2_reg[2] & x1_reg[6]) ) + ( (x2_reg[1] & x1_reg[7]) ) + ( \Mult0|auto_generated|Add9~14  ))
// \Mult0|auto_generated|Add9~18  = CARRY(( (x2_reg[2] & x1_reg[6]) ) + ( (x2_reg[1] & x1_reg[7]) ) + ( \Mult0|auto_generated|Add9~14  ))

	.dataa(!x2_reg[1]),
	.datab(gnd),
	.datac(!x2_reg[2]),
	.datad(!x1_reg[6]),
	.datae(gnd),
	.dataf(!x1_reg[7]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add9~17_sumout ),
	.cout(\Mult0|auto_generated|Add9~18 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add9~17 .extended_lut = "off";
defparam \Mult0|auto_generated|Add9~17 .lut_mask = 64'h0000FFAA0000000F;
defparam \Mult0|auto_generated|Add9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N36
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft11a_in[2]~9 (
// Equation(s):
// \Mult0|auto_generated|wire_sft11a_in[2]~9_sumout  = SUM(( !\Mult0|auto_generated|wire_sft10a_in [2] $ (!\Mult0|auto_generated|Add8~13_sumout  $ (\Mult0|auto_generated|Add9~17_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[1]~7  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[1]~6  ))
// \Mult0|auto_generated|wire_sft11a_in[2]~10  = CARRY(( !\Mult0|auto_generated|wire_sft10a_in [2] $ (!\Mult0|auto_generated|Add8~13_sumout  $ (\Mult0|auto_generated|Add9~17_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[1]~7  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[1]~6  ))
// \Mult0|auto_generated|wire_sft11a_in[2]~11  = SHARE((!\Mult0|auto_generated|wire_sft10a_in [2] & (\Mult0|auto_generated|Add8~13_sumout  & \Mult0|auto_generated|Add9~17_sumout )) # (\Mult0|auto_generated|wire_sft10a_in [2] & 
// ((\Mult0|auto_generated|Add9~17_sumout ) # (\Mult0|auto_generated|Add8~13_sumout ))))

	.dataa(gnd),
	.datab(!\Mult0|auto_generated|wire_sft10a_in [2]),
	.datac(!\Mult0|auto_generated|Add8~13_sumout ),
	.datad(!\Mult0|auto_generated|Add9~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft11a_in[1]~6 ),
	.sharein(\Mult0|auto_generated|wire_sft11a_in[1]~7 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft11a_in[2]~9_sumout ),
	.cout(\Mult0|auto_generated|wire_sft11a_in[2]~10 ),
	.shareout(\Mult0|auto_generated|wire_sft11a_in[2]~11 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft11a_in[2]~9 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft11a_in[2]~9 .lut_mask = 64'h0000033F00003CC3;
defparam \Mult0|auto_generated|wire_sft11a_in[2]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N48
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft6a_in[6]~25 (
// Equation(s):
// \Mult0|auto_generated|wire_sft6a_in[6]~25_sumout  = SUM(( !\Mult0|auto_generated|Add7~21_sumout  $ (!\Mult0|auto_generated|Add6~29_sumout  $ (\Mult0|auto_generated|wire_sft11a_in[2]~9_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[5]~23  ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[5]~22  ))
// \Mult0|auto_generated|wire_sft6a_in[6]~26  = CARRY(( !\Mult0|auto_generated|Add7~21_sumout  $ (!\Mult0|auto_generated|Add6~29_sumout  $ (\Mult0|auto_generated|wire_sft11a_in[2]~9_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[5]~23  ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[5]~22  ))
// \Mult0|auto_generated|wire_sft6a_in[6]~27  = SHARE((!\Mult0|auto_generated|Add7~21_sumout  & (\Mult0|auto_generated|Add6~29_sumout  & \Mult0|auto_generated|wire_sft11a_in[2]~9_sumout )) # (\Mult0|auto_generated|Add7~21_sumout  & 
// ((\Mult0|auto_generated|wire_sft11a_in[2]~9_sumout ) # (\Mult0|auto_generated|Add6~29_sumout ))))

	.dataa(gnd),
	.datab(!\Mult0|auto_generated|Add7~21_sumout ),
	.datac(!\Mult0|auto_generated|Add6~29_sumout ),
	.datad(!\Mult0|auto_generated|wire_sft11a_in[2]~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft6a_in[5]~22 ),
	.sharein(\Mult0|auto_generated|wire_sft6a_in[5]~23 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft6a_in[6]~25_sumout ),
	.cout(\Mult0|auto_generated|wire_sft6a_in[6]~26 ),
	.shareout(\Mult0|auto_generated|wire_sft6a_in[6]~27 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft6a_in[6]~25 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft6a_in[6]~25 .lut_mask = 64'h0000033F00003CC3;
defparam \Mult0|auto_generated|wire_sft6a_in[6]~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X61_Y3_N49
dffeas \y[8]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|wire_sft6a_in[6]~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[8]~reg0 .is_wysiwyg = "true";
defparam \y[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \x1[9]~input (
	.i(x1[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[9]~input_o ));
// synopsys translate_off
defparam \x1[9]~input .bus_hold = "false";
defparam \x1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N48
cyclonev_lcell_comb \x1_reg[9]~feeder (
// Equation(s):
// \x1_reg[9]~feeder_combout  = ( \x1[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x1[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x1_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x1_reg[9]~feeder .extended_lut = "off";
defparam \x1_reg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x1_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N50
dffeas \x1_reg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x1_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[9] .is_wysiwyg = "true";
defparam \x1_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N0
cyclonev_lcell_comb \Mult0|auto_generated|Add10~9 (
// Equation(s):
// \Mult0|auto_generated|Add10~9_sumout  = SUM(( (x2_reg[0] & x1_reg[9]) ) + ( (x2_reg[1] & x1_reg[8]) ) + ( !VCC ))
// \Mult0|auto_generated|Add10~10  = CARRY(( (x2_reg[0] & x1_reg[9]) ) + ( (x2_reg[1] & x1_reg[8]) ) + ( !VCC ))

	.dataa(gnd),
	.datab(!x2_reg[1]),
	.datac(!x2_reg[0]),
	.datad(!x1_reg[9]),
	.datae(gnd),
	.dataf(!x1_reg[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add10~9_sumout ),
	.cout(\Mult0|auto_generated|Add10~10 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add10~9 .extended_lut = "off";
defparam \Mult0|auto_generated|Add10~9 .lut_mask = 64'h0000FFCC0000000F;
defparam \Mult0|auto_generated|Add10~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N12
cyclonev_lcell_comb \Mult0|auto_generated|Add8~17 (
// Equation(s):
// \Mult0|auto_generated|Add8~17_sumout  = SUM(( (x1_reg[4] & x2_reg[5]) ) + ( (x2_reg[4] & x1_reg[5]) ) + ( \Mult0|auto_generated|Add8~14  ))
// \Mult0|auto_generated|Add8~18  = CARRY(( (x1_reg[4] & x2_reg[5]) ) + ( (x2_reg[4] & x1_reg[5]) ) + ( \Mult0|auto_generated|Add8~14  ))

	.dataa(gnd),
	.datab(!x1_reg[4]),
	.datac(!x2_reg[4]),
	.datad(!x2_reg[5]),
	.datae(gnd),
	.dataf(!x1_reg[5]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add8~17_sumout ),
	.cout(\Mult0|auto_generated|Add8~18 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add8~17 .extended_lut = "off";
defparam \Mult0|auto_generated|Add8~17 .lut_mask = 64'h0000FFF000000033;
defparam \Mult0|auto_generated|Add8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N6
cyclonev_lcell_comb \Mult0|auto_generated|Add9~21 (
// Equation(s):
// \Mult0|auto_generated|Add9~21_sumout  = SUM(( (x2_reg[3] & x1_reg[6]) ) + ( (x2_reg[2] & x1_reg[7]) ) + ( \Mult0|auto_generated|Add9~18  ))
// \Mult0|auto_generated|Add9~22  = CARRY(( (x2_reg[3] & x1_reg[6]) ) + ( (x2_reg[2] & x1_reg[7]) ) + ( \Mult0|auto_generated|Add9~18  ))

	.dataa(gnd),
	.datab(!x2_reg[3]),
	.datac(!x2_reg[2]),
	.datad(!x1_reg[6]),
	.datae(gnd),
	.dataf(!x1_reg[7]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add9~21_sumout ),
	.cout(\Mult0|auto_generated|Add9~22 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add9~21 .extended_lut = "off";
defparam \Mult0|auto_generated|Add9~21 .lut_mask = 64'h0000FFF000000033;
defparam \Mult0|auto_generated|Add9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N39
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft11a_in[3]~13 (
// Equation(s):
// \Mult0|auto_generated|wire_sft11a_in[3]~13_sumout  = SUM(( !\Mult0|auto_generated|Add10~9_sumout  $ (!\Mult0|auto_generated|Add8~17_sumout  $ (\Mult0|auto_generated|Add9~21_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[2]~11  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[2]~10  ))
// \Mult0|auto_generated|wire_sft11a_in[3]~14  = CARRY(( !\Mult0|auto_generated|Add10~9_sumout  $ (!\Mult0|auto_generated|Add8~17_sumout  $ (\Mult0|auto_generated|Add9~21_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[2]~11  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[2]~10  ))
// \Mult0|auto_generated|wire_sft11a_in[3]~15  = SHARE((!\Mult0|auto_generated|Add10~9_sumout  & (\Mult0|auto_generated|Add8~17_sumout  & \Mult0|auto_generated|Add9~21_sumout )) # (\Mult0|auto_generated|Add10~9_sumout  & 
// ((\Mult0|auto_generated|Add9~21_sumout ) # (\Mult0|auto_generated|Add8~17_sumout ))))

	.dataa(!\Mult0|auto_generated|Add10~9_sumout ),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|Add8~17_sumout ),
	.datad(!\Mult0|auto_generated|Add9~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft11a_in[2]~10 ),
	.sharein(\Mult0|auto_generated|wire_sft11a_in[2]~11 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft11a_in[3]~13_sumout ),
	.cout(\Mult0|auto_generated|wire_sft11a_in[3]~14 ),
	.shareout(\Mult0|auto_generated|wire_sft11a_in[3]~15 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft11a_in[3]~13 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft11a_in[3]~13 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult0|auto_generated|wire_sft11a_in[3]~13 .shared_arith = "on";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \x2[9]~input (
	.i(x2[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[9]~input_o ));
// synopsys translate_off
defparam \x2[9]~input .bus_hold = "false";
defparam \x2[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y1_N29
dffeas \x2_reg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x2[9]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[9] .is_wysiwyg = "true";
defparam \x2_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N24
cyclonev_lcell_comb \Mult0|auto_generated|Add6~33 (
// Equation(s):
// \Mult0|auto_generated|Add6~33_sumout  = SUM(( (x1_reg[0] & x2_reg[9]) ) + ( (x1_reg[1] & x2_reg[8]) ) + ( \Mult0|auto_generated|Add6~30  ))
// \Mult0|auto_generated|Add6~34  = CARRY(( (x1_reg[0] & x2_reg[9]) ) + ( (x1_reg[1] & x2_reg[8]) ) + ( \Mult0|auto_generated|Add6~30  ))

	.dataa(!x1_reg[1]),
	.datab(!x1_reg[0]),
	.datac(!x2_reg[8]),
	.datad(!x2_reg[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add6~33_sumout ),
	.cout(\Mult0|auto_generated|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add6~33 .extended_lut = "off";
defparam \Mult0|auto_generated|Add6~33 .lut_mask = 64'h0000FAFA00000033;
defparam \Mult0|auto_generated|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N18
cyclonev_lcell_comb \Mult0|auto_generated|Add7~25 (
// Equation(s):
// \Mult0|auto_generated|Add7~25_sumout  = SUM(( (x1_reg[2] & x2_reg[7]) ) + ( (x1_reg[3] & x2_reg[6]) ) + ( \Mult0|auto_generated|Add7~22  ))
// \Mult0|auto_generated|Add7~26  = CARRY(( (x1_reg[2] & x2_reg[7]) ) + ( (x1_reg[3] & x2_reg[6]) ) + ( \Mult0|auto_generated|Add7~22  ))

	.dataa(!x1_reg[3]),
	.datab(!x1_reg[2]),
	.datac(!x2_reg[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x2_reg[6]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add7~25_sumout ),
	.cout(\Mult0|auto_generated|Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add7~25 .extended_lut = "off";
defparam \Mult0|auto_generated|Add7~25 .lut_mask = 64'h0000FFAA00000303;
defparam \Mult0|auto_generated|Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N51
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft6a_in[7]~29 (
// Equation(s):
// \Mult0|auto_generated|wire_sft6a_in[7]~29_sumout  = SUM(( !\Mult0|auto_generated|wire_sft11a_in[3]~13_sumout  $ (!\Mult0|auto_generated|Add6~33_sumout  $ (\Mult0|auto_generated|Add7~25_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[6]~27  ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[6]~26  ))
// \Mult0|auto_generated|wire_sft6a_in[7]~30  = CARRY(( !\Mult0|auto_generated|wire_sft11a_in[3]~13_sumout  $ (!\Mult0|auto_generated|Add6~33_sumout  $ (\Mult0|auto_generated|Add7~25_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[6]~27  ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[6]~26  ))
// \Mult0|auto_generated|wire_sft6a_in[7]~31  = SHARE((!\Mult0|auto_generated|wire_sft11a_in[3]~13_sumout  & (\Mult0|auto_generated|Add6~33_sumout  & \Mult0|auto_generated|Add7~25_sumout )) # (\Mult0|auto_generated|wire_sft11a_in[3]~13_sumout  & 
// ((\Mult0|auto_generated|Add7~25_sumout ) # (\Mult0|auto_generated|Add6~33_sumout ))))

	.dataa(!\Mult0|auto_generated|wire_sft11a_in[3]~13_sumout ),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|Add6~33_sumout ),
	.datad(!\Mult0|auto_generated|Add7~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft6a_in[6]~26 ),
	.sharein(\Mult0|auto_generated|wire_sft6a_in[6]~27 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft6a_in[7]~29_sumout ),
	.cout(\Mult0|auto_generated|wire_sft6a_in[7]~30 ),
	.shareout(\Mult0|auto_generated|wire_sft6a_in[7]~31 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft6a_in[7]~29 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft6a_in[7]~29 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult0|auto_generated|wire_sft6a_in[7]~29 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X61_Y3_N52
dffeas \y[9]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|wire_sft6a_in[7]~29_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[9]~reg0 .is_wysiwyg = "true";
defparam \y[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N15
cyclonev_lcell_comb \Mult0|auto_generated|Add8~21 (
// Equation(s):
// \Mult0|auto_generated|Add8~21_sumout  = SUM(( (x1_reg[5] & x2_reg[5]) ) + ( (x2_reg[6] & x1_reg[4]) ) + ( \Mult0|auto_generated|Add8~18  ))
// \Mult0|auto_generated|Add8~22  = CARRY(( (x1_reg[5] & x2_reg[5]) ) + ( (x2_reg[6] & x1_reg[4]) ) + ( \Mult0|auto_generated|Add8~18  ))

	.dataa(!x2_reg[6]),
	.datab(!x1_reg[4]),
	.datac(!x1_reg[5]),
	.datad(!x2_reg[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add8~21_sumout ),
	.cout(\Mult0|auto_generated|Add8~22 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add8~21 .extended_lut = "off";
defparam \Mult0|auto_generated|Add8~21 .lut_mask = 64'h0000EEEE0000000F;
defparam \Mult0|auto_generated|Add8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N3
cyclonev_lcell_comb \Mult0|auto_generated|Add10~13 (
// Equation(s):
// \Mult0|auto_generated|Add10~13_sumout  = SUM(( (x2_reg[1] & x1_reg[9]) ) + ( (x2_reg[2] & x1_reg[8]) ) + ( \Mult0|auto_generated|Add10~10  ))
// \Mult0|auto_generated|Add10~14  = CARRY(( (x2_reg[1] & x1_reg[9]) ) + ( (x2_reg[2] & x1_reg[8]) ) + ( \Mult0|auto_generated|Add10~10  ))

	.dataa(!x2_reg[2]),
	.datab(!x2_reg[1]),
	.datac(!x1_reg[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x1_reg[8]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add10~13_sumout ),
	.cout(\Mult0|auto_generated|Add10~14 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add10~13 .extended_lut = "off";
defparam \Mult0|auto_generated|Add10~13 .lut_mask = 64'h0000FFAA00000303;
defparam \Mult0|auto_generated|Add10~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N9
cyclonev_lcell_comb \Mult0|auto_generated|Add9~25 (
// Equation(s):
// \Mult0|auto_generated|Add9~25_sumout  = SUM(( (x2_reg[4] & x1_reg[6]) ) + ( (x2_reg[3] & x1_reg[7]) ) + ( \Mult0|auto_generated|Add9~22  ))
// \Mult0|auto_generated|Add9~26  = CARRY(( (x2_reg[4] & x1_reg[6]) ) + ( (x2_reg[3] & x1_reg[7]) ) + ( \Mult0|auto_generated|Add9~22  ))

	.dataa(gnd),
	.datab(!x2_reg[3]),
	.datac(!x2_reg[4]),
	.datad(!x1_reg[6]),
	.datae(gnd),
	.dataf(!x1_reg[7]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add9~25_sumout ),
	.cout(\Mult0|auto_generated|Add9~26 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add9~25 .extended_lut = "off";
defparam \Mult0|auto_generated|Add9~25 .lut_mask = 64'h0000FFCC0000000F;
defparam \Mult0|auto_generated|Add9~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N42
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft11a_in[4]~17 (
// Equation(s):
// \Mult0|auto_generated|wire_sft11a_in[4]~17_sumout  = SUM(( !\Mult0|auto_generated|Add8~21_sumout  $ (!\Mult0|auto_generated|Add10~13_sumout  $ (\Mult0|auto_generated|Add9~25_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[3]~15  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[3]~14  ))
// \Mult0|auto_generated|wire_sft11a_in[4]~18  = CARRY(( !\Mult0|auto_generated|Add8~21_sumout  $ (!\Mult0|auto_generated|Add10~13_sumout  $ (\Mult0|auto_generated|Add9~25_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[3]~15  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[3]~14  ))
// \Mult0|auto_generated|wire_sft11a_in[4]~19  = SHARE((!\Mult0|auto_generated|Add8~21_sumout  & (\Mult0|auto_generated|Add10~13_sumout  & \Mult0|auto_generated|Add9~25_sumout )) # (\Mult0|auto_generated|Add8~21_sumout  & 
// ((\Mult0|auto_generated|Add9~25_sumout ) # (\Mult0|auto_generated|Add10~13_sumout ))))

	.dataa(gnd),
	.datab(!\Mult0|auto_generated|Add8~21_sumout ),
	.datac(!\Mult0|auto_generated|Add10~13_sumout ),
	.datad(!\Mult0|auto_generated|Add9~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft11a_in[3]~14 ),
	.sharein(\Mult0|auto_generated|wire_sft11a_in[3]~15 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft11a_in[4]~17_sumout ),
	.cout(\Mult0|auto_generated|wire_sft11a_in[4]~18 ),
	.shareout(\Mult0|auto_generated|wire_sft11a_in[4]~19 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft11a_in[4]~17 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft11a_in[4]~17 .lut_mask = 64'h0000033F00003CC3;
defparam \Mult0|auto_generated|wire_sft11a_in[4]~17 .shared_arith = "on";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \x2[10]~input (
	.i(x2[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[10]~input_o ));
// synopsys translate_off
defparam \x2[10]~input .bus_hold = "false";
defparam \x2[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y1_N32
dffeas \x2_reg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x2[10]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[10] .is_wysiwyg = "true";
defparam \x2_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N27
cyclonev_lcell_comb \Mult0|auto_generated|Add6~37 (
// Equation(s):
// \Mult0|auto_generated|Add6~37_sumout  = SUM(( (x1_reg[1] & x2_reg[9]) ) + ( (x1_reg[0] & x2_reg[10]) ) + ( \Mult0|auto_generated|Add6~34  ))
// \Mult0|auto_generated|Add6~38  = CARRY(( (x1_reg[1] & x2_reg[9]) ) + ( (x1_reg[0] & x2_reg[10]) ) + ( \Mult0|auto_generated|Add6~34  ))

	.dataa(!x1_reg[1]),
	.datab(!x1_reg[0]),
	.datac(gnd),
	.datad(!x2_reg[9]),
	.datae(gnd),
	.dataf(!x2_reg[10]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add6~37_sumout ),
	.cout(\Mult0|auto_generated|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add6~37 .extended_lut = "off";
defparam \Mult0|auto_generated|Add6~37 .lut_mask = 64'h0000FFCC00000055;
defparam \Mult0|auto_generated|Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \x1[10]~input (
	.i(x1[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[10]~input_o ));
// synopsys translate_off
defparam \x1[10]~input .bus_hold = "false";
defparam \x1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y1_N38
dffeas \x1_reg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x1[10]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[10] .is_wysiwyg = "true";
defparam \x1_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N45
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft13a_in[0] (
// Equation(s):
// \Mult0|auto_generated|wire_sft13a_in [0] = ( x1_reg[10] & ( x2_reg[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!x2_reg[0]),
	.datad(gnd),
	.datae(!x1_reg[10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mult0|auto_generated|wire_sft13a_in [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft13a_in[0] .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft13a_in[0] .lut_mask = 64'h00000F0F00000F0F;
defparam \Mult0|auto_generated|wire_sft13a_in[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N21
cyclonev_lcell_comb \Mult0|auto_generated|Add7~37 (
// Equation(s):
// \Mult0|auto_generated|Add7~37_sumout  = SUM(( (x1_reg[3] & x2_reg[7]) ) + ( (x1_reg[2] & x2_reg[8]) ) + ( \Mult0|auto_generated|Add7~26  ))
// \Mult0|auto_generated|Add7~38  = CARRY(( (x1_reg[3] & x2_reg[7]) ) + ( (x1_reg[2] & x2_reg[8]) ) + ( \Mult0|auto_generated|Add7~26  ))

	.dataa(!x1_reg[3]),
	.datab(!x1_reg[2]),
	.datac(!x2_reg[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x2_reg[8]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add7~37_sumout ),
	.cout(\Mult0|auto_generated|Add7~38 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add7~37 .extended_lut = "off";
defparam \Mult0|auto_generated|Add7~37 .lut_mask = 64'h0000FFCC00000505;
defparam \Mult0|auto_generated|Add7~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N0
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft16a_in[0]~1 (
// Equation(s):
// \Mult0|auto_generated|wire_sft16a_in[0]~1_sumout  = SUM(( !\Mult0|auto_generated|wire_sft13a_in [0] $ (!\Mult0|auto_generated|Add7~37_sumout ) ) + ( !VCC ) + ( !VCC ))
// \Mult0|auto_generated|wire_sft16a_in[0]~2  = CARRY(( !\Mult0|auto_generated|wire_sft13a_in [0] $ (!\Mult0|auto_generated|Add7~37_sumout ) ) + ( !VCC ) + ( !VCC ))
// \Mult0|auto_generated|wire_sft16a_in[0]~3  = SHARE((\Mult0|auto_generated|wire_sft13a_in [0] & \Mult0|auto_generated|Add7~37_sumout ))

	.dataa(gnd),
	.datab(!\Mult0|auto_generated|wire_sft13a_in [0]),
	.datac(!\Mult0|auto_generated|Add7~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft16a_in[0]~1_sumout ),
	.cout(\Mult0|auto_generated|wire_sft16a_in[0]~2 ),
	.shareout(\Mult0|auto_generated|wire_sft16a_in[0]~3 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft16a_in[0]~1 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft16a_in[0]~1 .lut_mask = 64'h0000030300003C3C;
defparam \Mult0|auto_generated|wire_sft16a_in[0]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N54
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft6a_in[8]~33 (
// Equation(s):
// \Mult0|auto_generated|wire_sft6a_in[8]~33_sumout  = SUM(( !\Mult0|auto_generated|wire_sft11a_in[4]~17_sumout  $ (!\Mult0|auto_generated|Add6~37_sumout  $ (\Mult0|auto_generated|wire_sft16a_in[0]~1_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[7]~31  
// ) + ( \Mult0|auto_generated|wire_sft6a_in[7]~30  ))
// \Mult0|auto_generated|wire_sft6a_in[8]~34  = CARRY(( !\Mult0|auto_generated|wire_sft11a_in[4]~17_sumout  $ (!\Mult0|auto_generated|Add6~37_sumout  $ (\Mult0|auto_generated|wire_sft16a_in[0]~1_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[7]~31  ) + 
// ( \Mult0|auto_generated|wire_sft6a_in[7]~30  ))
// \Mult0|auto_generated|wire_sft6a_in[8]~35  = SHARE((!\Mult0|auto_generated|wire_sft11a_in[4]~17_sumout  & (\Mult0|auto_generated|Add6~37_sumout  & \Mult0|auto_generated|wire_sft16a_in[0]~1_sumout )) # (\Mult0|auto_generated|wire_sft11a_in[4]~17_sumout  & 
// ((\Mult0|auto_generated|wire_sft16a_in[0]~1_sumout ) # (\Mult0|auto_generated|Add6~37_sumout ))))

	.dataa(gnd),
	.datab(!\Mult0|auto_generated|wire_sft11a_in[4]~17_sumout ),
	.datac(!\Mult0|auto_generated|Add6~37_sumout ),
	.datad(!\Mult0|auto_generated|wire_sft16a_in[0]~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft6a_in[7]~30 ),
	.sharein(\Mult0|auto_generated|wire_sft6a_in[7]~31 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft6a_in[8]~33_sumout ),
	.cout(\Mult0|auto_generated|wire_sft6a_in[8]~34 ),
	.shareout(\Mult0|auto_generated|wire_sft6a_in[8]~35 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft6a_in[8]~33 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft6a_in[8]~33 .lut_mask = 64'h0000033F00003CC3;
defparam \Mult0|auto_generated|wire_sft6a_in[8]~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X61_Y3_N56
dffeas \y[10]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|wire_sft6a_in[8]~33_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[10]~reg0 .is_wysiwyg = "true";
defparam \y[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \x2[11]~input (
	.i(x2[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[11]~input_o ));
// synopsys translate_off
defparam \x2[11]~input .bus_hold = "false";
defparam \x2[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y1_N35
dffeas \x2_reg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x2[11]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[11] .is_wysiwyg = "true";
defparam \x2_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N30
cyclonev_lcell_comb \Mult0|auto_generated|Add6~41 (
// Equation(s):
// \Mult0|auto_generated|Add6~41_sumout  = SUM(( (x1_reg[0] & x2_reg[11]) ) + ( (x1_reg[1] & x2_reg[10]) ) + ( \Mult0|auto_generated|Add6~38  ))
// \Mult0|auto_generated|Add6~42  = CARRY(( (x1_reg[0] & x2_reg[11]) ) + ( (x1_reg[1] & x2_reg[10]) ) + ( \Mult0|auto_generated|Add6~38  ))

	.dataa(!x1_reg[1]),
	.datab(!x1_reg[0]),
	.datac(gnd),
	.datad(!x2_reg[11]),
	.datae(gnd),
	.dataf(!x2_reg[10]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add6~41_sumout ),
	.cout(\Mult0|auto_generated|Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add6~41 .extended_lut = "off";
defparam \Mult0|auto_generated|Add6~41 .lut_mask = 64'h0000FFAA00000033;
defparam \Mult0|auto_generated|Add6~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N24
cyclonev_lcell_comb \Mult0|auto_generated|Add7~41 (
// Equation(s):
// \Mult0|auto_generated|Add7~41_sumout  = SUM(( (x1_reg[2] & x2_reg[9]) ) + ( (x1_reg[3] & x2_reg[8]) ) + ( \Mult0|auto_generated|Add7~38  ))
// \Mult0|auto_generated|Add7~42  = CARRY(( (x1_reg[2] & x2_reg[9]) ) + ( (x1_reg[3] & x2_reg[8]) ) + ( \Mult0|auto_generated|Add7~38  ))

	.dataa(!x1_reg[3]),
	.datab(!x1_reg[2]),
	.datac(!x2_reg[8]),
	.datad(!x2_reg[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add7~41_sumout ),
	.cout(\Mult0|auto_generated|Add7~42 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add7~41 .extended_lut = "off";
defparam \Mult0|auto_generated|Add7~41 .lut_mask = 64'h0000FAFA00000033;
defparam \Mult0|auto_generated|Add7~41 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \x1[11]~input (
	.i(x1[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[11]~input_o ));
// synopsys translate_off
defparam \x1[11]~input .bus_hold = "false";
defparam \x1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N57
cyclonev_lcell_comb \x1_reg[11]~feeder (
// Equation(s):
// \x1_reg[11]~feeder_combout  = ( \x1[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x1[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x1_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x1_reg[11]~feeder .extended_lut = "off";
defparam \x1_reg[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x1_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N59
dffeas \x1_reg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x1_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[11] .is_wysiwyg = "true";
defparam \x1_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N0
cyclonev_lcell_comb \Mult0|auto_generated|Add11~17 (
// Equation(s):
// \Mult0|auto_generated|Add11~17_sumout  = SUM(( (x2_reg[1] & x1_reg[10]) ) + ( (x2_reg[0] & x1_reg[11]) ) + ( !VCC ))
// \Mult0|auto_generated|Add11~18  = CARRY(( (x2_reg[1] & x1_reg[10]) ) + ( (x2_reg[0] & x1_reg[11]) ) + ( !VCC ))

	.dataa(!x2_reg[1]),
	.datab(gnd),
	.datac(!x2_reg[0]),
	.datad(!x1_reg[10]),
	.datae(gnd),
	.dataf(!x1_reg[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add11~17_sumout ),
	.cout(\Mult0|auto_generated|Add11~18 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add11~17 .extended_lut = "off";
defparam \Mult0|auto_generated|Add11~17 .lut_mask = 64'h0000FFF000000055;
defparam \Mult0|auto_generated|Add11~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N3
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft16a_in[1]~5 (
// Equation(s):
// \Mult0|auto_generated|wire_sft16a_in[1]~5_sumout  = SUM(( !\Mult0|auto_generated|Add7~41_sumout  $ (!\Mult0|auto_generated|Add11~17_sumout ) ) + ( \Mult0|auto_generated|wire_sft16a_in[0]~3  ) + ( \Mult0|auto_generated|wire_sft16a_in[0]~2  ))
// \Mult0|auto_generated|wire_sft16a_in[1]~6  = CARRY(( !\Mult0|auto_generated|Add7~41_sumout  $ (!\Mult0|auto_generated|Add11~17_sumout ) ) + ( \Mult0|auto_generated|wire_sft16a_in[0]~3  ) + ( \Mult0|auto_generated|wire_sft16a_in[0]~2  ))
// \Mult0|auto_generated|wire_sft16a_in[1]~7  = SHARE((\Mult0|auto_generated|Add7~41_sumout  & \Mult0|auto_generated|Add11~17_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|Add7~41_sumout ),
	.datad(!\Mult0|auto_generated|Add11~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft16a_in[0]~2 ),
	.sharein(\Mult0|auto_generated|wire_sft16a_in[0]~3 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft16a_in[1]~5_sumout ),
	.cout(\Mult0|auto_generated|wire_sft16a_in[1]~6 ),
	.shareout(\Mult0|auto_generated|wire_sft16a_in[1]~7 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft16a_in[1]~5 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft16a_in[1]~5 .lut_mask = 64'h0000000F00000FF0;
defparam \Mult0|auto_generated|wire_sft16a_in[1]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N6
cyclonev_lcell_comb \Mult0|auto_generated|Add10~17 (
// Equation(s):
// \Mult0|auto_generated|Add10~17_sumout  = SUM(( (x1_reg[8] & x2_reg[3]) ) + ( (x2_reg[2] & x1_reg[9]) ) + ( \Mult0|auto_generated|Add10~14  ))
// \Mult0|auto_generated|Add10~18  = CARRY(( (x1_reg[8] & x2_reg[3]) ) + ( (x2_reg[2] & x1_reg[9]) ) + ( \Mult0|auto_generated|Add10~14  ))

	.dataa(!x1_reg[8]),
	.datab(!x2_reg[3]),
	.datac(!x2_reg[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x1_reg[9]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add10~17_sumout ),
	.cout(\Mult0|auto_generated|Add10~18 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add10~17 .extended_lut = "off";
defparam \Mult0|auto_generated|Add10~17 .lut_mask = 64'h0000FFF000001111;
defparam \Mult0|auto_generated|Add10~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N12
cyclonev_lcell_comb \Mult0|auto_generated|Add9~29 (
// Equation(s):
// \Mult0|auto_generated|Add9~29_sumout  = SUM(( (x2_reg[5] & x1_reg[6]) ) + ( (x2_reg[4] & x1_reg[7]) ) + ( \Mult0|auto_generated|Add9~26  ))
// \Mult0|auto_generated|Add9~30  = CARRY(( (x2_reg[5] & x1_reg[6]) ) + ( (x2_reg[4] & x1_reg[7]) ) + ( \Mult0|auto_generated|Add9~26  ))

	.dataa(!x2_reg[5]),
	.datab(!x2_reg[4]),
	.datac(!x1_reg[7]),
	.datad(!x1_reg[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add9~29_sumout ),
	.cout(\Mult0|auto_generated|Add9~30 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add9~29 .extended_lut = "off";
defparam \Mult0|auto_generated|Add9~29 .lut_mask = 64'h0000FCFC00000055;
defparam \Mult0|auto_generated|Add9~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N18
cyclonev_lcell_comb \Mult0|auto_generated|Add8~25 (
// Equation(s):
// \Mult0|auto_generated|Add8~25_sumout  = SUM(( (x1_reg[4] & x2_reg[7]) ) + ( (x1_reg[5] & x2_reg[6]) ) + ( \Mult0|auto_generated|Add8~22  ))
// \Mult0|auto_generated|Add8~26  = CARRY(( (x1_reg[4] & x2_reg[7]) ) + ( (x1_reg[5] & x2_reg[6]) ) + ( \Mult0|auto_generated|Add8~22  ))

	.dataa(!x1_reg[5]),
	.datab(!x1_reg[4]),
	.datac(!x2_reg[6]),
	.datad(!x2_reg[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add8~25_sumout ),
	.cout(\Mult0|auto_generated|Add8~26 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add8~25 .extended_lut = "off";
defparam \Mult0|auto_generated|Add8~25 .lut_mask = 64'h0000FAFA00000033;
defparam \Mult0|auto_generated|Add8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N45
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft11a_in[5]~21 (
// Equation(s):
// \Mult0|auto_generated|wire_sft11a_in[5]~21_sumout  = SUM(( !\Mult0|auto_generated|Add10~17_sumout  $ (!\Mult0|auto_generated|Add9~29_sumout  $ (\Mult0|auto_generated|Add8~25_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[4]~19  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[4]~18  ))
// \Mult0|auto_generated|wire_sft11a_in[5]~22  = CARRY(( !\Mult0|auto_generated|Add10~17_sumout  $ (!\Mult0|auto_generated|Add9~29_sumout  $ (\Mult0|auto_generated|Add8~25_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[4]~19  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[4]~18  ))
// \Mult0|auto_generated|wire_sft11a_in[5]~23  = SHARE((!\Mult0|auto_generated|Add10~17_sumout  & (\Mult0|auto_generated|Add9~29_sumout  & \Mult0|auto_generated|Add8~25_sumout )) # (\Mult0|auto_generated|Add10~17_sumout  & 
// ((\Mult0|auto_generated|Add8~25_sumout ) # (\Mult0|auto_generated|Add9~29_sumout ))))

	.dataa(!\Mult0|auto_generated|Add10~17_sumout ),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|Add9~29_sumout ),
	.datad(!\Mult0|auto_generated|Add8~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft11a_in[4]~18 ),
	.sharein(\Mult0|auto_generated|wire_sft11a_in[4]~19 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft11a_in[5]~21_sumout ),
	.cout(\Mult0|auto_generated|wire_sft11a_in[5]~22 ),
	.shareout(\Mult0|auto_generated|wire_sft11a_in[5]~23 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft11a_in[5]~21 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft11a_in[5]~21 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult0|auto_generated|wire_sft11a_in[5]~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N57
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft6a_in[9]~37 (
// Equation(s):
// \Mult0|auto_generated|wire_sft6a_in[9]~37_sumout  = SUM(( !\Mult0|auto_generated|Add6~41_sumout  $ (!\Mult0|auto_generated|wire_sft16a_in[1]~5_sumout  $ (\Mult0|auto_generated|wire_sft11a_in[5]~21_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[8]~35  
// ) + ( \Mult0|auto_generated|wire_sft6a_in[8]~34  ))
// \Mult0|auto_generated|wire_sft6a_in[9]~38  = CARRY(( !\Mult0|auto_generated|Add6~41_sumout  $ (!\Mult0|auto_generated|wire_sft16a_in[1]~5_sumout  $ (\Mult0|auto_generated|wire_sft11a_in[5]~21_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[8]~35  ) + 
// ( \Mult0|auto_generated|wire_sft6a_in[8]~34  ))
// \Mult0|auto_generated|wire_sft6a_in[9]~39  = SHARE((!\Mult0|auto_generated|Add6~41_sumout  & (\Mult0|auto_generated|wire_sft16a_in[1]~5_sumout  & \Mult0|auto_generated|wire_sft11a_in[5]~21_sumout )) # (\Mult0|auto_generated|Add6~41_sumout  & 
// ((\Mult0|auto_generated|wire_sft11a_in[5]~21_sumout ) # (\Mult0|auto_generated|wire_sft16a_in[1]~5_sumout ))))

	.dataa(!\Mult0|auto_generated|Add6~41_sumout ),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|wire_sft16a_in[1]~5_sumout ),
	.datad(!\Mult0|auto_generated|wire_sft11a_in[5]~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft6a_in[8]~34 ),
	.sharein(\Mult0|auto_generated|wire_sft6a_in[8]~35 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft6a_in[9]~37_sumout ),
	.cout(\Mult0|auto_generated|wire_sft6a_in[9]~38 ),
	.shareout(\Mult0|auto_generated|wire_sft6a_in[9]~39 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft6a_in[9]~37 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft6a_in[9]~37 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult0|auto_generated|wire_sft6a_in[9]~37 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X61_Y3_N58
dffeas \y[11]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|wire_sft6a_in[9]~37_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[11]~reg0 .is_wysiwyg = "true";
defparam \y[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \x2[12]~input (
	.i(x2[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[12]~input_o ));
// synopsys translate_off
defparam \x2[12]~input .bus_hold = "false";
defparam \x2[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y1_N38
dffeas \x2_reg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x2[12]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[12] .is_wysiwyg = "true";
defparam \x2_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N33
cyclonev_lcell_comb \Mult0|auto_generated|Add6~45 (
// Equation(s):
// \Mult0|auto_generated|Add6~45_sumout  = SUM(( (x1_reg[1] & x2_reg[11]) ) + ( (x1_reg[0] & x2_reg[12]) ) + ( \Mult0|auto_generated|Add6~42  ))
// \Mult0|auto_generated|Add6~46  = CARRY(( (x1_reg[1] & x2_reg[11]) ) + ( (x1_reg[0] & x2_reg[12]) ) + ( \Mult0|auto_generated|Add6~42  ))

	.dataa(!x1_reg[1]),
	.datab(!x1_reg[0]),
	.datac(!x2_reg[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x2_reg[12]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add6~45_sumout ),
	.cout(\Mult0|auto_generated|Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add6~45 .extended_lut = "off";
defparam \Mult0|auto_generated|Add6~45 .lut_mask = 64'h0000FFCC00000505;
defparam \Mult0|auto_generated|Add6~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N27
cyclonev_lcell_comb \Mult0|auto_generated|Add7~45 (
// Equation(s):
// \Mult0|auto_generated|Add7~45_sumout  = SUM(( (x1_reg[3] & x2_reg[9]) ) + ( (x1_reg[2] & x2_reg[10]) ) + ( \Mult0|auto_generated|Add7~42  ))
// \Mult0|auto_generated|Add7~46  = CARRY(( (x1_reg[3] & x2_reg[9]) ) + ( (x1_reg[2] & x2_reg[10]) ) + ( \Mult0|auto_generated|Add7~42  ))

	.dataa(!x1_reg[3]),
	.datab(!x1_reg[2]),
	.datac(!x2_reg[10]),
	.datad(!x2_reg[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add7~45_sumout ),
	.cout(\Mult0|auto_generated|Add7~46 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add7~45 .extended_lut = "off";
defparam \Mult0|auto_generated|Add7~45 .lut_mask = 64'h0000FCFC00000055;
defparam \Mult0|auto_generated|Add7~45 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \x1[12]~input (
	.i(x1[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[12]~input_o ));
// synopsys translate_off
defparam \x1[12]~input .bus_hold = "false";
defparam \x1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y1_N53
dffeas \x1_reg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x1[12]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[12] .is_wysiwyg = "true";
defparam \x1_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N51
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft15a_in[2] (
// Equation(s):
// \Mult0|auto_generated|wire_sft15a_in [2] = ( x2_reg[0] & ( x1_reg[12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!x2_reg[0]),
	.dataf(!x1_reg[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mult0|auto_generated|wire_sft15a_in [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft15a_in[2] .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft15a_in[2] .lut_mask = 64'h000000000000FFFF;
defparam \Mult0|auto_generated|wire_sft15a_in[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N3
cyclonev_lcell_comb \Mult0|auto_generated|Add11~21 (
// Equation(s):
// \Mult0|auto_generated|Add11~21_sumout  = SUM(( (x2_reg[2] & x1_reg[10]) ) + ( (x2_reg[1] & x1_reg[11]) ) + ( \Mult0|auto_generated|Add11~18  ))
// \Mult0|auto_generated|Add11~22  = CARRY(( (x2_reg[2] & x1_reg[10]) ) + ( (x2_reg[1] & x1_reg[11]) ) + ( \Mult0|auto_generated|Add11~18  ))

	.dataa(!x2_reg[1]),
	.datab(gnd),
	.datac(!x2_reg[2]),
	.datad(!x1_reg[10]),
	.datae(gnd),
	.dataf(!x1_reg[11]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add11~21_sumout ),
	.cout(\Mult0|auto_generated|Add11~22 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add11~21 .extended_lut = "off";
defparam \Mult0|auto_generated|Add11~21 .lut_mask = 64'h0000FFAA0000000F;
defparam \Mult0|auto_generated|Add11~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N6
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft16a_in[2]~9 (
// Equation(s):
// \Mult0|auto_generated|wire_sft16a_in[2]~9_sumout  = SUM(( !\Mult0|auto_generated|Add7~45_sumout  $ (!\Mult0|auto_generated|wire_sft15a_in [2] $ (\Mult0|auto_generated|Add11~21_sumout )) ) + ( \Mult0|auto_generated|wire_sft16a_in[1]~7  ) + ( 
// \Mult0|auto_generated|wire_sft16a_in[1]~6  ))
// \Mult0|auto_generated|wire_sft16a_in[2]~10  = CARRY(( !\Mult0|auto_generated|Add7~45_sumout  $ (!\Mult0|auto_generated|wire_sft15a_in [2] $ (\Mult0|auto_generated|Add11~21_sumout )) ) + ( \Mult0|auto_generated|wire_sft16a_in[1]~7  ) + ( 
// \Mult0|auto_generated|wire_sft16a_in[1]~6  ))
// \Mult0|auto_generated|wire_sft16a_in[2]~11  = SHARE((!\Mult0|auto_generated|Add7~45_sumout  & (\Mult0|auto_generated|wire_sft15a_in [2] & \Mult0|auto_generated|Add11~21_sumout )) # (\Mult0|auto_generated|Add7~45_sumout  & 
// ((\Mult0|auto_generated|Add11~21_sumout ) # (\Mult0|auto_generated|wire_sft15a_in [2]))))

	.dataa(!\Mult0|auto_generated|Add7~45_sumout ),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|wire_sft15a_in [2]),
	.datad(!\Mult0|auto_generated|Add11~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft16a_in[1]~6 ),
	.sharein(\Mult0|auto_generated|wire_sft16a_in[1]~7 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft16a_in[2]~9_sumout ),
	.cout(\Mult0|auto_generated|wire_sft16a_in[2]~10 ),
	.shareout(\Mult0|auto_generated|wire_sft16a_in[2]~11 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft16a_in[2]~9 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft16a_in[2]~9 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult0|auto_generated|wire_sft16a_in[2]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N15
cyclonev_lcell_comb \Mult0|auto_generated|Add9~33 (
// Equation(s):
// \Mult0|auto_generated|Add9~33_sumout  = SUM(( (x2_reg[6] & x1_reg[6]) ) + ( (x2_reg[5] & x1_reg[7]) ) + ( \Mult0|auto_generated|Add9~30  ))
// \Mult0|auto_generated|Add9~34  = CARRY(( (x2_reg[6] & x1_reg[6]) ) + ( (x2_reg[5] & x1_reg[7]) ) + ( \Mult0|auto_generated|Add9~30  ))

	.dataa(!x2_reg[5]),
	.datab(gnd),
	.datac(!x2_reg[6]),
	.datad(!x1_reg[6]),
	.datae(gnd),
	.dataf(!x1_reg[7]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add9~33_sumout ),
	.cout(\Mult0|auto_generated|Add9~34 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add9~33 .extended_lut = "off";
defparam \Mult0|auto_generated|Add9~33 .lut_mask = 64'h0000FFAA0000000F;
defparam \Mult0|auto_generated|Add9~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N9
cyclonev_lcell_comb \Mult0|auto_generated|Add10~21 (
// Equation(s):
// \Mult0|auto_generated|Add10~21_sumout  = SUM(( (x1_reg[8] & x2_reg[4]) ) + ( (x2_reg[3] & x1_reg[9]) ) + ( \Mult0|auto_generated|Add10~18  ))
// \Mult0|auto_generated|Add10~22  = CARRY(( (x1_reg[8] & x2_reg[4]) ) + ( (x2_reg[3] & x1_reg[9]) ) + ( \Mult0|auto_generated|Add10~18  ))

	.dataa(!x1_reg[8]),
	.datab(!x2_reg[3]),
	.datac(!x2_reg[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x1_reg[9]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add10~21_sumout ),
	.cout(\Mult0|auto_generated|Add10~22 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add10~21 .extended_lut = "off";
defparam \Mult0|auto_generated|Add10~21 .lut_mask = 64'h0000FFCC00000505;
defparam \Mult0|auto_generated|Add10~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N21
cyclonev_lcell_comb \Mult0|auto_generated|Add8~29 (
// Equation(s):
// \Mult0|auto_generated|Add8~29_sumout  = SUM(( (x1_reg[5] & x2_reg[7]) ) + ( (x1_reg[4] & x2_reg[8]) ) + ( \Mult0|auto_generated|Add8~26  ))
// \Mult0|auto_generated|Add8~30  = CARRY(( (x1_reg[5] & x2_reg[7]) ) + ( (x1_reg[4] & x2_reg[8]) ) + ( \Mult0|auto_generated|Add8~26  ))

	.dataa(gnd),
	.datab(!x1_reg[4]),
	.datac(!x1_reg[5]),
	.datad(!x2_reg[7]),
	.datae(gnd),
	.dataf(!x2_reg[8]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add8~29_sumout ),
	.cout(\Mult0|auto_generated|Add8~30 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add8~29 .extended_lut = "off";
defparam \Mult0|auto_generated|Add8~29 .lut_mask = 64'h0000FFCC0000000F;
defparam \Mult0|auto_generated|Add8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N48
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft11a_in[6]~25 (
// Equation(s):
// \Mult0|auto_generated|wire_sft11a_in[6]~25_sumout  = SUM(( !\Mult0|auto_generated|Add9~33_sumout  $ (!\Mult0|auto_generated|Add10~21_sumout  $ (\Mult0|auto_generated|Add8~29_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[5]~23  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[5]~22  ))
// \Mult0|auto_generated|wire_sft11a_in[6]~26  = CARRY(( !\Mult0|auto_generated|Add9~33_sumout  $ (!\Mult0|auto_generated|Add10~21_sumout  $ (\Mult0|auto_generated|Add8~29_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[5]~23  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[5]~22  ))
// \Mult0|auto_generated|wire_sft11a_in[6]~27  = SHARE((!\Mult0|auto_generated|Add9~33_sumout  & (\Mult0|auto_generated|Add10~21_sumout  & \Mult0|auto_generated|Add8~29_sumout )) # (\Mult0|auto_generated|Add9~33_sumout  & 
// ((\Mult0|auto_generated|Add8~29_sumout ) # (\Mult0|auto_generated|Add10~21_sumout ))))

	.dataa(!\Mult0|auto_generated|Add9~33_sumout ),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|Add10~21_sumout ),
	.datad(!\Mult0|auto_generated|Add8~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft11a_in[5]~22 ),
	.sharein(\Mult0|auto_generated|wire_sft11a_in[5]~23 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft11a_in[6]~25_sumout ),
	.cout(\Mult0|auto_generated|wire_sft11a_in[6]~26 ),
	.shareout(\Mult0|auto_generated|wire_sft11a_in[6]~27 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft11a_in[6]~25 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft11a_in[6]~25 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult0|auto_generated|wire_sft11a_in[6]~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N30
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft6a_in[10]~41 (
// Equation(s):
// \Mult0|auto_generated|wire_sft6a_in[10]~41_sumout  = SUM(( !\Mult0|auto_generated|Add6~45_sumout  $ (!\Mult0|auto_generated|wire_sft16a_in[2]~9_sumout  $ (\Mult0|auto_generated|wire_sft11a_in[6]~25_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[9]~39 
//  ) + ( \Mult0|auto_generated|wire_sft6a_in[9]~38  ))
// \Mult0|auto_generated|wire_sft6a_in[10]~42  = CARRY(( !\Mult0|auto_generated|Add6~45_sumout  $ (!\Mult0|auto_generated|wire_sft16a_in[2]~9_sumout  $ (\Mult0|auto_generated|wire_sft11a_in[6]~25_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[9]~39  ) + 
// ( \Mult0|auto_generated|wire_sft6a_in[9]~38  ))
// \Mult0|auto_generated|wire_sft6a_in[10]~43  = SHARE((!\Mult0|auto_generated|Add6~45_sumout  & (\Mult0|auto_generated|wire_sft16a_in[2]~9_sumout  & \Mult0|auto_generated|wire_sft11a_in[6]~25_sumout )) # (\Mult0|auto_generated|Add6~45_sumout  & 
// ((\Mult0|auto_generated|wire_sft11a_in[6]~25_sumout ) # (\Mult0|auto_generated|wire_sft16a_in[2]~9_sumout ))))

	.dataa(gnd),
	.datab(!\Mult0|auto_generated|Add6~45_sumout ),
	.datac(!\Mult0|auto_generated|wire_sft16a_in[2]~9_sumout ),
	.datad(!\Mult0|auto_generated|wire_sft11a_in[6]~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft6a_in[9]~38 ),
	.sharein(\Mult0|auto_generated|wire_sft6a_in[9]~39 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft6a_in[10]~41_sumout ),
	.cout(\Mult0|auto_generated|wire_sft6a_in[10]~42 ),
	.shareout(\Mult0|auto_generated|wire_sft6a_in[10]~43 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft6a_in[10]~41 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft6a_in[10]~41 .lut_mask = 64'h0000033F00003CC3;
defparam \Mult0|auto_generated|wire_sft6a_in[10]~41 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X61_Y2_N31
dffeas \y[12]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|wire_sft6a_in[10]~41_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[12]~reg0 .is_wysiwyg = "true";
defparam \y[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \x2[13]~input (
	.i(x2[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[13]~input_o ));
// synopsys translate_off
defparam \x2[13]~input .bus_hold = "false";
defparam \x2[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y1_N41
dffeas \x2_reg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x2[13]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[13] .is_wysiwyg = "true";
defparam \x2_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N36
cyclonev_lcell_comb \Mult0|auto_generated|Add6~49 (
// Equation(s):
// \Mult0|auto_generated|Add6~49_sumout  = SUM(( (x1_reg[0] & x2_reg[13]) ) + ( (x1_reg[1] & x2_reg[12]) ) + ( \Mult0|auto_generated|Add6~46  ))
// \Mult0|auto_generated|Add6~50  = CARRY(( (x1_reg[0] & x2_reg[13]) ) + ( (x1_reg[1] & x2_reg[12]) ) + ( \Mult0|auto_generated|Add6~46  ))

	.dataa(!x1_reg[1]),
	.datab(!x1_reg[0]),
	.datac(!x2_reg[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x2_reg[12]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add6~49_sumout ),
	.cout(\Mult0|auto_generated|Add6~50 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add6~49 .extended_lut = "off";
defparam \Mult0|auto_generated|Add6~49 .lut_mask = 64'h0000FFAA00000303;
defparam \Mult0|auto_generated|Add6~49 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \x1[13]~input (
	.i(x1[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x1[13]~input_o ));
// synopsys translate_off
defparam \x1[13]~input .bus_hold = "false";
defparam \x1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N57
cyclonev_lcell_comb \x1_reg[13]~feeder (
// Equation(s):
// \x1_reg[13]~feeder_combout  = ( \x1[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\x1[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x1_reg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x1_reg[13]~feeder .extended_lut = "off";
defparam \x1_reg[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x1_reg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N59
dffeas \x1_reg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\x1_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x1_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \x1_reg[13] .is_wysiwyg = "true";
defparam \x1_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N0
cyclonev_lcell_comb \Mult0|auto_generated|Add12~25 (
// Equation(s):
// \Mult0|auto_generated|Add12~25_sumout  = SUM(( (x2_reg[0] & x1_reg[13]) ) + ( (x2_reg[1] & x1_reg[12]) ) + ( !VCC ))
// \Mult0|auto_generated|Add12~26  = CARRY(( (x2_reg[0] & x1_reg[13]) ) + ( (x2_reg[1] & x1_reg[12]) ) + ( !VCC ))

	.dataa(!x2_reg[1]),
	.datab(gnd),
	.datac(!x2_reg[0]),
	.datad(!x1_reg[13]),
	.datae(gnd),
	.dataf(!x1_reg[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add12~25_sumout ),
	.cout(\Mult0|auto_generated|Add12~26 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add12~25 .extended_lut = "off";
defparam \Mult0|auto_generated|Add12~25 .lut_mask = 64'h0000FFAA0000000F;
defparam \Mult0|auto_generated|Add12~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N6
cyclonev_lcell_comb \Mult0|auto_generated|Add11~25 (
// Equation(s):
// \Mult0|auto_generated|Add11~25_sumout  = SUM(( (x2_reg[3] & x1_reg[10]) ) + ( (x2_reg[2] & x1_reg[11]) ) + ( \Mult0|auto_generated|Add11~22  ))
// \Mult0|auto_generated|Add11~26  = CARRY(( (x2_reg[3] & x1_reg[10]) ) + ( (x2_reg[2] & x1_reg[11]) ) + ( \Mult0|auto_generated|Add11~22  ))

	.dataa(!x2_reg[3]),
	.datab(gnd),
	.datac(!x2_reg[2]),
	.datad(!x1_reg[10]),
	.datae(gnd),
	.dataf(!x1_reg[11]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add11~25_sumout ),
	.cout(\Mult0|auto_generated|Add11~26 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add11~25 .extended_lut = "off";
defparam \Mult0|auto_generated|Add11~25 .lut_mask = 64'h0000FFF000000055;
defparam \Mult0|auto_generated|Add11~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N30
cyclonev_lcell_comb \Mult0|auto_generated|Add7~49 (
// Equation(s):
// \Mult0|auto_generated|Add7~49_sumout  = SUM(( (x1_reg[2] & x2_reg[11]) ) + ( (x1_reg[3] & x2_reg[10]) ) + ( \Mult0|auto_generated|Add7~46  ))
// \Mult0|auto_generated|Add7~50  = CARRY(( (x1_reg[2] & x2_reg[11]) ) + ( (x1_reg[3] & x2_reg[10]) ) + ( \Mult0|auto_generated|Add7~46  ))

	.dataa(!x1_reg[3]),
	.datab(!x1_reg[2]),
	.datac(!x2_reg[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x2_reg[10]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add7~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add7~49_sumout ),
	.cout(\Mult0|auto_generated|Add7~50 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add7~49 .extended_lut = "off";
defparam \Mult0|auto_generated|Add7~49 .lut_mask = 64'h0000FFAA00000303;
defparam \Mult0|auto_generated|Add7~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N9
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft16a_in[3]~13 (
// Equation(s):
// \Mult0|auto_generated|wire_sft16a_in[3]~13_sumout  = SUM(( !\Mult0|auto_generated|Add12~25_sumout  $ (!\Mult0|auto_generated|Add11~25_sumout  $ (\Mult0|auto_generated|Add7~49_sumout )) ) + ( \Mult0|auto_generated|wire_sft16a_in[2]~11  ) + ( 
// \Mult0|auto_generated|wire_sft16a_in[2]~10  ))
// \Mult0|auto_generated|wire_sft16a_in[3]~14  = CARRY(( !\Mult0|auto_generated|Add12~25_sumout  $ (!\Mult0|auto_generated|Add11~25_sumout  $ (\Mult0|auto_generated|Add7~49_sumout )) ) + ( \Mult0|auto_generated|wire_sft16a_in[2]~11  ) + ( 
// \Mult0|auto_generated|wire_sft16a_in[2]~10  ))
// \Mult0|auto_generated|wire_sft16a_in[3]~15  = SHARE((!\Mult0|auto_generated|Add12~25_sumout  & (\Mult0|auto_generated|Add11~25_sumout  & \Mult0|auto_generated|Add7~49_sumout )) # (\Mult0|auto_generated|Add12~25_sumout  & 
// ((\Mult0|auto_generated|Add7~49_sumout ) # (\Mult0|auto_generated|Add11~25_sumout ))))

	.dataa(gnd),
	.datab(!\Mult0|auto_generated|Add12~25_sumout ),
	.datac(!\Mult0|auto_generated|Add11~25_sumout ),
	.datad(!\Mult0|auto_generated|Add7~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft16a_in[2]~10 ),
	.sharein(\Mult0|auto_generated|wire_sft16a_in[2]~11 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft16a_in[3]~13_sumout ),
	.cout(\Mult0|auto_generated|wire_sft16a_in[3]~14 ),
	.shareout(\Mult0|auto_generated|wire_sft16a_in[3]~15 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft16a_in[3]~13 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft16a_in[3]~13 .lut_mask = 64'h0000033F00003CC3;
defparam \Mult0|auto_generated|wire_sft16a_in[3]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N12
cyclonev_lcell_comb \Mult0|auto_generated|Add10~25 (
// Equation(s):
// \Mult0|auto_generated|Add10~25_sumout  = SUM(( (x2_reg[5] & x1_reg[8]) ) + ( (x2_reg[4] & x1_reg[9]) ) + ( \Mult0|auto_generated|Add10~22  ))
// \Mult0|auto_generated|Add10~26  = CARRY(( (x2_reg[5] & x1_reg[8]) ) + ( (x2_reg[4] & x1_reg[9]) ) + ( \Mult0|auto_generated|Add10~22  ))

	.dataa(!x2_reg[5]),
	.datab(!x2_reg[4]),
	.datac(!x1_reg[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x1_reg[9]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add10~25_sumout ),
	.cout(\Mult0|auto_generated|Add10~26 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add10~25 .extended_lut = "off";
defparam \Mult0|auto_generated|Add10~25 .lut_mask = 64'h0000FFCC00000505;
defparam \Mult0|auto_generated|Add10~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N18
cyclonev_lcell_comb \Mult0|auto_generated|Add9~37 (
// Equation(s):
// \Mult0|auto_generated|Add9~37_sumout  = SUM(( (x1_reg[7] & x2_reg[6]) ) + ( (x1_reg[6] & x2_reg[7]) ) + ( \Mult0|auto_generated|Add9~34  ))
// \Mult0|auto_generated|Add9~38  = CARRY(( (x1_reg[7] & x2_reg[6]) ) + ( (x1_reg[6] & x2_reg[7]) ) + ( \Mult0|auto_generated|Add9~34  ))

	.dataa(!x1_reg[7]),
	.datab(!x1_reg[6]),
	.datac(!x2_reg[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x2_reg[7]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add9~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add9~37_sumout ),
	.cout(\Mult0|auto_generated|Add9~38 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add9~37 .extended_lut = "off";
defparam \Mult0|auto_generated|Add9~37 .lut_mask = 64'h0000FFCC00000505;
defparam \Mult0|auto_generated|Add9~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N24
cyclonev_lcell_comb \Mult0|auto_generated|Add8~33 (
// Equation(s):
// \Mult0|auto_generated|Add8~33_sumout  = SUM(( (x1_reg[4] & x2_reg[9]) ) + ( (x1_reg[5] & x2_reg[8]) ) + ( \Mult0|auto_generated|Add8~30  ))
// \Mult0|auto_generated|Add8~34  = CARRY(( (x1_reg[4] & x2_reg[9]) ) + ( (x1_reg[5] & x2_reg[8]) ) + ( \Mult0|auto_generated|Add8~30  ))

	.dataa(!x1_reg[5]),
	.datab(!x1_reg[4]),
	.datac(gnd),
	.datad(!x2_reg[9]),
	.datae(gnd),
	.dataf(!x2_reg[8]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add8~33_sumout ),
	.cout(\Mult0|auto_generated|Add8~34 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add8~33 .extended_lut = "off";
defparam \Mult0|auto_generated|Add8~33 .lut_mask = 64'h0000FFAA00000033;
defparam \Mult0|auto_generated|Add8~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N51
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft11a_in[7]~29 (
// Equation(s):
// \Mult0|auto_generated|wire_sft11a_in[7]~29_sumout  = SUM(( !\Mult0|auto_generated|Add10~25_sumout  $ (!\Mult0|auto_generated|Add9~37_sumout  $ (\Mult0|auto_generated|Add8~33_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[6]~27  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[6]~26  ))
// \Mult0|auto_generated|wire_sft11a_in[7]~30  = CARRY(( !\Mult0|auto_generated|Add10~25_sumout  $ (!\Mult0|auto_generated|Add9~37_sumout  $ (\Mult0|auto_generated|Add8~33_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[6]~27  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[6]~26  ))
// \Mult0|auto_generated|wire_sft11a_in[7]~31  = SHARE((!\Mult0|auto_generated|Add10~25_sumout  & (\Mult0|auto_generated|Add9~37_sumout  & \Mult0|auto_generated|Add8~33_sumout )) # (\Mult0|auto_generated|Add10~25_sumout  & 
// ((\Mult0|auto_generated|Add8~33_sumout ) # (\Mult0|auto_generated|Add9~37_sumout ))))

	.dataa(gnd),
	.datab(!\Mult0|auto_generated|Add10~25_sumout ),
	.datac(!\Mult0|auto_generated|Add9~37_sumout ),
	.datad(!\Mult0|auto_generated|Add8~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft11a_in[6]~26 ),
	.sharein(\Mult0|auto_generated|wire_sft11a_in[6]~27 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft11a_in[7]~29_sumout ),
	.cout(\Mult0|auto_generated|wire_sft11a_in[7]~30 ),
	.shareout(\Mult0|auto_generated|wire_sft11a_in[7]~31 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft11a_in[7]~29 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft11a_in[7]~29 .lut_mask = 64'h0000033F00003CC3;
defparam \Mult0|auto_generated|wire_sft11a_in[7]~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N33
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft6a_in[11]~45 (
// Equation(s):
// \Mult0|auto_generated|wire_sft6a_in[11]~45_sumout  = SUM(( !\Mult0|auto_generated|Add6~49_sumout  $ (!\Mult0|auto_generated|wire_sft16a_in[3]~13_sumout  $ (\Mult0|auto_generated|wire_sft11a_in[7]~29_sumout )) ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[10]~43  ) + ( \Mult0|auto_generated|wire_sft6a_in[10]~42  ))
// \Mult0|auto_generated|wire_sft6a_in[11]~46  = CARRY(( !\Mult0|auto_generated|Add6~49_sumout  $ (!\Mult0|auto_generated|wire_sft16a_in[3]~13_sumout  $ (\Mult0|auto_generated|wire_sft11a_in[7]~29_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[10]~43  ) 
// + ( \Mult0|auto_generated|wire_sft6a_in[10]~42  ))
// \Mult0|auto_generated|wire_sft6a_in[11]~47  = SHARE((!\Mult0|auto_generated|Add6~49_sumout  & (\Mult0|auto_generated|wire_sft16a_in[3]~13_sumout  & \Mult0|auto_generated|wire_sft11a_in[7]~29_sumout )) # (\Mult0|auto_generated|Add6~49_sumout  & 
// ((\Mult0|auto_generated|wire_sft11a_in[7]~29_sumout ) # (\Mult0|auto_generated|wire_sft16a_in[3]~13_sumout ))))

	.dataa(!\Mult0|auto_generated|Add6~49_sumout ),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|wire_sft16a_in[3]~13_sumout ),
	.datad(!\Mult0|auto_generated|wire_sft11a_in[7]~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft6a_in[10]~42 ),
	.sharein(\Mult0|auto_generated|wire_sft6a_in[10]~43 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft6a_in[11]~45_sumout ),
	.cout(\Mult0|auto_generated|wire_sft6a_in[11]~46 ),
	.shareout(\Mult0|auto_generated|wire_sft6a_in[11]~47 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft6a_in[11]~45 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft6a_in[11]~45 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult0|auto_generated|wire_sft6a_in[11]~45 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X61_Y2_N34
dffeas \y[13]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|wire_sft6a_in[11]~45_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[13]~reg0 .is_wysiwyg = "true";
defparam \y[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N33
cyclonev_lcell_comb \Mult0|auto_generated|Add7~53 (
// Equation(s):
// \Mult0|auto_generated|Add7~53_sumout  = SUM(( (x1_reg[2] & x2_reg[12]) ) + ( (x1_reg[3] & x2_reg[11]) ) + ( \Mult0|auto_generated|Add7~50  ))
// \Mult0|auto_generated|Add7~54  = CARRY(( (x1_reg[2] & x2_reg[12]) ) + ( (x1_reg[3] & x2_reg[11]) ) + ( \Mult0|auto_generated|Add7~50  ))

	.dataa(!x1_reg[3]),
	.datab(!x1_reg[2]),
	.datac(!x2_reg[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x2_reg[11]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add7~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add7~53_sumout ),
	.cout(\Mult0|auto_generated|Add7~54 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add7~53 .extended_lut = "off";
defparam \Mult0|auto_generated|Add7~53 .lut_mask = 64'h0000FFAA00000303;
defparam \Mult0|auto_generated|Add7~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N9
cyclonev_lcell_comb \Mult0|auto_generated|Add11~29 (
// Equation(s):
// \Mult0|auto_generated|Add11~29_sumout  = SUM(( (x2_reg[4] & x1_reg[10]) ) + ( (x2_reg[3] & x1_reg[11]) ) + ( \Mult0|auto_generated|Add11~26  ))
// \Mult0|auto_generated|Add11~30  = CARRY(( (x2_reg[4] & x1_reg[10]) ) + ( (x2_reg[3] & x1_reg[11]) ) + ( \Mult0|auto_generated|Add11~26  ))

	.dataa(!x2_reg[3]),
	.datab(gnd),
	.datac(!x2_reg[4]),
	.datad(!x1_reg[10]),
	.datae(gnd),
	.dataf(!x1_reg[11]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add11~29_sumout ),
	.cout(\Mult0|auto_generated|Add11~30 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add11~29 .extended_lut = "off";
defparam \Mult0|auto_generated|Add11~29 .lut_mask = 64'h0000FFAA0000000F;
defparam \Mult0|auto_generated|Add11~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N3
cyclonev_lcell_comb \Mult0|auto_generated|Add12~29 (
// Equation(s):
// \Mult0|auto_generated|Add12~29_sumout  = SUM(( (x2_reg[1] & x1_reg[13]) ) + ( (x2_reg[2] & x1_reg[12]) ) + ( \Mult0|auto_generated|Add12~26  ))
// \Mult0|auto_generated|Add12~30  = CARRY(( (x2_reg[1] & x1_reg[13]) ) + ( (x2_reg[2] & x1_reg[12]) ) + ( \Mult0|auto_generated|Add12~26  ))

	.dataa(!x2_reg[1]),
	.datab(gnd),
	.datac(!x2_reg[2]),
	.datad(!x1_reg[13]),
	.datae(gnd),
	.dataf(!x1_reg[12]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add12~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add12~29_sumout ),
	.cout(\Mult0|auto_generated|Add12~30 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add12~29 .extended_lut = "off";
defparam \Mult0|auto_generated|Add12~29 .lut_mask = 64'h0000FFF000000055;
defparam \Mult0|auto_generated|Add12~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N12
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft16a_in[4]~17 (
// Equation(s):
// \Mult0|auto_generated|wire_sft16a_in[4]~17_sumout  = SUM(( !\Mult0|auto_generated|Add7~53_sumout  $ (!\Mult0|auto_generated|Add11~29_sumout  $ (\Mult0|auto_generated|Add12~29_sumout )) ) + ( \Mult0|auto_generated|wire_sft16a_in[3]~15  ) + ( 
// \Mult0|auto_generated|wire_sft16a_in[3]~14  ))
// \Mult0|auto_generated|wire_sft16a_in[4]~18  = CARRY(( !\Mult0|auto_generated|Add7~53_sumout  $ (!\Mult0|auto_generated|Add11~29_sumout  $ (\Mult0|auto_generated|Add12~29_sumout )) ) + ( \Mult0|auto_generated|wire_sft16a_in[3]~15  ) + ( 
// \Mult0|auto_generated|wire_sft16a_in[3]~14  ))
// \Mult0|auto_generated|wire_sft16a_in[4]~19  = SHARE((!\Mult0|auto_generated|Add7~53_sumout  & (\Mult0|auto_generated|Add11~29_sumout  & \Mult0|auto_generated|Add12~29_sumout )) # (\Mult0|auto_generated|Add7~53_sumout  & 
// ((\Mult0|auto_generated|Add12~29_sumout ) # (\Mult0|auto_generated|Add11~29_sumout ))))

	.dataa(gnd),
	.datab(!\Mult0|auto_generated|Add7~53_sumout ),
	.datac(!\Mult0|auto_generated|Add11~29_sumout ),
	.datad(!\Mult0|auto_generated|Add12~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft16a_in[3]~14 ),
	.sharein(\Mult0|auto_generated|wire_sft16a_in[3]~15 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft16a_in[4]~17_sumout ),
	.cout(\Mult0|auto_generated|wire_sft16a_in[4]~18 ),
	.shareout(\Mult0|auto_generated|wire_sft16a_in[4]~19 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft16a_in[4]~17 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft16a_in[4]~17 .lut_mask = 64'h0000033F00003CC3;
defparam \Mult0|auto_generated|wire_sft16a_in[4]~17 .shared_arith = "on";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \x2[14]~input (
	.i(x2[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[14]~input_o ));
// synopsys translate_off
defparam \x2[14]~input .bus_hold = "false";
defparam \x2[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y3_N53
dffeas \x2_reg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x2[14]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[14] .is_wysiwyg = "true";
defparam \x2_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N39
cyclonev_lcell_comb \Mult0|auto_generated|Add6~53 (
// Equation(s):
// \Mult0|auto_generated|Add6~53_sumout  = SUM(( (x1_reg[0] & x2_reg[14]) ) + ( (x1_reg[1] & x2_reg[13]) ) + ( \Mult0|auto_generated|Add6~50  ))
// \Mult0|auto_generated|Add6~54  = CARRY(( (x1_reg[0] & x2_reg[14]) ) + ( (x1_reg[1] & x2_reg[13]) ) + ( \Mult0|auto_generated|Add6~50  ))

	.dataa(!x1_reg[1]),
	.datab(!x1_reg[0]),
	.datac(gnd),
	.datad(!x2_reg[14]),
	.datae(gnd),
	.dataf(!x2_reg[13]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add6~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add6~53_sumout ),
	.cout(\Mult0|auto_generated|Add6~54 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add6~53 .extended_lut = "off";
defparam \Mult0|auto_generated|Add6~53 .lut_mask = 64'h0000FFAA00000033;
defparam \Mult0|auto_generated|Add6~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N15
cyclonev_lcell_comb \Mult0|auto_generated|Add10~29 (
// Equation(s):
// \Mult0|auto_generated|Add10~29_sumout  = SUM(( (x2_reg[5] & x1_reg[9]) ) + ( (x2_reg[6] & x1_reg[8]) ) + ( \Mult0|auto_generated|Add10~26  ))
// \Mult0|auto_generated|Add10~30  = CARRY(( (x2_reg[5] & x1_reg[9]) ) + ( (x2_reg[6] & x1_reg[8]) ) + ( \Mult0|auto_generated|Add10~26  ))

	.dataa(!x2_reg[5]),
	.datab(gnd),
	.datac(!x2_reg[6]),
	.datad(!x1_reg[9]),
	.datae(gnd),
	.dataf(!x1_reg[8]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add10~29_sumout ),
	.cout(\Mult0|auto_generated|Add10~30 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add10~29 .extended_lut = "off";
defparam \Mult0|auto_generated|Add10~29 .lut_mask = 64'h0000FFF000000055;
defparam \Mult0|auto_generated|Add10~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N27
cyclonev_lcell_comb \Mult0|auto_generated|Add8~37 (
// Equation(s):
// \Mult0|auto_generated|Add8~37_sumout  = SUM(( (x1_reg[5] & x2_reg[9]) ) + ( (x1_reg[4] & x2_reg[10]) ) + ( \Mult0|auto_generated|Add8~34  ))
// \Mult0|auto_generated|Add8~38  = CARRY(( (x1_reg[5] & x2_reg[9]) ) + ( (x1_reg[4] & x2_reg[10]) ) + ( \Mult0|auto_generated|Add8~34  ))

	.dataa(!x1_reg[5]),
	.datab(!x1_reg[4]),
	.datac(!x2_reg[10]),
	.datad(!x2_reg[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add8~37_sumout ),
	.cout(\Mult0|auto_generated|Add8~38 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add8~37 .extended_lut = "off";
defparam \Mult0|auto_generated|Add8~37 .lut_mask = 64'h0000FCFC00000055;
defparam \Mult0|auto_generated|Add8~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N21
cyclonev_lcell_comb \Mult0|auto_generated|Add9~41 (
// Equation(s):
// \Mult0|auto_generated|Add9~41_sumout  = SUM(( (x1_reg[6] & x2_reg[8]) ) + ( (x1_reg[7] & x2_reg[7]) ) + ( \Mult0|auto_generated|Add9~38  ))
// \Mult0|auto_generated|Add9~42  = CARRY(( (x1_reg[6] & x2_reg[8]) ) + ( (x1_reg[7] & x2_reg[7]) ) + ( \Mult0|auto_generated|Add9~38  ))

	.dataa(!x1_reg[7]),
	.datab(!x1_reg[6]),
	.datac(gnd),
	.datad(!x2_reg[8]),
	.datae(gnd),
	.dataf(!x2_reg[7]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add9~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add9~41_sumout ),
	.cout(\Mult0|auto_generated|Add9~42 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add9~41 .extended_lut = "off";
defparam \Mult0|auto_generated|Add9~41 .lut_mask = 64'h0000FFAA00000033;
defparam \Mult0|auto_generated|Add9~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N54
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft11a_in[8]~33 (
// Equation(s):
// \Mult0|auto_generated|wire_sft11a_in[8]~33_sumout  = SUM(( !\Mult0|auto_generated|Add10~29_sumout  $ (!\Mult0|auto_generated|Add8~37_sumout  $ (\Mult0|auto_generated|Add9~41_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[7]~31  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[7]~30  ))
// \Mult0|auto_generated|wire_sft11a_in[8]~34  = CARRY(( !\Mult0|auto_generated|Add10~29_sumout  $ (!\Mult0|auto_generated|Add8~37_sumout  $ (\Mult0|auto_generated|Add9~41_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[7]~31  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[7]~30  ))
// \Mult0|auto_generated|wire_sft11a_in[8]~35  = SHARE((!\Mult0|auto_generated|Add10~29_sumout  & (\Mult0|auto_generated|Add8~37_sumout  & \Mult0|auto_generated|Add9~41_sumout )) # (\Mult0|auto_generated|Add10~29_sumout  & 
// ((\Mult0|auto_generated|Add9~41_sumout ) # (\Mult0|auto_generated|Add8~37_sumout ))))

	.dataa(!\Mult0|auto_generated|Add10~29_sumout ),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|Add8~37_sumout ),
	.datad(!\Mult0|auto_generated|Add9~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft11a_in[7]~30 ),
	.sharein(\Mult0|auto_generated|wire_sft11a_in[7]~31 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft11a_in[8]~33_sumout ),
	.cout(\Mult0|auto_generated|wire_sft11a_in[8]~34 ),
	.shareout(\Mult0|auto_generated|wire_sft11a_in[8]~35 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft11a_in[8]~33 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft11a_in[8]~33 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult0|auto_generated|wire_sft11a_in[8]~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N36
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft6a_in[12]~49 (
// Equation(s):
// \Mult0|auto_generated|wire_sft6a_in[12]~49_sumout  = SUM(( !\Mult0|auto_generated|wire_sft16a_in[4]~17_sumout  $ (!\Mult0|auto_generated|Add6~53_sumout  $ (\Mult0|auto_generated|wire_sft11a_in[8]~33_sumout )) ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[11]~47  ) + ( \Mult0|auto_generated|wire_sft6a_in[11]~46  ))
// \Mult0|auto_generated|wire_sft6a_in[12]~50  = CARRY(( !\Mult0|auto_generated|wire_sft16a_in[4]~17_sumout  $ (!\Mult0|auto_generated|Add6~53_sumout  $ (\Mult0|auto_generated|wire_sft11a_in[8]~33_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[11]~47  ) 
// + ( \Mult0|auto_generated|wire_sft6a_in[11]~46  ))
// \Mult0|auto_generated|wire_sft6a_in[12]~51  = SHARE((!\Mult0|auto_generated|wire_sft16a_in[4]~17_sumout  & (\Mult0|auto_generated|Add6~53_sumout  & \Mult0|auto_generated|wire_sft11a_in[8]~33_sumout )) # (\Mult0|auto_generated|wire_sft16a_in[4]~17_sumout  
// & ((\Mult0|auto_generated|wire_sft11a_in[8]~33_sumout ) # (\Mult0|auto_generated|Add6~53_sumout ))))

	.dataa(!\Mult0|auto_generated|wire_sft16a_in[4]~17_sumout ),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|Add6~53_sumout ),
	.datad(!\Mult0|auto_generated|wire_sft11a_in[8]~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft6a_in[11]~46 ),
	.sharein(\Mult0|auto_generated|wire_sft6a_in[11]~47 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft6a_in[12]~49_sumout ),
	.cout(\Mult0|auto_generated|wire_sft6a_in[12]~50 ),
	.shareout(\Mult0|auto_generated|wire_sft6a_in[12]~51 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft6a_in[12]~49 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft6a_in[12]~49 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult0|auto_generated|wire_sft6a_in[12]~49 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X61_Y2_N38
dffeas \y[14]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|wire_sft6a_in[12]~49_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[14]~reg0 .is_wysiwyg = "true";
defparam \y[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N36
cyclonev_lcell_comb \Mult0|auto_generated|Add7~57 (
// Equation(s):
// \Mult0|auto_generated|Add7~57_sumout  = SUM(( (x1_reg[3] & x2_reg[12]) ) + ( (x1_reg[2] & x2_reg[13]) ) + ( \Mult0|auto_generated|Add7~54  ))
// \Mult0|auto_generated|Add7~58  = CARRY(( (x1_reg[3] & x2_reg[12]) ) + ( (x1_reg[2] & x2_reg[13]) ) + ( \Mult0|auto_generated|Add7~54  ))

	.dataa(!x1_reg[3]),
	.datab(!x1_reg[2]),
	.datac(!x2_reg[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x2_reg[13]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add7~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add7~57_sumout ),
	.cout(\Mult0|auto_generated|Add7~58 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add7~57 .extended_lut = "off";
defparam \Mult0|auto_generated|Add7~57 .lut_mask = 64'h0000FFCC00000505;
defparam \Mult0|auto_generated|Add7~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N12
cyclonev_lcell_comb \Mult0|auto_generated|Add11~33 (
// Equation(s):
// \Mult0|auto_generated|Add11~33_sumout  = SUM(( (x2_reg[5] & x1_reg[10]) ) + ( (x2_reg[4] & x1_reg[11]) ) + ( \Mult0|auto_generated|Add11~30  ))
// \Mult0|auto_generated|Add11~34  = CARRY(( (x2_reg[5] & x1_reg[10]) ) + ( (x2_reg[4] & x1_reg[11]) ) + ( \Mult0|auto_generated|Add11~30  ))

	.dataa(gnd),
	.datab(!x2_reg[5]),
	.datac(!x2_reg[4]),
	.datad(!x1_reg[10]),
	.datae(gnd),
	.dataf(!x1_reg[11]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add11~33_sumout ),
	.cout(\Mult0|auto_generated|Add11~34 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add11~33 .extended_lut = "off";
defparam \Mult0|auto_generated|Add11~33 .lut_mask = 64'h0000FFF000000033;
defparam \Mult0|auto_generated|Add11~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N6
cyclonev_lcell_comb \Mult0|auto_generated|Add12~33 (
// Equation(s):
// \Mult0|auto_generated|Add12~33_sumout  = SUM(( (x2_reg[2] & x1_reg[13]) ) + ( (x2_reg[3] & x1_reg[12]) ) + ( \Mult0|auto_generated|Add12~30  ))
// \Mult0|auto_generated|Add12~34  = CARRY(( (x2_reg[2] & x1_reg[13]) ) + ( (x2_reg[3] & x1_reg[12]) ) + ( \Mult0|auto_generated|Add12~30  ))

	.dataa(gnd),
	.datab(!x2_reg[3]),
	.datac(!x2_reg[2]),
	.datad(!x1_reg[13]),
	.datae(gnd),
	.dataf(!x1_reg[12]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add12~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add12~33_sumout ),
	.cout(\Mult0|auto_generated|Add12~34 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add12~33 .extended_lut = "off";
defparam \Mult0|auto_generated|Add12~33 .lut_mask = 64'h0000FFCC0000000F;
defparam \Mult0|auto_generated|Add12~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N15
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft16a_in[5]~21 (
// Equation(s):
// \Mult0|auto_generated|wire_sft16a_in[5]~21_sumout  = SUM(( !\Mult0|auto_generated|Add7~57_sumout  $ (!\Mult0|auto_generated|Add11~33_sumout  $ (\Mult0|auto_generated|Add12~33_sumout )) ) + ( \Mult0|auto_generated|wire_sft16a_in[4]~19  ) + ( 
// \Mult0|auto_generated|wire_sft16a_in[4]~18  ))
// \Mult0|auto_generated|wire_sft16a_in[5]~22  = CARRY(( !\Mult0|auto_generated|Add7~57_sumout  $ (!\Mult0|auto_generated|Add11~33_sumout  $ (\Mult0|auto_generated|Add12~33_sumout )) ) + ( \Mult0|auto_generated|wire_sft16a_in[4]~19  ) + ( 
// \Mult0|auto_generated|wire_sft16a_in[4]~18  ))
// \Mult0|auto_generated|wire_sft16a_in[5]~23  = SHARE((!\Mult0|auto_generated|Add7~57_sumout  & (\Mult0|auto_generated|Add11~33_sumout  & \Mult0|auto_generated|Add12~33_sumout )) # (\Mult0|auto_generated|Add7~57_sumout  & 
// ((\Mult0|auto_generated|Add12~33_sumout ) # (\Mult0|auto_generated|Add11~33_sumout ))))

	.dataa(!\Mult0|auto_generated|Add7~57_sumout ),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|Add11~33_sumout ),
	.datad(!\Mult0|auto_generated|Add12~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft16a_in[4]~18 ),
	.sharein(\Mult0|auto_generated|wire_sft16a_in[4]~19 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft16a_in[5]~21_sumout ),
	.cout(\Mult0|auto_generated|wire_sft16a_in[5]~22 ),
	.shareout(\Mult0|auto_generated|wire_sft16a_in[5]~23 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft16a_in[5]~21 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft16a_in[5]~21 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult0|auto_generated|wire_sft16a_in[5]~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N30
cyclonev_lcell_comb \Mult0|auto_generated|Add8~41 (
// Equation(s):
// \Mult0|auto_generated|Add8~41_sumout  = SUM(( (x1_reg[5] & x2_reg[10]) ) + ( (x1_reg[4] & x2_reg[11]) ) + ( \Mult0|auto_generated|Add8~38  ))
// \Mult0|auto_generated|Add8~42  = CARRY(( (x1_reg[5] & x2_reg[10]) ) + ( (x1_reg[4] & x2_reg[11]) ) + ( \Mult0|auto_generated|Add8~38  ))

	.dataa(!x1_reg[5]),
	.datab(!x1_reg[4]),
	.datac(gnd),
	.datad(!x2_reg[10]),
	.datae(gnd),
	.dataf(!x2_reg[11]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add8~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add8~41_sumout ),
	.cout(\Mult0|auto_generated|Add8~42 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add8~41 .extended_lut = "off";
defparam \Mult0|auto_generated|Add8~41 .lut_mask = 64'h0000FFCC00000055;
defparam \Mult0|auto_generated|Add8~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N24
cyclonev_lcell_comb \Mult0|auto_generated|Add9~45 (
// Equation(s):
// \Mult0|auto_generated|Add9~45_sumout  = SUM(( (x1_reg[6] & x2_reg[9]) ) + ( (x1_reg[7] & x2_reg[8]) ) + ( \Mult0|auto_generated|Add9~42  ))
// \Mult0|auto_generated|Add9~46  = CARRY(( (x1_reg[6] & x2_reg[9]) ) + ( (x1_reg[7] & x2_reg[8]) ) + ( \Mult0|auto_generated|Add9~42  ))

	.dataa(!x1_reg[7]),
	.datab(!x1_reg[6]),
	.datac(!x2_reg[8]),
	.datad(!x2_reg[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add9~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add9~45_sumout ),
	.cout(\Mult0|auto_generated|Add9~46 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add9~45 .extended_lut = "off";
defparam \Mult0|auto_generated|Add9~45 .lut_mask = 64'h0000FAFA00000033;
defparam \Mult0|auto_generated|Add9~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N18
cyclonev_lcell_comb \Mult0|auto_generated|Add10~33 (
// Equation(s):
// \Mult0|auto_generated|Add10~33_sumout  = SUM(( (x2_reg[7] & x1_reg[8]) ) + ( (x2_reg[6] & x1_reg[9]) ) + ( \Mult0|auto_generated|Add10~30  ))
// \Mult0|auto_generated|Add10~34  = CARRY(( (x2_reg[7] & x1_reg[8]) ) + ( (x2_reg[6] & x1_reg[9]) ) + ( \Mult0|auto_generated|Add10~30  ))

	.dataa(!x2_reg[7]),
	.datab(!x2_reg[6]),
	.datac(!x1_reg[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x1_reg[9]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add10~33_sumout ),
	.cout(\Mult0|auto_generated|Add10~34 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add10~33 .extended_lut = "off";
defparam \Mult0|auto_generated|Add10~33 .lut_mask = 64'h0000FFCC00000505;
defparam \Mult0|auto_generated|Add10~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N57
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft11a_in[9]~37 (
// Equation(s):
// \Mult0|auto_generated|wire_sft11a_in[9]~37_sumout  = SUM(( !\Mult0|auto_generated|Add8~41_sumout  $ (!\Mult0|auto_generated|Add9~45_sumout  $ (\Mult0|auto_generated|Add10~33_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[8]~35  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[8]~34  ))
// \Mult0|auto_generated|wire_sft11a_in[9]~38  = CARRY(( !\Mult0|auto_generated|Add8~41_sumout  $ (!\Mult0|auto_generated|Add9~45_sumout  $ (\Mult0|auto_generated|Add10~33_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[8]~35  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[8]~34  ))
// \Mult0|auto_generated|wire_sft11a_in[9]~39  = SHARE((!\Mult0|auto_generated|Add8~41_sumout  & (\Mult0|auto_generated|Add9~45_sumout  & \Mult0|auto_generated|Add10~33_sumout )) # (\Mult0|auto_generated|Add8~41_sumout  & 
// ((\Mult0|auto_generated|Add10~33_sumout ) # (\Mult0|auto_generated|Add9~45_sumout ))))

	.dataa(gnd),
	.datab(!\Mult0|auto_generated|Add8~41_sumout ),
	.datac(!\Mult0|auto_generated|Add9~45_sumout ),
	.datad(!\Mult0|auto_generated|Add10~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft11a_in[8]~34 ),
	.sharein(\Mult0|auto_generated|wire_sft11a_in[8]~35 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft11a_in[9]~37_sumout ),
	.cout(\Mult0|auto_generated|wire_sft11a_in[9]~38 ),
	.shareout(\Mult0|auto_generated|wire_sft11a_in[9]~39 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft11a_in[9]~37 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft11a_in[9]~37 .lut_mask = 64'h0000033F00003CC3;
defparam \Mult0|auto_generated|wire_sft11a_in[9]~37 .shared_arith = "on";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \x2[15]~input (
	.i(x2[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x2[15]~input_o ));
// synopsys translate_off
defparam \x2[15]~input .bus_hold = "false";
defparam \x2[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y1_N44
dffeas \x2_reg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\x2[15]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x2_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \x2_reg[15] .is_wysiwyg = "true";
defparam \x2_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N42
cyclonev_lcell_comb \Mult0|auto_generated|Add6~57 (
// Equation(s):
// \Mult0|auto_generated|Add6~57_sumout  = SUM(( (x2_reg[15] & x1_reg[0]) ) + ( (x1_reg[1] & x2_reg[14]) ) + ( \Mult0|auto_generated|Add6~54  ))
// \Mult0|auto_generated|Add6~58  = CARRY(( (x2_reg[15] & x1_reg[0]) ) + ( (x1_reg[1] & x2_reg[14]) ) + ( \Mult0|auto_generated|Add6~54  ))

	.dataa(!x1_reg[1]),
	.datab(!x2_reg[15]),
	.datac(!x2_reg[14]),
	.datad(!x1_reg[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add6~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add6~57_sumout ),
	.cout(\Mult0|auto_generated|Add6~58 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add6~57 .extended_lut = "off";
defparam \Mult0|auto_generated|Add6~57 .lut_mask = 64'h0000FAFA00000033;
defparam \Mult0|auto_generated|Add6~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N39
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft6a_in[13]~53 (
// Equation(s):
// \Mult0|auto_generated|wire_sft6a_in[13]~53_sumout  = SUM(( !\Mult0|auto_generated|wire_sft16a_in[5]~21_sumout  $ (!\Mult0|auto_generated|wire_sft11a_in[9]~37_sumout  $ (\Mult0|auto_generated|Add6~57_sumout )) ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[12]~51  ) + ( \Mult0|auto_generated|wire_sft6a_in[12]~50  ))
// \Mult0|auto_generated|wire_sft6a_in[13]~54  = CARRY(( !\Mult0|auto_generated|wire_sft16a_in[5]~21_sumout  $ (!\Mult0|auto_generated|wire_sft11a_in[9]~37_sumout  $ (\Mult0|auto_generated|Add6~57_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[12]~51  ) 
// + ( \Mult0|auto_generated|wire_sft6a_in[12]~50  ))
// \Mult0|auto_generated|wire_sft6a_in[13]~55  = SHARE((!\Mult0|auto_generated|wire_sft16a_in[5]~21_sumout  & (\Mult0|auto_generated|wire_sft11a_in[9]~37_sumout  & \Mult0|auto_generated|Add6~57_sumout )) # (\Mult0|auto_generated|wire_sft16a_in[5]~21_sumout  
// & ((\Mult0|auto_generated|Add6~57_sumout ) # (\Mult0|auto_generated|wire_sft11a_in[9]~37_sumout ))))

	.dataa(gnd),
	.datab(!\Mult0|auto_generated|wire_sft16a_in[5]~21_sumout ),
	.datac(!\Mult0|auto_generated|wire_sft11a_in[9]~37_sumout ),
	.datad(!\Mult0|auto_generated|Add6~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft6a_in[12]~50 ),
	.sharein(\Mult0|auto_generated|wire_sft6a_in[12]~51 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft6a_in[13]~53_sumout ),
	.cout(\Mult0|auto_generated|wire_sft6a_in[13]~54 ),
	.shareout(\Mult0|auto_generated|wire_sft6a_in[13]~55 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft6a_in[13]~53 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft6a_in[13]~53 .lut_mask = 64'h0000033F00003CC3;
defparam \Mult0|auto_generated|wire_sft6a_in[13]~53 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X61_Y2_N40
dffeas \y[15]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|wire_sft6a_in[13]~53_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[15]~reg0 .is_wysiwyg = "true";
defparam \y[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N45
cyclonev_lcell_comb \Mult0|auto_generated|Add6~61 (
// Equation(s):
// \Mult0|auto_generated|Add6~61_sumout  = SUM(( (x1_reg[1] & x2_reg[15]) ) + ( GND ) + ( \Mult0|auto_generated|Add6~58  ))
// \Mult0|auto_generated|Add6~62  = CARRY(( (x1_reg[1] & x2_reg[15]) ) + ( GND ) + ( \Mult0|auto_generated|Add6~58  ))

	.dataa(!x1_reg[1]),
	.datab(!x2_reg[15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add6~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add6~61_sumout ),
	.cout(\Mult0|auto_generated|Add6~62 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add6~61 .extended_lut = "off";
defparam \Mult0|auto_generated|Add6~61 .lut_mask = 64'h0000FFFF00001111;
defparam \Mult0|auto_generated|Add6~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N15
cyclonev_lcell_comb \Mult0|auto_generated|Add11~37 (
// Equation(s):
// \Mult0|auto_generated|Add11~37_sumout  = SUM(( (x2_reg[6] & x1_reg[10]) ) + ( (x2_reg[5] & x1_reg[11]) ) + ( \Mult0|auto_generated|Add11~34  ))
// \Mult0|auto_generated|Add11~38  = CARRY(( (x2_reg[6] & x1_reg[10]) ) + ( (x2_reg[5] & x1_reg[11]) ) + ( \Mult0|auto_generated|Add11~34  ))

	.dataa(!x2_reg[6]),
	.datab(!x2_reg[5]),
	.datac(!x1_reg[11]),
	.datad(!x1_reg[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add11~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add11~37_sumout ),
	.cout(\Mult0|auto_generated|Add11~38 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add11~37 .extended_lut = "off";
defparam \Mult0|auto_generated|Add11~37 .lut_mask = 64'h0000FCFC00000055;
defparam \Mult0|auto_generated|Add11~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N39
cyclonev_lcell_comb \Mult0|auto_generated|Add7~61 (
// Equation(s):
// \Mult0|auto_generated|Add7~61_sumout  = SUM(( (x1_reg[3] & x2_reg[13]) ) + ( (x1_reg[2] & x2_reg[14]) ) + ( \Mult0|auto_generated|Add7~58  ))
// \Mult0|auto_generated|Add7~62  = CARRY(( (x1_reg[3] & x2_reg[13]) ) + ( (x1_reg[2] & x2_reg[14]) ) + ( \Mult0|auto_generated|Add7~58  ))

	.dataa(!x1_reg[3]),
	.datab(!x1_reg[2]),
	.datac(!x2_reg[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x2_reg[14]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add7~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add7~61_sumout ),
	.cout(\Mult0|auto_generated|Add7~62 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add7~61 .extended_lut = "off";
defparam \Mult0|auto_generated|Add7~61 .lut_mask = 64'h0000FFCC00000505;
defparam \Mult0|auto_generated|Add7~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N9
cyclonev_lcell_comb \Mult0|auto_generated|Add12~37 (
// Equation(s):
// \Mult0|auto_generated|Add12~37_sumout  = SUM(( (x2_reg[3] & x1_reg[13]) ) + ( (x2_reg[4] & x1_reg[12]) ) + ( \Mult0|auto_generated|Add12~34  ))
// \Mult0|auto_generated|Add12~38  = CARRY(( (x2_reg[3] & x1_reg[13]) ) + ( (x2_reg[4] & x1_reg[12]) ) + ( \Mult0|auto_generated|Add12~34  ))

	.dataa(gnd),
	.datab(!x2_reg[3]),
	.datac(!x2_reg[4]),
	.datad(!x1_reg[13]),
	.datae(gnd),
	.dataf(!x1_reg[12]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add12~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add12~37_sumout ),
	.cout(\Mult0|auto_generated|Add12~38 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add12~37 .extended_lut = "off";
defparam \Mult0|auto_generated|Add12~37 .lut_mask = 64'h0000FFF000000033;
defparam \Mult0|auto_generated|Add12~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N18
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft16a_in[6]~25 (
// Equation(s):
// \Mult0|auto_generated|wire_sft16a_in[6]~25_sumout  = SUM(( !\Mult0|auto_generated|Add11~37_sumout  $ (!\Mult0|auto_generated|Add7~61_sumout  $ (\Mult0|auto_generated|Add12~37_sumout )) ) + ( \Mult0|auto_generated|wire_sft16a_in[5]~23  ) + ( 
// \Mult0|auto_generated|wire_sft16a_in[5]~22  ))
// \Mult0|auto_generated|wire_sft16a_in[6]~26  = CARRY(( !\Mult0|auto_generated|Add11~37_sumout  $ (!\Mult0|auto_generated|Add7~61_sumout  $ (\Mult0|auto_generated|Add12~37_sumout )) ) + ( \Mult0|auto_generated|wire_sft16a_in[5]~23  ) + ( 
// \Mult0|auto_generated|wire_sft16a_in[5]~22  ))
// \Mult0|auto_generated|wire_sft16a_in[6]~27  = SHARE((!\Mult0|auto_generated|Add11~37_sumout  & (\Mult0|auto_generated|Add7~61_sumout  & \Mult0|auto_generated|Add12~37_sumout )) # (\Mult0|auto_generated|Add11~37_sumout  & 
// ((\Mult0|auto_generated|Add12~37_sumout ) # (\Mult0|auto_generated|Add7~61_sumout ))))

	.dataa(gnd),
	.datab(!\Mult0|auto_generated|Add11~37_sumout ),
	.datac(!\Mult0|auto_generated|Add7~61_sumout ),
	.datad(!\Mult0|auto_generated|Add12~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft16a_in[5]~22 ),
	.sharein(\Mult0|auto_generated|wire_sft16a_in[5]~23 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft16a_in[6]~25_sumout ),
	.cout(\Mult0|auto_generated|wire_sft16a_in[6]~26 ),
	.shareout(\Mult0|auto_generated|wire_sft16a_in[6]~27 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft16a_in[6]~25 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft16a_in[6]~25 .lut_mask = 64'h0000033F00003CC3;
defparam \Mult0|auto_generated|wire_sft16a_in[6]~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N33
cyclonev_lcell_comb \Mult0|auto_generated|Add8~45 (
// Equation(s):
// \Mult0|auto_generated|Add8~45_sumout  = SUM(( (x1_reg[4] & x2_reg[12]) ) + ( (x1_reg[5] & x2_reg[11]) ) + ( \Mult0|auto_generated|Add8~42  ))
// \Mult0|auto_generated|Add8~46  = CARRY(( (x1_reg[4] & x2_reg[12]) ) + ( (x1_reg[5] & x2_reg[11]) ) + ( \Mult0|auto_generated|Add8~42  ))

	.dataa(!x1_reg[5]),
	.datab(!x1_reg[4]),
	.datac(gnd),
	.datad(!x2_reg[12]),
	.datae(gnd),
	.dataf(!x2_reg[11]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add8~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add8~45_sumout ),
	.cout(\Mult0|auto_generated|Add8~46 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add8~45 .extended_lut = "off";
defparam \Mult0|auto_generated|Add8~45 .lut_mask = 64'h0000FFAA00000033;
defparam \Mult0|auto_generated|Add8~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N21
cyclonev_lcell_comb \Mult0|auto_generated|Add10~37 (
// Equation(s):
// \Mult0|auto_generated|Add10~37_sumout  = SUM(( (x2_reg[7] & x1_reg[9]) ) + ( (x2_reg[8] & x1_reg[8]) ) + ( \Mult0|auto_generated|Add10~34  ))
// \Mult0|auto_generated|Add10~38  = CARRY(( (x2_reg[7] & x1_reg[9]) ) + ( (x2_reg[8] & x1_reg[8]) ) + ( \Mult0|auto_generated|Add10~34  ))

	.dataa(!x2_reg[7]),
	.datab(gnd),
	.datac(!x2_reg[8]),
	.datad(!x1_reg[9]),
	.datae(gnd),
	.dataf(!x1_reg[8]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add10~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add10~37_sumout ),
	.cout(\Mult0|auto_generated|Add10~38 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add10~37 .extended_lut = "off";
defparam \Mult0|auto_generated|Add10~37 .lut_mask = 64'h0000FFF000000055;
defparam \Mult0|auto_generated|Add10~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N27
cyclonev_lcell_comb \Mult0|auto_generated|Add9~49 (
// Equation(s):
// \Mult0|auto_generated|Add9~49_sumout  = SUM(( (x1_reg[6] & x2_reg[10]) ) + ( (x1_reg[7] & x2_reg[9]) ) + ( \Mult0|auto_generated|Add9~46  ))
// \Mult0|auto_generated|Add9~50  = CARRY(( (x1_reg[6] & x2_reg[10]) ) + ( (x1_reg[7] & x2_reg[9]) ) + ( \Mult0|auto_generated|Add9~46  ))

	.dataa(!x1_reg[7]),
	.datab(!x1_reg[6]),
	.datac(!x2_reg[9]),
	.datad(!x2_reg[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add9~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add9~49_sumout ),
	.cout(\Mult0|auto_generated|Add9~50 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add9~49 .extended_lut = "off";
defparam \Mult0|auto_generated|Add9~49 .lut_mask = 64'h0000FAFA00000033;
defparam \Mult0|auto_generated|Add9~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N0
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft11a_in[10]~41 (
// Equation(s):
// \Mult0|auto_generated|wire_sft11a_in[10]~41_sumout  = SUM(( !\Mult0|auto_generated|Add8~45_sumout  $ (!\Mult0|auto_generated|Add10~37_sumout  $ (\Mult0|auto_generated|Add9~49_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[9]~39  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[9]~38  ))
// \Mult0|auto_generated|wire_sft11a_in[10]~42  = CARRY(( !\Mult0|auto_generated|Add8~45_sumout  $ (!\Mult0|auto_generated|Add10~37_sumout  $ (\Mult0|auto_generated|Add9~49_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[9]~39  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[9]~38  ))
// \Mult0|auto_generated|wire_sft11a_in[10]~43  = SHARE((!\Mult0|auto_generated|Add8~45_sumout  & (\Mult0|auto_generated|Add10~37_sumout  & \Mult0|auto_generated|Add9~49_sumout )) # (\Mult0|auto_generated|Add8~45_sumout  & 
// ((\Mult0|auto_generated|Add9~49_sumout ) # (\Mult0|auto_generated|Add10~37_sumout ))))

	.dataa(gnd),
	.datab(!\Mult0|auto_generated|Add8~45_sumout ),
	.datac(!\Mult0|auto_generated|Add10~37_sumout ),
	.datad(!\Mult0|auto_generated|Add9~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft11a_in[9]~38 ),
	.sharein(\Mult0|auto_generated|wire_sft11a_in[9]~39 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft11a_in[10]~41_sumout ),
	.cout(\Mult0|auto_generated|wire_sft11a_in[10]~42 ),
	.shareout(\Mult0|auto_generated|wire_sft11a_in[10]~43 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft11a_in[10]~41 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft11a_in[10]~41 .lut_mask = 64'h0000033F00003CC3;
defparam \Mult0|auto_generated|wire_sft11a_in[10]~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N42
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft6a_in[14]~57 (
// Equation(s):
// \Mult0|auto_generated|wire_sft6a_in[14]~57_sumout  = SUM(( !\Mult0|auto_generated|Add6~61_sumout  $ (!\Mult0|auto_generated|wire_sft16a_in[6]~25_sumout  $ (\Mult0|auto_generated|wire_sft11a_in[10]~41_sumout )) ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[13]~55  ) + ( \Mult0|auto_generated|wire_sft6a_in[13]~54  ))
// \Mult0|auto_generated|wire_sft6a_in[14]~58  = CARRY(( !\Mult0|auto_generated|Add6~61_sumout  $ (!\Mult0|auto_generated|wire_sft16a_in[6]~25_sumout  $ (\Mult0|auto_generated|wire_sft11a_in[10]~41_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[13]~55  
// ) + ( \Mult0|auto_generated|wire_sft6a_in[13]~54  ))
// \Mult0|auto_generated|wire_sft6a_in[14]~59  = SHARE((!\Mult0|auto_generated|Add6~61_sumout  & (\Mult0|auto_generated|wire_sft16a_in[6]~25_sumout  & \Mult0|auto_generated|wire_sft11a_in[10]~41_sumout )) # (\Mult0|auto_generated|Add6~61_sumout  & 
// ((\Mult0|auto_generated|wire_sft11a_in[10]~41_sumout ) # (\Mult0|auto_generated|wire_sft16a_in[6]~25_sumout ))))

	.dataa(!\Mult0|auto_generated|Add6~61_sumout ),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|wire_sft16a_in[6]~25_sumout ),
	.datad(!\Mult0|auto_generated|wire_sft11a_in[10]~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft6a_in[13]~54 ),
	.sharein(\Mult0|auto_generated|wire_sft6a_in[13]~55 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft6a_in[14]~57_sumout ),
	.cout(\Mult0|auto_generated|wire_sft6a_in[14]~58 ),
	.shareout(\Mult0|auto_generated|wire_sft6a_in[14]~59 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft6a_in[14]~57 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft6a_in[14]~57 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult0|auto_generated|wire_sft6a_in[14]~57 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X61_Y2_N43
dffeas \y[16]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|wire_sft6a_in[14]~57_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[16]~reg0 .is_wysiwyg = "true";
defparam \y[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N48
cyclonev_lcell_comb \Mult0|auto_generated|Add6~65 (
// Equation(s):
// \Mult0|auto_generated|Add6~65_sumout  = SUM(( GND ) + ( GND ) + ( \Mult0|auto_generated|Add6~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add6~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add6~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add6~65 .extended_lut = "off";
defparam \Mult0|auto_generated|Add6~65 .lut_mask = 64'h0000FFFF00000000;
defparam \Mult0|auto_generated|Add6~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N18
cyclonev_lcell_comb \Mult0|auto_generated|Add11~41 (
// Equation(s):
// \Mult0|auto_generated|Add11~41_sumout  = SUM(( (x2_reg[7] & x1_reg[10]) ) + ( (x2_reg[6] & x1_reg[11]) ) + ( \Mult0|auto_generated|Add11~38  ))
// \Mult0|auto_generated|Add11~42  = CARRY(( (x2_reg[7] & x1_reg[10]) ) + ( (x2_reg[6] & x1_reg[11]) ) + ( \Mult0|auto_generated|Add11~38  ))

	.dataa(gnd),
	.datab(!x2_reg[7]),
	.datac(!x2_reg[6]),
	.datad(!x1_reg[10]),
	.datae(gnd),
	.dataf(!x1_reg[11]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add11~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add11~41_sumout ),
	.cout(\Mult0|auto_generated|Add11~42 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add11~41 .extended_lut = "off";
defparam \Mult0|auto_generated|Add11~41 .lut_mask = 64'h0000FFF000000033;
defparam \Mult0|auto_generated|Add11~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N42
cyclonev_lcell_comb \Mult0|auto_generated|Add7~65 (
// Equation(s):
// \Mult0|auto_generated|Add7~65_sumout  = SUM(( (x2_reg[15] & x1_reg[2]) ) + ( (x1_reg[3] & x2_reg[14]) ) + ( \Mult0|auto_generated|Add7~62  ))
// \Mult0|auto_generated|Add7~66  = CARRY(( (x2_reg[15] & x1_reg[2]) ) + ( (x1_reg[3] & x2_reg[14]) ) + ( \Mult0|auto_generated|Add7~62  ))

	.dataa(!x1_reg[3]),
	.datab(!x2_reg[15]),
	.datac(!x2_reg[14]),
	.datad(!x1_reg[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add7~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add7~65_sumout ),
	.cout(\Mult0|auto_generated|Add7~66 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add7~65 .extended_lut = "off";
defparam \Mult0|auto_generated|Add7~65 .lut_mask = 64'h0000FAFA00000033;
defparam \Mult0|auto_generated|Add7~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N12
cyclonev_lcell_comb \Mult0|auto_generated|Add12~41 (
// Equation(s):
// \Mult0|auto_generated|Add12~41_sumout  = SUM(( (x2_reg[4] & x1_reg[13]) ) + ( (x2_reg[5] & x1_reg[12]) ) + ( \Mult0|auto_generated|Add12~38  ))
// \Mult0|auto_generated|Add12~42  = CARRY(( (x2_reg[4] & x1_reg[13]) ) + ( (x2_reg[5] & x1_reg[12]) ) + ( \Mult0|auto_generated|Add12~38  ))

	.dataa(!x2_reg[5]),
	.datab(!x2_reg[4]),
	.datac(!x1_reg[12]),
	.datad(!x1_reg[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add12~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add12~41_sumout ),
	.cout(\Mult0|auto_generated|Add12~42 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add12~41 .extended_lut = "off";
defparam \Mult0|auto_generated|Add12~41 .lut_mask = 64'h0000FAFA00000033;
defparam \Mult0|auto_generated|Add12~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N21
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft16a_in[7]~29 (
// Equation(s):
// \Mult0|auto_generated|wire_sft16a_in[7]~29_sumout  = SUM(( !\Mult0|auto_generated|Add11~41_sumout  $ (!\Mult0|auto_generated|Add7~65_sumout  $ (\Mult0|auto_generated|Add12~41_sumout )) ) + ( \Mult0|auto_generated|wire_sft16a_in[6]~27  ) + ( 
// \Mult0|auto_generated|wire_sft16a_in[6]~26  ))
// \Mult0|auto_generated|wire_sft16a_in[7]~30  = CARRY(( !\Mult0|auto_generated|Add11~41_sumout  $ (!\Mult0|auto_generated|Add7~65_sumout  $ (\Mult0|auto_generated|Add12~41_sumout )) ) + ( \Mult0|auto_generated|wire_sft16a_in[6]~27  ) + ( 
// \Mult0|auto_generated|wire_sft16a_in[6]~26  ))
// \Mult0|auto_generated|wire_sft16a_in[7]~31  = SHARE((!\Mult0|auto_generated|Add11~41_sumout  & (\Mult0|auto_generated|Add7~65_sumout  & \Mult0|auto_generated|Add12~41_sumout )) # (\Mult0|auto_generated|Add11~41_sumout  & 
// ((\Mult0|auto_generated|Add12~41_sumout ) # (\Mult0|auto_generated|Add7~65_sumout ))))

	.dataa(!\Mult0|auto_generated|Add11~41_sumout ),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|Add7~65_sumout ),
	.datad(!\Mult0|auto_generated|Add12~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft16a_in[6]~26 ),
	.sharein(\Mult0|auto_generated|wire_sft16a_in[6]~27 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft16a_in[7]~29_sumout ),
	.cout(\Mult0|auto_generated|wire_sft16a_in[7]~30 ),
	.shareout(\Mult0|auto_generated|wire_sft16a_in[7]~31 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft16a_in[7]~29 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft16a_in[7]~29 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult0|auto_generated|wire_sft16a_in[7]~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N30
cyclonev_lcell_comb \Mult0|auto_generated|Add9~53 (
// Equation(s):
// \Mult0|auto_generated|Add9~53_sumout  = SUM(( (x1_reg[7] & x2_reg[10]) ) + ( (x1_reg[6] & x2_reg[11]) ) + ( \Mult0|auto_generated|Add9~50  ))
// \Mult0|auto_generated|Add9~54  = CARRY(( (x1_reg[7] & x2_reg[10]) ) + ( (x1_reg[6] & x2_reg[11]) ) + ( \Mult0|auto_generated|Add9~50  ))

	.dataa(!x1_reg[7]),
	.datab(!x1_reg[6]),
	.datac(gnd),
	.datad(!x2_reg[10]),
	.datae(gnd),
	.dataf(!x2_reg[11]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add9~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add9~53_sumout ),
	.cout(\Mult0|auto_generated|Add9~54 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add9~53 .extended_lut = "off";
defparam \Mult0|auto_generated|Add9~53 .lut_mask = 64'h0000FFCC00000055;
defparam \Mult0|auto_generated|Add9~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N24
cyclonev_lcell_comb \Mult0|auto_generated|Add10~41 (
// Equation(s):
// \Mult0|auto_generated|Add10~41_sumout  = SUM(( (x1_reg[8] & x2_reg[9]) ) + ( (x2_reg[8] & x1_reg[9]) ) + ( \Mult0|auto_generated|Add10~38  ))
// \Mult0|auto_generated|Add10~42  = CARRY(( (x1_reg[8] & x2_reg[9]) ) + ( (x2_reg[8] & x1_reg[9]) ) + ( \Mult0|auto_generated|Add10~38  ))

	.dataa(!x1_reg[8]),
	.datab(!x2_reg[8]),
	.datac(!x1_reg[9]),
	.datad(!x2_reg[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add10~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add10~41_sumout ),
	.cout(\Mult0|auto_generated|Add10~42 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add10~41 .extended_lut = "off";
defparam \Mult0|auto_generated|Add10~41 .lut_mask = 64'h0000FCFC00000055;
defparam \Mult0|auto_generated|Add10~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N36
cyclonev_lcell_comb \Mult0|auto_generated|Add8~49 (
// Equation(s):
// \Mult0|auto_generated|Add8~49_sumout  = SUM(( (x1_reg[5] & x2_reg[12]) ) + ( (x1_reg[4] & x2_reg[13]) ) + ( \Mult0|auto_generated|Add8~46  ))
// \Mult0|auto_generated|Add8~50  = CARRY(( (x1_reg[5] & x2_reg[12]) ) + ( (x1_reg[4] & x2_reg[13]) ) + ( \Mult0|auto_generated|Add8~46  ))

	.dataa(gnd),
	.datab(!x1_reg[4]),
	.datac(!x1_reg[5]),
	.datad(!x2_reg[12]),
	.datae(gnd),
	.dataf(!x2_reg[13]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add8~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add8~49_sumout ),
	.cout(\Mult0|auto_generated|Add8~50 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add8~49 .extended_lut = "off";
defparam \Mult0|auto_generated|Add8~49 .lut_mask = 64'h0000FFCC0000000F;
defparam \Mult0|auto_generated|Add8~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N3
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft11a_in[11]~45 (
// Equation(s):
// \Mult0|auto_generated|wire_sft11a_in[11]~45_sumout  = SUM(( !\Mult0|auto_generated|Add9~53_sumout  $ (!\Mult0|auto_generated|Add10~41_sumout  $ (\Mult0|auto_generated|Add8~49_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[10]~43  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[10]~42  ))
// \Mult0|auto_generated|wire_sft11a_in[11]~46  = CARRY(( !\Mult0|auto_generated|Add9~53_sumout  $ (!\Mult0|auto_generated|Add10~41_sumout  $ (\Mult0|auto_generated|Add8~49_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[10]~43  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[10]~42  ))
// \Mult0|auto_generated|wire_sft11a_in[11]~47  = SHARE((!\Mult0|auto_generated|Add9~53_sumout  & (\Mult0|auto_generated|Add10~41_sumout  & \Mult0|auto_generated|Add8~49_sumout )) # (\Mult0|auto_generated|Add9~53_sumout  & 
// ((\Mult0|auto_generated|Add8~49_sumout ) # (\Mult0|auto_generated|Add10~41_sumout ))))

	.dataa(!\Mult0|auto_generated|Add9~53_sumout ),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|Add10~41_sumout ),
	.datad(!\Mult0|auto_generated|Add8~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft11a_in[10]~42 ),
	.sharein(\Mult0|auto_generated|wire_sft11a_in[10]~43 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft11a_in[11]~45_sumout ),
	.cout(\Mult0|auto_generated|wire_sft11a_in[11]~46 ),
	.shareout(\Mult0|auto_generated|wire_sft11a_in[11]~47 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft11a_in[11]~45 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft11a_in[11]~45 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult0|auto_generated|wire_sft11a_in[11]~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N45
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft6a_in[15]~61 (
// Equation(s):
// \Mult0|auto_generated|wire_sft6a_in[15]~61_sumout  = SUM(( !\Mult0|auto_generated|Add6~65_sumout  $ (!\Mult0|auto_generated|wire_sft16a_in[7]~29_sumout  $ (\Mult0|auto_generated|wire_sft11a_in[11]~45_sumout )) ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[14]~59  ) + ( \Mult0|auto_generated|wire_sft6a_in[14]~58  ))
// \Mult0|auto_generated|wire_sft6a_in[15]~62  = CARRY(( !\Mult0|auto_generated|Add6~65_sumout  $ (!\Mult0|auto_generated|wire_sft16a_in[7]~29_sumout  $ (\Mult0|auto_generated|wire_sft11a_in[11]~45_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[14]~59  
// ) + ( \Mult0|auto_generated|wire_sft6a_in[14]~58  ))
// \Mult0|auto_generated|wire_sft6a_in[15]~63  = SHARE((!\Mult0|auto_generated|Add6~65_sumout  & (\Mult0|auto_generated|wire_sft16a_in[7]~29_sumout  & \Mult0|auto_generated|wire_sft11a_in[11]~45_sumout )) # (\Mult0|auto_generated|Add6~65_sumout  & 
// ((\Mult0|auto_generated|wire_sft11a_in[11]~45_sumout ) # (\Mult0|auto_generated|wire_sft16a_in[7]~29_sumout ))))

	.dataa(gnd),
	.datab(!\Mult0|auto_generated|Add6~65_sumout ),
	.datac(!\Mult0|auto_generated|wire_sft16a_in[7]~29_sumout ),
	.datad(!\Mult0|auto_generated|wire_sft11a_in[11]~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft6a_in[14]~58 ),
	.sharein(\Mult0|auto_generated|wire_sft6a_in[14]~59 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft6a_in[15]~61_sumout ),
	.cout(\Mult0|auto_generated|wire_sft6a_in[15]~62 ),
	.shareout(\Mult0|auto_generated|wire_sft6a_in[15]~63 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft6a_in[15]~61 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft6a_in[15]~61 .lut_mask = 64'h0000033F00003CC3;
defparam \Mult0|auto_generated|wire_sft6a_in[15]~61 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X61_Y2_N47
dffeas \y[17]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|wire_sft6a_in[15]~61_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[17]~reg0 .is_wysiwyg = "true";
defparam \y[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N15
cyclonev_lcell_comb \Mult0|auto_generated|Add12~45 (
// Equation(s):
// \Mult0|auto_generated|Add12~45_sumout  = SUM(( (x2_reg[5] & x1_reg[13]) ) + ( (x2_reg[6] & x1_reg[12]) ) + ( \Mult0|auto_generated|Add12~42  ))
// \Mult0|auto_generated|Add12~46  = CARRY(( (x2_reg[5] & x1_reg[13]) ) + ( (x2_reg[6] & x1_reg[12]) ) + ( \Mult0|auto_generated|Add12~42  ))

	.dataa(!x2_reg[5]),
	.datab(gnd),
	.datac(!x2_reg[6]),
	.datad(!x1_reg[13]),
	.datae(gnd),
	.dataf(!x1_reg[12]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add12~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add12~45_sumout ),
	.cout(\Mult0|auto_generated|Add12~46 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add12~45 .extended_lut = "off";
defparam \Mult0|auto_generated|Add12~45 .lut_mask = 64'h0000FFF000000055;
defparam \Mult0|auto_generated|Add12~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N39
cyclonev_lcell_comb \Mult0|auto_generated|Add8~53 (
// Equation(s):
// \Mult0|auto_generated|Add8~53_sumout  = SUM(( (x2_reg[13] & x1_reg[5]) ) + ( (x1_reg[4] & x2_reg[14]) ) + ( \Mult0|auto_generated|Add8~50  ))
// \Mult0|auto_generated|Add8~54  = CARRY(( (x2_reg[13] & x1_reg[5]) ) + ( (x1_reg[4] & x2_reg[14]) ) + ( \Mult0|auto_generated|Add8~50  ))

	.dataa(!x2_reg[13]),
	.datab(!x1_reg[4]),
	.datac(!x1_reg[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x2_reg[14]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add8~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add8~53_sumout ),
	.cout(\Mult0|auto_generated|Add8~54 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add8~53 .extended_lut = "off";
defparam \Mult0|auto_generated|Add8~53 .lut_mask = 64'h0000FFCC00000505;
defparam \Mult0|auto_generated|Add8~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N24
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft16a_in[8]~33 (
// Equation(s):
// \Mult0|auto_generated|wire_sft16a_in[8]~33_sumout  = SUM(( !\Mult0|auto_generated|Add12~45_sumout  $ (!\Mult0|auto_generated|Add8~53_sumout ) ) + ( \Mult0|auto_generated|wire_sft16a_in[7]~31  ) + ( \Mult0|auto_generated|wire_sft16a_in[7]~30  ))
// \Mult0|auto_generated|wire_sft16a_in[8]~34  = CARRY(( !\Mult0|auto_generated|Add12~45_sumout  $ (!\Mult0|auto_generated|Add8~53_sumout ) ) + ( \Mult0|auto_generated|wire_sft16a_in[7]~31  ) + ( \Mult0|auto_generated|wire_sft16a_in[7]~30  ))
// \Mult0|auto_generated|wire_sft16a_in[8]~35  = SHARE((\Mult0|auto_generated|Add12~45_sumout  & \Mult0|auto_generated|Add8~53_sumout ))

	.dataa(gnd),
	.datab(!\Mult0|auto_generated|Add12~45_sumout ),
	.datac(!\Mult0|auto_generated|Add8~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft16a_in[7]~30 ),
	.sharein(\Mult0|auto_generated|wire_sft16a_in[7]~31 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft16a_in[8]~33_sumout ),
	.cout(\Mult0|auto_generated|wire_sft16a_in[8]~34 ),
	.shareout(\Mult0|auto_generated|wire_sft16a_in[8]~35 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft16a_in[8]~33 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft16a_in[8]~33 .lut_mask = 64'h0000030300003C3C;
defparam \Mult0|auto_generated|wire_sft16a_in[8]~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N45
cyclonev_lcell_comb \Mult0|auto_generated|Add7~29 (
// Equation(s):
// \Mult0|auto_generated|Add7~29_sumout  = SUM(( (x1_reg[3] & x2_reg[15]) ) + ( GND ) + ( \Mult0|auto_generated|Add7~66  ))
// \Mult0|auto_generated|Add7~30  = CARRY(( (x1_reg[3] & x2_reg[15]) ) + ( GND ) + ( \Mult0|auto_generated|Add7~66  ))

	.dataa(!x1_reg[3]),
	.datab(!x2_reg[15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add7~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add7~29_sumout ),
	.cout(\Mult0|auto_generated|Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add7~29 .extended_lut = "off";
defparam \Mult0|auto_generated|Add7~29 .lut_mask = 64'h0000FFFF00001111;
defparam \Mult0|auto_generated|Add7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N21
cyclonev_lcell_comb \Mult0|auto_generated|Add11~45 (
// Equation(s):
// \Mult0|auto_generated|Add11~45_sumout  = SUM(( (x2_reg[8] & x1_reg[10]) ) + ( (x2_reg[7] & x1_reg[11]) ) + ( \Mult0|auto_generated|Add11~42  ))
// \Mult0|auto_generated|Add11~46  = CARRY(( (x2_reg[8] & x1_reg[10]) ) + ( (x2_reg[7] & x1_reg[11]) ) + ( \Mult0|auto_generated|Add11~42  ))

	.dataa(!x2_reg[8]),
	.datab(!x2_reg[7]),
	.datac(!x1_reg[11]),
	.datad(!x1_reg[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add11~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add11~45_sumout ),
	.cout(\Mult0|auto_generated|Add11~46 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add11~45 .extended_lut = "off";
defparam \Mult0|auto_generated|Add11~45 .lut_mask = 64'h0000FCFC00000055;
defparam \Mult0|auto_generated|Add11~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N27
cyclonev_lcell_comb \Mult0|auto_generated|Add10~45 (
// Equation(s):
// \Mult0|auto_generated|Add10~45_sumout  = SUM(( (x1_reg[9] & x2_reg[9]) ) + ( (x1_reg[8] & x2_reg[10]) ) + ( \Mult0|auto_generated|Add10~42  ))
// \Mult0|auto_generated|Add10~46  = CARRY(( (x1_reg[9] & x2_reg[9]) ) + ( (x1_reg[8] & x2_reg[10]) ) + ( \Mult0|auto_generated|Add10~42  ))

	.dataa(!x1_reg[8]),
	.datab(gnd),
	.datac(!x1_reg[9]),
	.datad(!x2_reg[9]),
	.datae(gnd),
	.dataf(!x2_reg[10]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add10~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add10~45_sumout ),
	.cout(\Mult0|auto_generated|Add10~46 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add10~45 .extended_lut = "off";
defparam \Mult0|auto_generated|Add10~45 .lut_mask = 64'h0000FFAA0000000F;
defparam \Mult0|auto_generated|Add10~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N33
cyclonev_lcell_comb \Mult0|auto_generated|Add9~57 (
// Equation(s):
// \Mult0|auto_generated|Add9~57_sumout  = SUM(( (x1_reg[6] & x2_reg[12]) ) + ( (x1_reg[7] & x2_reg[11]) ) + ( \Mult0|auto_generated|Add9~54  ))
// \Mult0|auto_generated|Add9~58  = CARRY(( (x1_reg[6] & x2_reg[12]) ) + ( (x1_reg[7] & x2_reg[11]) ) + ( \Mult0|auto_generated|Add9~54  ))

	.dataa(!x1_reg[7]),
	.datab(!x1_reg[6]),
	.datac(!x2_reg[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x2_reg[11]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add9~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add9~57_sumout ),
	.cout(\Mult0|auto_generated|Add9~58 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add9~57 .extended_lut = "off";
defparam \Mult0|auto_generated|Add9~57 .lut_mask = 64'h0000FFAA00000303;
defparam \Mult0|auto_generated|Add9~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N6
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft11a_in[12]~49 (
// Equation(s):
// \Mult0|auto_generated|wire_sft11a_in[12]~49_sumout  = SUM(( !\Mult0|auto_generated|Add11~45_sumout  $ (!\Mult0|auto_generated|Add10~45_sumout  $ (\Mult0|auto_generated|Add9~57_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[11]~47  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[11]~46  ))
// \Mult0|auto_generated|wire_sft11a_in[12]~50  = CARRY(( !\Mult0|auto_generated|Add11~45_sumout  $ (!\Mult0|auto_generated|Add10~45_sumout  $ (\Mult0|auto_generated|Add9~57_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[11]~47  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[11]~46  ))
// \Mult0|auto_generated|wire_sft11a_in[12]~51  = SHARE((!\Mult0|auto_generated|Add11~45_sumout  & (\Mult0|auto_generated|Add10~45_sumout  & \Mult0|auto_generated|Add9~57_sumout )) # (\Mult0|auto_generated|Add11~45_sumout  & 
// ((\Mult0|auto_generated|Add9~57_sumout ) # (\Mult0|auto_generated|Add10~45_sumout ))))

	.dataa(gnd),
	.datab(!\Mult0|auto_generated|Add11~45_sumout ),
	.datac(!\Mult0|auto_generated|Add10~45_sumout ),
	.datad(!\Mult0|auto_generated|Add9~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft11a_in[11]~46 ),
	.sharein(\Mult0|auto_generated|wire_sft11a_in[11]~47 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft11a_in[12]~49_sumout ),
	.cout(\Mult0|auto_generated|wire_sft11a_in[12]~50 ),
	.shareout(\Mult0|auto_generated|wire_sft11a_in[12]~51 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft11a_in[12]~49 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft11a_in[12]~49 .lut_mask = 64'h0000033F00003CC3;
defparam \Mult0|auto_generated|wire_sft11a_in[12]~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N48
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft6a_in[16]~65 (
// Equation(s):
// \Mult0|auto_generated|wire_sft6a_in[16]~65_sumout  = SUM(( !\Mult0|auto_generated|wire_sft16a_in[8]~33_sumout  $ (!\Mult0|auto_generated|Add7~29_sumout  $ (\Mult0|auto_generated|wire_sft11a_in[12]~49_sumout )) ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[15]~63  ) + ( \Mult0|auto_generated|wire_sft6a_in[15]~62  ))
// \Mult0|auto_generated|wire_sft6a_in[16]~66  = CARRY(( !\Mult0|auto_generated|wire_sft16a_in[8]~33_sumout  $ (!\Mult0|auto_generated|Add7~29_sumout  $ (\Mult0|auto_generated|wire_sft11a_in[12]~49_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[15]~63  
// ) + ( \Mult0|auto_generated|wire_sft6a_in[15]~62  ))
// \Mult0|auto_generated|wire_sft6a_in[16]~67  = SHARE((!\Mult0|auto_generated|wire_sft16a_in[8]~33_sumout  & (\Mult0|auto_generated|Add7~29_sumout  & \Mult0|auto_generated|wire_sft11a_in[12]~49_sumout )) # (\Mult0|auto_generated|wire_sft16a_in[8]~33_sumout  
// & ((\Mult0|auto_generated|wire_sft11a_in[12]~49_sumout ) # (\Mult0|auto_generated|Add7~29_sumout ))))

	.dataa(gnd),
	.datab(!\Mult0|auto_generated|wire_sft16a_in[8]~33_sumout ),
	.datac(!\Mult0|auto_generated|Add7~29_sumout ),
	.datad(!\Mult0|auto_generated|wire_sft11a_in[12]~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft6a_in[15]~62 ),
	.sharein(\Mult0|auto_generated|wire_sft6a_in[15]~63 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft6a_in[16]~65_sumout ),
	.cout(\Mult0|auto_generated|wire_sft6a_in[16]~66 ),
	.shareout(\Mult0|auto_generated|wire_sft6a_in[16]~67 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft6a_in[16]~65 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft6a_in[16]~65 .lut_mask = 64'h0000033F00003CC3;
defparam \Mult0|auto_generated|wire_sft6a_in[16]~65 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X61_Y2_N49
dffeas \y[18]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|wire_sft6a_in[16]~65_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[18]~reg0 .is_wysiwyg = "true";
defparam \y[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N48
cyclonev_lcell_comb \Mult0|auto_generated|Add7~33 (
// Equation(s):
// \Mult0|auto_generated|Add7~33_sumout  = SUM(( GND ) + ( GND ) + ( \Mult0|auto_generated|Add7~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add7~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add7~33 .extended_lut = "off";
defparam \Mult0|auto_generated|Add7~33 .lut_mask = 64'h0000FFFF00000000;
defparam \Mult0|auto_generated|Add7~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N42
cyclonev_lcell_comb \Mult0|auto_generated|Add8~57 (
// Equation(s):
// \Mult0|auto_generated|Add8~57_sumout  = SUM(( (x1_reg[5] & x2_reg[14]) ) + ( (x2_reg[15] & x1_reg[4]) ) + ( \Mult0|auto_generated|Add8~54  ))
// \Mult0|auto_generated|Add8~58  = CARRY(( (x1_reg[5] & x2_reg[14]) ) + ( (x2_reg[15] & x1_reg[4]) ) + ( \Mult0|auto_generated|Add8~54  ))

	.dataa(!x2_reg[15]),
	.datab(!x1_reg[5]),
	.datac(!x2_reg[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x1_reg[4]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add8~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add8~57_sumout ),
	.cout(\Mult0|auto_generated|Add8~58 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add8~57 .extended_lut = "off";
defparam \Mult0|auto_generated|Add8~57 .lut_mask = 64'h0000FFAA00000303;
defparam \Mult0|auto_generated|Add8~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N18
cyclonev_lcell_comb \Mult0|auto_generated|Add12~49 (
// Equation(s):
// \Mult0|auto_generated|Add12~49_sumout  = SUM(( (x2_reg[6] & x1_reg[13]) ) + ( (x2_reg[7] & x1_reg[12]) ) + ( \Mult0|auto_generated|Add12~46  ))
// \Mult0|auto_generated|Add12~50  = CARRY(( (x2_reg[6] & x1_reg[13]) ) + ( (x2_reg[7] & x1_reg[12]) ) + ( \Mult0|auto_generated|Add12~46  ))

	.dataa(gnd),
	.datab(!x2_reg[7]),
	.datac(!x2_reg[6]),
	.datad(!x1_reg[13]),
	.datae(gnd),
	.dataf(!x1_reg[12]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add12~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add12~49_sumout ),
	.cout(\Mult0|auto_generated|Add12~50 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add12~49 .extended_lut = "off";
defparam \Mult0|auto_generated|Add12~49 .lut_mask = 64'h0000FFCC0000000F;
defparam \Mult0|auto_generated|Add12~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N27
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft16a_in[9]~37 (
// Equation(s):
// \Mult0|auto_generated|wire_sft16a_in[9]~37_sumout  = SUM(( !\Mult0|auto_generated|Add8~57_sumout  $ (!\Mult0|auto_generated|Add12~49_sumout ) ) + ( \Mult0|auto_generated|wire_sft16a_in[8]~35  ) + ( \Mult0|auto_generated|wire_sft16a_in[8]~34  ))
// \Mult0|auto_generated|wire_sft16a_in[9]~38  = CARRY(( !\Mult0|auto_generated|Add8~57_sumout  $ (!\Mult0|auto_generated|Add12~49_sumout ) ) + ( \Mult0|auto_generated|wire_sft16a_in[8]~35  ) + ( \Mult0|auto_generated|wire_sft16a_in[8]~34  ))
// \Mult0|auto_generated|wire_sft16a_in[9]~39  = SHARE((\Mult0|auto_generated|Add8~57_sumout  & \Mult0|auto_generated|Add12~49_sumout ))

	.dataa(!\Mult0|auto_generated|Add8~57_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0|auto_generated|Add12~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft16a_in[8]~34 ),
	.sharein(\Mult0|auto_generated|wire_sft16a_in[8]~35 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft16a_in[9]~37_sumout ),
	.cout(\Mult0|auto_generated|wire_sft16a_in[9]~38 ),
	.shareout(\Mult0|auto_generated|wire_sft16a_in[9]~39 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft16a_in[9]~37 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft16a_in[9]~37 .lut_mask = 64'h00000055000055AA;
defparam \Mult0|auto_generated|wire_sft16a_in[9]~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N30
cyclonev_lcell_comb \Mult0|auto_generated|Add10~49 (
// Equation(s):
// \Mult0|auto_generated|Add10~49_sumout  = SUM(( (x1_reg[8] & x2_reg[11]) ) + ( (x1_reg[9] & x2_reg[10]) ) + ( \Mult0|auto_generated|Add10~46  ))
// \Mult0|auto_generated|Add10~50  = CARRY(( (x1_reg[8] & x2_reg[11]) ) + ( (x1_reg[9] & x2_reg[10]) ) + ( \Mult0|auto_generated|Add10~46  ))

	.dataa(!x1_reg[8]),
	.datab(!x1_reg[9]),
	.datac(!x2_reg[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x2_reg[10]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add10~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add10~49_sumout ),
	.cout(\Mult0|auto_generated|Add10~50 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add10~49 .extended_lut = "off";
defparam \Mult0|auto_generated|Add10~49 .lut_mask = 64'h0000FFCC00000505;
defparam \Mult0|auto_generated|Add10~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N24
cyclonev_lcell_comb \Mult0|auto_generated|Add11~49 (
// Equation(s):
// \Mult0|auto_generated|Add11~49_sumout  = SUM(( (x2_reg[9] & x1_reg[10]) ) + ( (x2_reg[8] & x1_reg[11]) ) + ( \Mult0|auto_generated|Add11~46  ))
// \Mult0|auto_generated|Add11~50  = CARRY(( (x2_reg[9] & x1_reg[10]) ) + ( (x2_reg[8] & x1_reg[11]) ) + ( \Mult0|auto_generated|Add11~46  ))

	.dataa(gnd),
	.datab(!x2_reg[9]),
	.datac(!x2_reg[8]),
	.datad(!x1_reg[10]),
	.datae(gnd),
	.dataf(!x1_reg[11]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add11~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add11~49_sumout ),
	.cout(\Mult0|auto_generated|Add11~50 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add11~49 .extended_lut = "off";
defparam \Mult0|auto_generated|Add11~49 .lut_mask = 64'h0000FFF000000033;
defparam \Mult0|auto_generated|Add11~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N36
cyclonev_lcell_comb \Mult0|auto_generated|Add9~61 (
// Equation(s):
// \Mult0|auto_generated|Add9~61_sumout  = SUM(( (x1_reg[6] & x2_reg[13]) ) + ( (x1_reg[7] & x2_reg[12]) ) + ( \Mult0|auto_generated|Add9~58  ))
// \Mult0|auto_generated|Add9~62  = CARRY(( (x1_reg[6] & x2_reg[13]) ) + ( (x1_reg[7] & x2_reg[12]) ) + ( \Mult0|auto_generated|Add9~58  ))

	.dataa(!x1_reg[7]),
	.datab(!x1_reg[6]),
	.datac(gnd),
	.datad(!x2_reg[13]),
	.datae(gnd),
	.dataf(!x2_reg[12]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add9~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add9~61_sumout ),
	.cout(\Mult0|auto_generated|Add9~62 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add9~61 .extended_lut = "off";
defparam \Mult0|auto_generated|Add9~61 .lut_mask = 64'h0000FFAA00000033;
defparam \Mult0|auto_generated|Add9~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N9
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft11a_in[13]~53 (
// Equation(s):
// \Mult0|auto_generated|wire_sft11a_in[13]~53_sumout  = SUM(( !\Mult0|auto_generated|Add10~49_sumout  $ (!\Mult0|auto_generated|Add11~49_sumout  $ (\Mult0|auto_generated|Add9~61_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[12]~51  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[12]~50  ))
// \Mult0|auto_generated|wire_sft11a_in[13]~54  = CARRY(( !\Mult0|auto_generated|Add10~49_sumout  $ (!\Mult0|auto_generated|Add11~49_sumout  $ (\Mult0|auto_generated|Add9~61_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[12]~51  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[12]~50  ))
// \Mult0|auto_generated|wire_sft11a_in[13]~55  = SHARE((!\Mult0|auto_generated|Add10~49_sumout  & (\Mult0|auto_generated|Add11~49_sumout  & \Mult0|auto_generated|Add9~61_sumout )) # (\Mult0|auto_generated|Add10~49_sumout  & 
// ((\Mult0|auto_generated|Add9~61_sumout ) # (\Mult0|auto_generated|Add11~49_sumout ))))

	.dataa(!\Mult0|auto_generated|Add10~49_sumout ),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|Add11~49_sumout ),
	.datad(!\Mult0|auto_generated|Add9~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft11a_in[12]~50 ),
	.sharein(\Mult0|auto_generated|wire_sft11a_in[12]~51 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft11a_in[13]~53_sumout ),
	.cout(\Mult0|auto_generated|wire_sft11a_in[13]~54 ),
	.shareout(\Mult0|auto_generated|wire_sft11a_in[13]~55 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft11a_in[13]~53 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft11a_in[13]~53 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult0|auto_generated|wire_sft11a_in[13]~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N51
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft6a_in[17]~69 (
// Equation(s):
// \Mult0|auto_generated|wire_sft6a_in[17]~69_sumout  = SUM(( !\Mult0|auto_generated|Add7~33_sumout  $ (!\Mult0|auto_generated|wire_sft16a_in[9]~37_sumout  $ (\Mult0|auto_generated|wire_sft11a_in[13]~53_sumout )) ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[16]~67  ) + ( \Mult0|auto_generated|wire_sft6a_in[16]~66  ))
// \Mult0|auto_generated|wire_sft6a_in[17]~70  = CARRY(( !\Mult0|auto_generated|Add7~33_sumout  $ (!\Mult0|auto_generated|wire_sft16a_in[9]~37_sumout  $ (\Mult0|auto_generated|wire_sft11a_in[13]~53_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[16]~67  
// ) + ( \Mult0|auto_generated|wire_sft6a_in[16]~66  ))
// \Mult0|auto_generated|wire_sft6a_in[17]~71  = SHARE((!\Mult0|auto_generated|Add7~33_sumout  & (\Mult0|auto_generated|wire_sft16a_in[9]~37_sumout  & \Mult0|auto_generated|wire_sft11a_in[13]~53_sumout )) # (\Mult0|auto_generated|Add7~33_sumout  & 
// ((\Mult0|auto_generated|wire_sft11a_in[13]~53_sumout ) # (\Mult0|auto_generated|wire_sft16a_in[9]~37_sumout ))))

	.dataa(!\Mult0|auto_generated|Add7~33_sumout ),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|wire_sft16a_in[9]~37_sumout ),
	.datad(!\Mult0|auto_generated|wire_sft11a_in[13]~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft6a_in[16]~66 ),
	.sharein(\Mult0|auto_generated|wire_sft6a_in[16]~67 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft6a_in[17]~69_sumout ),
	.cout(\Mult0|auto_generated|wire_sft6a_in[17]~70 ),
	.shareout(\Mult0|auto_generated|wire_sft6a_in[17]~71 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft6a_in[17]~69 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft6a_in[17]~69 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult0|auto_generated|wire_sft6a_in[17]~69 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X61_Y2_N52
dffeas \y[19]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|wire_sft6a_in[17]~69_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[19]~reg0 .is_wysiwyg = "true";
defparam \y[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N21
cyclonev_lcell_comb \Mult0|auto_generated|Add12~53 (
// Equation(s):
// \Mult0|auto_generated|Add12~53_sumout  = SUM(( (x2_reg[7] & x1_reg[13]) ) + ( (x2_reg[8] & x1_reg[12]) ) + ( \Mult0|auto_generated|Add12~50  ))
// \Mult0|auto_generated|Add12~54  = CARRY(( (x2_reg[7] & x1_reg[13]) ) + ( (x2_reg[8] & x1_reg[12]) ) + ( \Mult0|auto_generated|Add12~50  ))

	.dataa(!x2_reg[8]),
	.datab(!x2_reg[7]),
	.datac(!x1_reg[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x1_reg[12]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add12~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add12~53_sumout ),
	.cout(\Mult0|auto_generated|Add12~54 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add12~53 .extended_lut = "off";
defparam \Mult0|auto_generated|Add12~53 .lut_mask = 64'h0000FFAA00000303;
defparam \Mult0|auto_generated|Add12~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N33
cyclonev_lcell_comb \Mult0|auto_generated|Add10~53 (
// Equation(s):
// \Mult0|auto_generated|Add10~53_sumout  = SUM(( (x1_reg[8] & x2_reg[12]) ) + ( (x1_reg[9] & x2_reg[11]) ) + ( \Mult0|auto_generated|Add10~50  ))
// \Mult0|auto_generated|Add10~54  = CARRY(( (x1_reg[8] & x2_reg[12]) ) + ( (x1_reg[9] & x2_reg[11]) ) + ( \Mult0|auto_generated|Add10~50  ))

	.dataa(!x1_reg[8]),
	.datab(!x1_reg[9]),
	.datac(!x2_reg[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x2_reg[11]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add10~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add10~53_sumout ),
	.cout(\Mult0|auto_generated|Add10~54 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add10~53 .extended_lut = "off";
defparam \Mult0|auto_generated|Add10~53 .lut_mask = 64'h0000FFCC00000505;
defparam \Mult0|auto_generated|Add10~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N27
cyclonev_lcell_comb \Mult0|auto_generated|Add11~53 (
// Equation(s):
// \Mult0|auto_generated|Add11~53_sumout  = SUM(( (x2_reg[10] & x1_reg[10]) ) + ( (x2_reg[9] & x1_reg[11]) ) + ( \Mult0|auto_generated|Add11~50  ))
// \Mult0|auto_generated|Add11~54  = CARRY(( (x2_reg[10] & x1_reg[10]) ) + ( (x2_reg[9] & x1_reg[11]) ) + ( \Mult0|auto_generated|Add11~50  ))

	.dataa(gnd),
	.datab(!x2_reg[9]),
	.datac(!x2_reg[10]),
	.datad(!x1_reg[10]),
	.datae(gnd),
	.dataf(!x1_reg[11]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add11~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add11~53_sumout ),
	.cout(\Mult0|auto_generated|Add11~54 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add11~53 .extended_lut = "off";
defparam \Mult0|auto_generated|Add11~53 .lut_mask = 64'h0000FFCC0000000F;
defparam \Mult0|auto_generated|Add11~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N12
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft11a_in[14]~57 (
// Equation(s):
// \Mult0|auto_generated|wire_sft11a_in[14]~57_sumout  = SUM(( !\Mult0|auto_generated|Add12~53_sumout  $ (!\Mult0|auto_generated|Add10~53_sumout  $ (\Mult0|auto_generated|Add11~53_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[13]~55  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[13]~54  ))
// \Mult0|auto_generated|wire_sft11a_in[14]~58  = CARRY(( !\Mult0|auto_generated|Add12~53_sumout  $ (!\Mult0|auto_generated|Add10~53_sumout  $ (\Mult0|auto_generated|Add11~53_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[13]~55  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[13]~54  ))
// \Mult0|auto_generated|wire_sft11a_in[14]~59  = SHARE((!\Mult0|auto_generated|Add12~53_sumout  & (\Mult0|auto_generated|Add10~53_sumout  & \Mult0|auto_generated|Add11~53_sumout )) # (\Mult0|auto_generated|Add12~53_sumout  & 
// ((\Mult0|auto_generated|Add11~53_sumout ) # (\Mult0|auto_generated|Add10~53_sumout ))))

	.dataa(!\Mult0|auto_generated|Add12~53_sumout ),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|Add10~53_sumout ),
	.datad(!\Mult0|auto_generated|Add11~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft11a_in[13]~54 ),
	.sharein(\Mult0|auto_generated|wire_sft11a_in[13]~55 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft11a_in[14]~57_sumout ),
	.cout(\Mult0|auto_generated|wire_sft11a_in[14]~58 ),
	.shareout(\Mult0|auto_generated|wire_sft11a_in[14]~59 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft11a_in[14]~57 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft11a_in[14]~57 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult0|auto_generated|wire_sft11a_in[14]~57 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N45
cyclonev_lcell_comb \Mult0|auto_generated|Add8~61 (
// Equation(s):
// \Mult0|auto_generated|Add8~61_sumout  = SUM(( (x2_reg[15] & x1_reg[5]) ) + ( GND ) + ( \Mult0|auto_generated|Add8~58  ))
// \Mult0|auto_generated|Add8~62  = CARRY(( (x2_reg[15] & x1_reg[5]) ) + ( GND ) + ( \Mult0|auto_generated|Add8~58  ))

	.dataa(!x2_reg[15]),
	.datab(!x1_reg[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add8~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add8~61_sumout ),
	.cout(\Mult0|auto_generated|Add8~62 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add8~61 .extended_lut = "off";
defparam \Mult0|auto_generated|Add8~61 .lut_mask = 64'h0000FFFF00001111;
defparam \Mult0|auto_generated|Add8~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N30
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft16a_in[10]~41 (
// Equation(s):
// \Mult0|auto_generated|wire_sft16a_in[10]~41_sumout  = SUM(( \Mult0|auto_generated|Add8~61_sumout  ) + ( \Mult0|auto_generated|wire_sft16a_in[9]~39  ) + ( \Mult0|auto_generated|wire_sft16a_in[9]~38  ))
// \Mult0|auto_generated|wire_sft16a_in[10]~42  = CARRY(( \Mult0|auto_generated|Add8~61_sumout  ) + ( \Mult0|auto_generated|wire_sft16a_in[9]~39  ) + ( \Mult0|auto_generated|wire_sft16a_in[9]~38  ))
// \Mult0|auto_generated|wire_sft16a_in[10]~43  = SHARE(GND)

	.dataa(gnd),
	.datab(!\Mult0|auto_generated|Add8~61_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft16a_in[9]~38 ),
	.sharein(\Mult0|auto_generated|wire_sft16a_in[9]~39 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft16a_in[10]~41_sumout ),
	.cout(\Mult0|auto_generated|wire_sft16a_in[10]~42 ),
	.shareout(\Mult0|auto_generated|wire_sft16a_in[10]~43 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft16a_in[10]~41 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft16a_in[10]~41 .lut_mask = 64'h0000000000003333;
defparam \Mult0|auto_generated|wire_sft16a_in[10]~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N39
cyclonev_lcell_comb \Mult0|auto_generated|Add9~1 (
// Equation(s):
// \Mult0|auto_generated|Add9~1_sumout  = SUM(( (x1_reg[7] & x2_reg[13]) ) + ( (x1_reg[6] & x2_reg[14]) ) + ( \Mult0|auto_generated|Add9~62  ))
// \Mult0|auto_generated|Add9~2  = CARRY(( (x1_reg[7] & x2_reg[13]) ) + ( (x1_reg[6] & x2_reg[14]) ) + ( \Mult0|auto_generated|Add9~62  ))

	.dataa(!x1_reg[7]),
	.datab(!x1_reg[6]),
	.datac(!x2_reg[14]),
	.datad(!x2_reg[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add9~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add9~1_sumout ),
	.cout(\Mult0|auto_generated|Add9~2 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add9~1 .extended_lut = "off";
defparam \Mult0|auto_generated|Add9~1 .lut_mask = 64'h0000FCFC00000055;
defparam \Mult0|auto_generated|Add9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N54
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft6a_in[18]~73 (
// Equation(s):
// \Mult0|auto_generated|wire_sft6a_in[18]~73_sumout  = SUM(( !\Mult0|auto_generated|wire_sft11a_in[14]~57_sumout  $ (!\Mult0|auto_generated|wire_sft16a_in[10]~41_sumout  $ (\Mult0|auto_generated|Add9~1_sumout )) ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[17]~71  ) + ( \Mult0|auto_generated|wire_sft6a_in[17]~70  ))
// \Mult0|auto_generated|wire_sft6a_in[18]~74  = CARRY(( !\Mult0|auto_generated|wire_sft11a_in[14]~57_sumout  $ (!\Mult0|auto_generated|wire_sft16a_in[10]~41_sumout  $ (\Mult0|auto_generated|Add9~1_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[17]~71  
// ) + ( \Mult0|auto_generated|wire_sft6a_in[17]~70  ))
// \Mult0|auto_generated|wire_sft6a_in[18]~75  = SHARE((!\Mult0|auto_generated|wire_sft11a_in[14]~57_sumout  & (\Mult0|auto_generated|wire_sft16a_in[10]~41_sumout  & \Mult0|auto_generated|Add9~1_sumout )) # (\Mult0|auto_generated|wire_sft11a_in[14]~57_sumout 
//  & ((\Mult0|auto_generated|Add9~1_sumout ) # (\Mult0|auto_generated|wire_sft16a_in[10]~41_sumout ))))

	.dataa(gnd),
	.datab(!\Mult0|auto_generated|wire_sft11a_in[14]~57_sumout ),
	.datac(!\Mult0|auto_generated|wire_sft16a_in[10]~41_sumout ),
	.datad(!\Mult0|auto_generated|Add9~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft6a_in[17]~70 ),
	.sharein(\Mult0|auto_generated|wire_sft6a_in[17]~71 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft6a_in[18]~73_sumout ),
	.cout(\Mult0|auto_generated|wire_sft6a_in[18]~74 ),
	.shareout(\Mult0|auto_generated|wire_sft6a_in[18]~75 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft6a_in[18]~73 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft6a_in[18]~73 .lut_mask = 64'h0000033F00003CC3;
defparam \Mult0|auto_generated|wire_sft6a_in[18]~73 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X61_Y2_N56
dffeas \y[20]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|wire_sft6a_in[18]~73_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[20]~reg0 .is_wysiwyg = "true";
defparam \y[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N24
cyclonev_lcell_comb \Mult0|auto_generated|Add12~57 (
// Equation(s):
// \Mult0|auto_generated|Add12~57_sumout  = SUM(( (x2_reg[8] & x1_reg[13]) ) + ( (x2_reg[9] & x1_reg[12]) ) + ( \Mult0|auto_generated|Add12~54  ))
// \Mult0|auto_generated|Add12~58  = CARRY(( (x2_reg[8] & x1_reg[13]) ) + ( (x2_reg[9] & x1_reg[12]) ) + ( \Mult0|auto_generated|Add12~54  ))

	.dataa(gnd),
	.datab(!x2_reg[9]),
	.datac(!x2_reg[8]),
	.datad(!x1_reg[13]),
	.datae(gnd),
	.dataf(!x1_reg[12]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add12~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add12~57_sumout ),
	.cout(\Mult0|auto_generated|Add12~58 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add12~57 .extended_lut = "off";
defparam \Mult0|auto_generated|Add12~57 .lut_mask = 64'h0000FFCC0000000F;
defparam \Mult0|auto_generated|Add12~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N36
cyclonev_lcell_comb \Mult0|auto_generated|Add10~57 (
// Equation(s):
// \Mult0|auto_generated|Add10~57_sumout  = SUM(( (x1_reg[9] & x2_reg[12]) ) + ( (x1_reg[8] & x2_reg[13]) ) + ( \Mult0|auto_generated|Add10~54  ))
// \Mult0|auto_generated|Add10~58  = CARRY(( (x1_reg[9] & x2_reg[12]) ) + ( (x1_reg[8] & x2_reg[13]) ) + ( \Mult0|auto_generated|Add10~54  ))

	.dataa(!x1_reg[8]),
	.datab(!x1_reg[9]),
	.datac(!x2_reg[13]),
	.datad(!x2_reg[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add10~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add10~57_sumout ),
	.cout(\Mult0|auto_generated|Add10~58 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add10~57 .extended_lut = "off";
defparam \Mult0|auto_generated|Add10~57 .lut_mask = 64'h0000FAFA00000033;
defparam \Mult0|auto_generated|Add10~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N30
cyclonev_lcell_comb \Mult0|auto_generated|Add11~57 (
// Equation(s):
// \Mult0|auto_generated|Add11~57_sumout  = SUM(( (x2_reg[10] & x1_reg[11]) ) + ( (x1_reg[10] & x2_reg[11]) ) + ( \Mult0|auto_generated|Add11~54  ))
// \Mult0|auto_generated|Add11~58  = CARRY(( (x2_reg[10] & x1_reg[11]) ) + ( (x1_reg[10] & x2_reg[11]) ) + ( \Mult0|auto_generated|Add11~54  ))

	.dataa(gnd),
	.datab(!x1_reg[10]),
	.datac(!x2_reg[10]),
	.datad(!x1_reg[11]),
	.datae(gnd),
	.dataf(!x2_reg[11]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add11~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add11~57_sumout ),
	.cout(\Mult0|auto_generated|Add11~58 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add11~57 .extended_lut = "off";
defparam \Mult0|auto_generated|Add11~57 .lut_mask = 64'h0000FFCC0000000F;
defparam \Mult0|auto_generated|Add11~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N15
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft11a_in[15]~61 (
// Equation(s):
// \Mult0|auto_generated|wire_sft11a_in[15]~61_sumout  = SUM(( !\Mult0|auto_generated|Add12~57_sumout  $ (!\Mult0|auto_generated|Add10~57_sumout  $ (\Mult0|auto_generated|Add11~57_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[14]~59  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[14]~58  ))
// \Mult0|auto_generated|wire_sft11a_in[15]~62  = CARRY(( !\Mult0|auto_generated|Add12~57_sumout  $ (!\Mult0|auto_generated|Add10~57_sumout  $ (\Mult0|auto_generated|Add11~57_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[14]~59  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[14]~58  ))
// \Mult0|auto_generated|wire_sft11a_in[15]~63  = SHARE((!\Mult0|auto_generated|Add12~57_sumout  & (\Mult0|auto_generated|Add10~57_sumout  & \Mult0|auto_generated|Add11~57_sumout )) # (\Mult0|auto_generated|Add12~57_sumout  & 
// ((\Mult0|auto_generated|Add11~57_sumout ) # (\Mult0|auto_generated|Add10~57_sumout ))))

	.dataa(gnd),
	.datab(!\Mult0|auto_generated|Add12~57_sumout ),
	.datac(!\Mult0|auto_generated|Add10~57_sumout ),
	.datad(!\Mult0|auto_generated|Add11~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft11a_in[14]~58 ),
	.sharein(\Mult0|auto_generated|wire_sft11a_in[14]~59 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft11a_in[15]~61_sumout ),
	.cout(\Mult0|auto_generated|wire_sft11a_in[15]~62 ),
	.shareout(\Mult0|auto_generated|wire_sft11a_in[15]~63 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft11a_in[15]~61 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft11a_in[15]~61 .lut_mask = 64'h0000033F00003CC3;
defparam \Mult0|auto_generated|wire_sft11a_in[15]~61 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N48
cyclonev_lcell_comb \Mult0|auto_generated|Add8~65 (
// Equation(s):
// \Mult0|auto_generated|Add8~65_sumout  = SUM(( GND ) + ( GND ) + ( \Mult0|auto_generated|Add8~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add8~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add8~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add8~65 .extended_lut = "off";
defparam \Mult0|auto_generated|Add8~65 .lut_mask = 64'h0000FFFF00000000;
defparam \Mult0|auto_generated|Add8~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N33
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft16a_in[11]~45 (
// Equation(s):
// \Mult0|auto_generated|wire_sft16a_in[11]~45_sumout  = SUM(( \Mult0|auto_generated|Add8~65_sumout  ) + ( \Mult0|auto_generated|wire_sft16a_in[10]~43  ) + ( \Mult0|auto_generated|wire_sft16a_in[10]~42  ))
// \Mult0|auto_generated|wire_sft16a_in[11]~46  = CARRY(( \Mult0|auto_generated|Add8~65_sumout  ) + ( \Mult0|auto_generated|wire_sft16a_in[10]~43  ) + ( \Mult0|auto_generated|wire_sft16a_in[10]~42  ))
// \Mult0|auto_generated|wire_sft16a_in[11]~47  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|Add8~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft16a_in[10]~42 ),
	.sharein(\Mult0|auto_generated|wire_sft16a_in[10]~43 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft16a_in[11]~45_sumout ),
	.cout(\Mult0|auto_generated|wire_sft16a_in[11]~46 ),
	.shareout(\Mult0|auto_generated|wire_sft16a_in[11]~47 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft16a_in[11]~45 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft16a_in[11]~45 .lut_mask = 64'h0000000000000F0F;
defparam \Mult0|auto_generated|wire_sft16a_in[11]~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N42
cyclonev_lcell_comb \Mult0|auto_generated|Add9~5 (
// Equation(s):
// \Mult0|auto_generated|Add9~5_sumout  = SUM(( (x2_reg[15] & x1_reg[6]) ) + ( (x1_reg[7] & x2_reg[14]) ) + ( \Mult0|auto_generated|Add9~2  ))
// \Mult0|auto_generated|Add9~6  = CARRY(( (x2_reg[15] & x1_reg[6]) ) + ( (x1_reg[7] & x2_reg[14]) ) + ( \Mult0|auto_generated|Add9~2  ))

	.dataa(!x1_reg[7]),
	.datab(!x2_reg[15]),
	.datac(!x2_reg[14]),
	.datad(!x1_reg[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add9~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add9~5_sumout ),
	.cout(\Mult0|auto_generated|Add9~6 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add9~5 .extended_lut = "off";
defparam \Mult0|auto_generated|Add9~5 .lut_mask = 64'h0000FAFA00000033;
defparam \Mult0|auto_generated|Add9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N57
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft6a_in[19]~77 (
// Equation(s):
// \Mult0|auto_generated|wire_sft6a_in[19]~77_sumout  = SUM(( !\Mult0|auto_generated|wire_sft11a_in[15]~61_sumout  $ (!\Mult0|auto_generated|wire_sft16a_in[11]~45_sumout  $ (\Mult0|auto_generated|Add9~5_sumout )) ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[18]~75  ) + ( \Mult0|auto_generated|wire_sft6a_in[18]~74  ))
// \Mult0|auto_generated|wire_sft6a_in[19]~78  = CARRY(( !\Mult0|auto_generated|wire_sft11a_in[15]~61_sumout  $ (!\Mult0|auto_generated|wire_sft16a_in[11]~45_sumout  $ (\Mult0|auto_generated|Add9~5_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[18]~75  
// ) + ( \Mult0|auto_generated|wire_sft6a_in[18]~74  ))
// \Mult0|auto_generated|wire_sft6a_in[19]~79  = SHARE((!\Mult0|auto_generated|wire_sft11a_in[15]~61_sumout  & (\Mult0|auto_generated|wire_sft16a_in[11]~45_sumout  & \Mult0|auto_generated|Add9~5_sumout )) # (\Mult0|auto_generated|wire_sft11a_in[15]~61_sumout 
//  & ((\Mult0|auto_generated|Add9~5_sumout ) # (\Mult0|auto_generated|wire_sft16a_in[11]~45_sumout ))))

	.dataa(!\Mult0|auto_generated|wire_sft11a_in[15]~61_sumout ),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|wire_sft16a_in[11]~45_sumout ),
	.datad(!\Mult0|auto_generated|Add9~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft6a_in[18]~74 ),
	.sharein(\Mult0|auto_generated|wire_sft6a_in[18]~75 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft6a_in[19]~77_sumout ),
	.cout(\Mult0|auto_generated|wire_sft6a_in[19]~78 ),
	.shareout(\Mult0|auto_generated|wire_sft6a_in[19]~79 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft6a_in[19]~77 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft6a_in[19]~77 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult0|auto_generated|wire_sft6a_in[19]~77 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X61_Y2_N58
dffeas \y[21]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|wire_sft6a_in[19]~77_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[21]~reg0 .is_wysiwyg = "true";
defparam \y[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N36
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft16a_in[12]~49 (
// Equation(s):
// \Mult0|auto_generated|wire_sft16a_in[12]~49_sumout  = SUM(( GND ) + ( \Mult0|auto_generated|wire_sft16a_in[11]~47  ) + ( \Mult0|auto_generated|wire_sft16a_in[11]~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft16a_in[11]~46 ),
	.sharein(\Mult0|auto_generated|wire_sft16a_in[11]~47 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft16a_in[12]~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft16a_in[12]~49 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft16a_in[12]~49 .lut_mask = 64'h0000000000000000;
defparam \Mult0|auto_generated|wire_sft16a_in[12]~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N39
cyclonev_lcell_comb \Mult0|auto_generated|Add10~1 (
// Equation(s):
// \Mult0|auto_generated|Add10~1_sumout  = SUM(( (x1_reg[9] & x2_reg[13]) ) + ( (x1_reg[8] & x2_reg[14]) ) + ( \Mult0|auto_generated|Add10~58  ))
// \Mult0|auto_generated|Add10~2  = CARRY(( (x1_reg[9] & x2_reg[13]) ) + ( (x1_reg[8] & x2_reg[14]) ) + ( \Mult0|auto_generated|Add10~58  ))

	.dataa(!x1_reg[8]),
	.datab(!x1_reg[9]),
	.datac(!x2_reg[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x2_reg[14]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add10~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add10~1_sumout ),
	.cout(\Mult0|auto_generated|Add10~2 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add10~1 .extended_lut = "off";
defparam \Mult0|auto_generated|Add10~1 .lut_mask = 64'h0000FFAA00000303;
defparam \Mult0|auto_generated|Add10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N33
cyclonev_lcell_comb \Mult0|auto_generated|Add11~61 (
// Equation(s):
// \Mult0|auto_generated|Add11~61_sumout  = SUM(( (x1_reg[10] & x2_reg[12]) ) + ( (x1_reg[11] & x2_reg[11]) ) + ( \Mult0|auto_generated|Add11~58  ))
// \Mult0|auto_generated|Add11~62  = CARRY(( (x1_reg[10] & x2_reg[12]) ) + ( (x1_reg[11] & x2_reg[11]) ) + ( \Mult0|auto_generated|Add11~58  ))

	.dataa(gnd),
	.datab(!x1_reg[10]),
	.datac(!x1_reg[11]),
	.datad(!x2_reg[12]),
	.datae(gnd),
	.dataf(!x2_reg[11]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add11~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add11~61_sumout ),
	.cout(\Mult0|auto_generated|Add11~62 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add11~61 .extended_lut = "off";
defparam \Mult0|auto_generated|Add11~61 .lut_mask = 64'h0000FFF000000033;
defparam \Mult0|auto_generated|Add11~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N27
cyclonev_lcell_comb \Mult0|auto_generated|Add12~61 (
// Equation(s):
// \Mult0|auto_generated|Add12~61_sumout  = SUM(( (x2_reg[9] & x1_reg[13]) ) + ( (x2_reg[10] & x1_reg[12]) ) + ( \Mult0|auto_generated|Add12~58  ))
// \Mult0|auto_generated|Add12~62  = CARRY(( (x2_reg[9] & x1_reg[13]) ) + ( (x2_reg[10] & x1_reg[12]) ) + ( \Mult0|auto_generated|Add12~58  ))

	.dataa(gnd),
	.datab(!x2_reg[9]),
	.datac(!x2_reg[10]),
	.datad(!x1_reg[13]),
	.datae(gnd),
	.dataf(!x1_reg[12]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add12~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add12~61_sumout ),
	.cout(\Mult0|auto_generated|Add12~62 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add12~61 .extended_lut = "off";
defparam \Mult0|auto_generated|Add12~61 .lut_mask = 64'h0000FFF000000033;
defparam \Mult0|auto_generated|Add12~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N45
cyclonev_lcell_comb \Mult0|auto_generated|Add9~65 (
// Equation(s):
// \Mult0|auto_generated|Add9~65_sumout  = SUM(( (x1_reg[7] & x2_reg[15]) ) + ( GND ) + ( \Mult0|auto_generated|Add9~6  ))
// \Mult0|auto_generated|Add9~66  = CARRY(( (x1_reg[7] & x2_reg[15]) ) + ( GND ) + ( \Mult0|auto_generated|Add9~6  ))

	.dataa(!x1_reg[7]),
	.datab(gnd),
	.datac(!x2_reg[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add9~65_sumout ),
	.cout(\Mult0|auto_generated|Add9~66 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add9~65 .extended_lut = "off";
defparam \Mult0|auto_generated|Add9~65 .lut_mask = 64'h0000FFFF00000505;
defparam \Mult0|auto_generated|Add9~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N18
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft11a_in[16]~65 (
// Equation(s):
// \Mult0|auto_generated|wire_sft11a_in[16]~65_sumout  = SUM(( !\Mult0|auto_generated|Add11~61_sumout  $ (!\Mult0|auto_generated|Add12~61_sumout  $ (\Mult0|auto_generated|Add9~65_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[15]~63  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[15]~62  ))
// \Mult0|auto_generated|wire_sft11a_in[16]~66  = CARRY(( !\Mult0|auto_generated|Add11~61_sumout  $ (!\Mult0|auto_generated|Add12~61_sumout  $ (\Mult0|auto_generated|Add9~65_sumout )) ) + ( \Mult0|auto_generated|wire_sft11a_in[15]~63  ) + ( 
// \Mult0|auto_generated|wire_sft11a_in[15]~62  ))
// \Mult0|auto_generated|wire_sft11a_in[16]~67  = SHARE((!\Mult0|auto_generated|Add11~61_sumout  & (\Mult0|auto_generated|Add12~61_sumout  & \Mult0|auto_generated|Add9~65_sumout )) # (\Mult0|auto_generated|Add11~61_sumout  & 
// ((\Mult0|auto_generated|Add9~65_sumout ) # (\Mult0|auto_generated|Add12~61_sumout ))))

	.dataa(!\Mult0|auto_generated|Add11~61_sumout ),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|Add12~61_sumout ),
	.datad(!\Mult0|auto_generated|Add9~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft11a_in[15]~62 ),
	.sharein(\Mult0|auto_generated|wire_sft11a_in[15]~63 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft11a_in[16]~65_sumout ),
	.cout(\Mult0|auto_generated|wire_sft11a_in[16]~66 ),
	.shareout(\Mult0|auto_generated|wire_sft11a_in[16]~67 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft11a_in[16]~65 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft11a_in[16]~65 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult0|auto_generated|wire_sft11a_in[16]~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N0
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft6a_in[20]~81 (
// Equation(s):
// \Mult0|auto_generated|wire_sft6a_in[20]~81_sumout  = SUM(( !\Mult0|auto_generated|wire_sft16a_in[12]~49_sumout  $ (!\Mult0|auto_generated|Add10~1_sumout  $ (\Mult0|auto_generated|wire_sft11a_in[16]~65_sumout )) ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[19]~79  ) + ( \Mult0|auto_generated|wire_sft6a_in[19]~78  ))
// \Mult0|auto_generated|wire_sft6a_in[20]~82  = CARRY(( !\Mult0|auto_generated|wire_sft16a_in[12]~49_sumout  $ (!\Mult0|auto_generated|Add10~1_sumout  $ (\Mult0|auto_generated|wire_sft11a_in[16]~65_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[19]~79  
// ) + ( \Mult0|auto_generated|wire_sft6a_in[19]~78  ))
// \Mult0|auto_generated|wire_sft6a_in[20]~83  = SHARE((!\Mult0|auto_generated|wire_sft16a_in[12]~49_sumout  & (\Mult0|auto_generated|Add10~1_sumout  & \Mult0|auto_generated|wire_sft11a_in[16]~65_sumout )) # 
// (\Mult0|auto_generated|wire_sft16a_in[12]~49_sumout  & ((\Mult0|auto_generated|wire_sft11a_in[16]~65_sumout ) # (\Mult0|auto_generated|Add10~1_sumout ))))

	.dataa(!\Mult0|auto_generated|wire_sft16a_in[12]~49_sumout ),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|Add10~1_sumout ),
	.datad(!\Mult0|auto_generated|wire_sft11a_in[16]~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft6a_in[19]~78 ),
	.sharein(\Mult0|auto_generated|wire_sft6a_in[19]~79 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft6a_in[20]~81_sumout ),
	.cout(\Mult0|auto_generated|wire_sft6a_in[20]~82 ),
	.shareout(\Mult0|auto_generated|wire_sft6a_in[20]~83 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft6a_in[20]~81 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft6a_in[20]~81 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult0|auto_generated|wire_sft6a_in[20]~81 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X61_Y1_N2
dffeas \y[22]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|wire_sft6a_in[20]~81_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[22]~reg0 .is_wysiwyg = "true";
defparam \y[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N48
cyclonev_lcell_comb \Mult0|auto_generated|Add9~9 (
// Equation(s):
// \Mult0|auto_generated|Add9~9_sumout  = SUM(( GND ) + ( GND ) + ( \Mult0|auto_generated|Add9~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add9~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add9~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add9~9 .extended_lut = "off";
defparam \Mult0|auto_generated|Add9~9 .lut_mask = 64'h0000FFFF00000000;
defparam \Mult0|auto_generated|Add9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N30
cyclonev_lcell_comb \Mult0|auto_generated|Add12~65 (
// Equation(s):
// \Mult0|auto_generated|Add12~65_sumout  = SUM(( (x2_reg[10] & x1_reg[13]) ) + ( (x2_reg[11] & x1_reg[12]) ) + ( \Mult0|auto_generated|Add12~62  ))
// \Mult0|auto_generated|Add12~66  = CARRY(( (x2_reg[10] & x1_reg[13]) ) + ( (x2_reg[11] & x1_reg[12]) ) + ( \Mult0|auto_generated|Add12~62  ))

	.dataa(!x2_reg[11]),
	.datab(!x2_reg[10]),
	.datac(!x1_reg[12]),
	.datad(!x1_reg[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add12~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add12~65_sumout ),
	.cout(\Mult0|auto_generated|Add12~66 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add12~65 .extended_lut = "off";
defparam \Mult0|auto_generated|Add12~65 .lut_mask = 64'h0000FAFA00000033;
defparam \Mult0|auto_generated|Add12~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N36
cyclonev_lcell_comb \Mult0|auto_generated|Add11~65 (
// Equation(s):
// \Mult0|auto_generated|Add11~65_sumout  = SUM(( (x1_reg[11] & x2_reg[12]) ) + ( (x1_reg[10] & x2_reg[13]) ) + ( \Mult0|auto_generated|Add11~62  ))
// \Mult0|auto_generated|Add11~66  = CARRY(( (x1_reg[11] & x2_reg[12]) ) + ( (x1_reg[10] & x2_reg[13]) ) + ( \Mult0|auto_generated|Add11~62  ))

	.dataa(!x1_reg[11]),
	.datab(!x1_reg[10]),
	.datac(gnd),
	.datad(!x2_reg[12]),
	.datae(gnd),
	.dataf(!x2_reg[13]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add11~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add11~65_sumout ),
	.cout(\Mult0|auto_generated|Add11~66 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add11~65 .extended_lut = "off";
defparam \Mult0|auto_generated|Add11~65 .lut_mask = 64'h0000FFCC00000055;
defparam \Mult0|auto_generated|Add11~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N21
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft11a_in[17]~69 (
// Equation(s):
// \Mult0|auto_generated|wire_sft11a_in[17]~69_sumout  = SUM(( !\Mult0|auto_generated|Add12~65_sumout  $ (!\Mult0|auto_generated|Add11~65_sumout ) ) + ( \Mult0|auto_generated|wire_sft11a_in[16]~67  ) + ( \Mult0|auto_generated|wire_sft11a_in[16]~66  ))
// \Mult0|auto_generated|wire_sft11a_in[17]~70  = CARRY(( !\Mult0|auto_generated|Add12~65_sumout  $ (!\Mult0|auto_generated|Add11~65_sumout ) ) + ( \Mult0|auto_generated|wire_sft11a_in[16]~67  ) + ( \Mult0|auto_generated|wire_sft11a_in[16]~66  ))
// \Mult0|auto_generated|wire_sft11a_in[17]~71  = SHARE((\Mult0|auto_generated|Add12~65_sumout  & \Mult0|auto_generated|Add11~65_sumout ))

	.dataa(gnd),
	.datab(!\Mult0|auto_generated|Add12~65_sumout ),
	.datac(!\Mult0|auto_generated|Add11~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft11a_in[16]~66 ),
	.sharein(\Mult0|auto_generated|wire_sft11a_in[16]~67 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft11a_in[17]~69_sumout ),
	.cout(\Mult0|auto_generated|wire_sft11a_in[17]~70 ),
	.shareout(\Mult0|auto_generated|wire_sft11a_in[17]~71 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft11a_in[17]~69 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft11a_in[17]~69 .lut_mask = 64'h0000030300003C3C;
defparam \Mult0|auto_generated|wire_sft11a_in[17]~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N42
cyclonev_lcell_comb \Mult0|auto_generated|Add10~5 (
// Equation(s):
// \Mult0|auto_generated|Add10~5_sumout  = SUM(( (x2_reg[15] & x1_reg[8]) ) + ( (x1_reg[9] & x2_reg[14]) ) + ( \Mult0|auto_generated|Add10~2  ))
// \Mult0|auto_generated|Add10~6  = CARRY(( (x2_reg[15] & x1_reg[8]) ) + ( (x1_reg[9] & x2_reg[14]) ) + ( \Mult0|auto_generated|Add10~2  ))

	.dataa(!x1_reg[9]),
	.datab(!x2_reg[15]),
	.datac(!x1_reg[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x2_reg[14]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add10~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add10~5_sumout ),
	.cout(\Mult0|auto_generated|Add10~6 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add10~5 .extended_lut = "off";
defparam \Mult0|auto_generated|Add10~5 .lut_mask = 64'h0000FFAA00000303;
defparam \Mult0|auto_generated|Add10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N3
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft6a_in[21]~85 (
// Equation(s):
// \Mult0|auto_generated|wire_sft6a_in[21]~85_sumout  = SUM(( !\Mult0|auto_generated|Add9~9_sumout  $ (!\Mult0|auto_generated|wire_sft11a_in[17]~69_sumout  $ (\Mult0|auto_generated|Add10~5_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[20]~83  ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[20]~82  ))
// \Mult0|auto_generated|wire_sft6a_in[21]~86  = CARRY(( !\Mult0|auto_generated|Add9~9_sumout  $ (!\Mult0|auto_generated|wire_sft11a_in[17]~69_sumout  $ (\Mult0|auto_generated|Add10~5_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[20]~83  ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[20]~82  ))
// \Mult0|auto_generated|wire_sft6a_in[21]~87  = SHARE((!\Mult0|auto_generated|Add9~9_sumout  & (\Mult0|auto_generated|wire_sft11a_in[17]~69_sumout  & \Mult0|auto_generated|Add10~5_sumout )) # (\Mult0|auto_generated|Add9~9_sumout  & 
// ((\Mult0|auto_generated|Add10~5_sumout ) # (\Mult0|auto_generated|wire_sft11a_in[17]~69_sumout ))))

	.dataa(gnd),
	.datab(!\Mult0|auto_generated|Add9~9_sumout ),
	.datac(!\Mult0|auto_generated|wire_sft11a_in[17]~69_sumout ),
	.datad(!\Mult0|auto_generated|Add10~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft6a_in[20]~82 ),
	.sharein(\Mult0|auto_generated|wire_sft6a_in[20]~83 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft6a_in[21]~85_sumout ),
	.cout(\Mult0|auto_generated|wire_sft6a_in[21]~86 ),
	.shareout(\Mult0|auto_generated|wire_sft6a_in[21]~87 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft6a_in[21]~85 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft6a_in[21]~85 .lut_mask = 64'h0000033F00003CC3;
defparam \Mult0|auto_generated|wire_sft6a_in[21]~85 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X61_Y1_N4
dffeas \y[23]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|wire_sft6a_in[21]~85_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[23]~reg0 .is_wysiwyg = "true";
defparam \y[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N39
cyclonev_lcell_comb \Mult0|auto_generated|Add11~1 (
// Equation(s):
// \Mult0|auto_generated|Add11~1_sumout  = SUM(( (x1_reg[10] & x2_reg[14]) ) + ( (x1_reg[11] & x2_reg[13]) ) + ( \Mult0|auto_generated|Add11~66  ))
// \Mult0|auto_generated|Add11~2  = CARRY(( (x1_reg[10] & x2_reg[14]) ) + ( (x1_reg[11] & x2_reg[13]) ) + ( \Mult0|auto_generated|Add11~66  ))

	.dataa(!x1_reg[11]),
	.datab(!x1_reg[10]),
	.datac(!x2_reg[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x2_reg[13]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add11~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add11~1_sumout ),
	.cout(\Mult0|auto_generated|Add11~2 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add11~1 .extended_lut = "off";
defparam \Mult0|auto_generated|Add11~1 .lut_mask = 64'h0000FFAA00000303;
defparam \Mult0|auto_generated|Add11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N45
cyclonev_lcell_comb \Mult0|auto_generated|Add10~61 (
// Equation(s):
// \Mult0|auto_generated|Add10~61_sumout  = SUM(( (x1_reg[9] & x2_reg[15]) ) + ( GND ) + ( \Mult0|auto_generated|Add10~6  ))
// \Mult0|auto_generated|Add10~62  = CARRY(( (x1_reg[9] & x2_reg[15]) ) + ( GND ) + ( \Mult0|auto_generated|Add10~6  ))

	.dataa(!x1_reg[9]),
	.datab(!x2_reg[15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add10~61_sumout ),
	.cout(\Mult0|auto_generated|Add10~62 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add10~61 .extended_lut = "off";
defparam \Mult0|auto_generated|Add10~61 .lut_mask = 64'h0000FFFF00001111;
defparam \Mult0|auto_generated|Add10~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N24
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft11a_in[18]~73 (
// Equation(s):
// \Mult0|auto_generated|wire_sft11a_in[18]~73_sumout  = SUM(( \Mult0|auto_generated|Add10~61_sumout  ) + ( \Mult0|auto_generated|wire_sft11a_in[17]~71  ) + ( \Mult0|auto_generated|wire_sft11a_in[17]~70  ))
// \Mult0|auto_generated|wire_sft11a_in[18]~74  = CARRY(( \Mult0|auto_generated|Add10~61_sumout  ) + ( \Mult0|auto_generated|wire_sft11a_in[17]~71  ) + ( \Mult0|auto_generated|wire_sft11a_in[17]~70  ))
// \Mult0|auto_generated|wire_sft11a_in[18]~75  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|Add10~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft11a_in[17]~70 ),
	.sharein(\Mult0|auto_generated|wire_sft11a_in[17]~71 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft11a_in[18]~73_sumout ),
	.cout(\Mult0|auto_generated|wire_sft11a_in[18]~74 ),
	.shareout(\Mult0|auto_generated|wire_sft11a_in[18]~75 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft11a_in[18]~73 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft11a_in[18]~73 .lut_mask = 64'h0000000000000F0F;
defparam \Mult0|auto_generated|wire_sft11a_in[18]~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N33
cyclonev_lcell_comb \Mult0|auto_generated|Add12~1 (
// Equation(s):
// \Mult0|auto_generated|Add12~1_sumout  = SUM(( (x2_reg[11] & x1_reg[13]) ) + ( (x2_reg[12] & x1_reg[12]) ) + ( \Mult0|auto_generated|Add12~66  ))
// \Mult0|auto_generated|Add12~2  = CARRY(( (x2_reg[11] & x1_reg[13]) ) + ( (x2_reg[12] & x1_reg[12]) ) + ( \Mult0|auto_generated|Add12~66  ))

	.dataa(!x2_reg[11]),
	.datab(gnd),
	.datac(!x2_reg[12]),
	.datad(!x1_reg[13]),
	.datae(gnd),
	.dataf(!x1_reg[12]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add12~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add12~1_sumout ),
	.cout(\Mult0|auto_generated|Add12~2 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add12~1 .extended_lut = "off";
defparam \Mult0|auto_generated|Add12~1 .lut_mask = 64'h0000FFF000000055;
defparam \Mult0|auto_generated|Add12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N6
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft6a_in[22]~89 (
// Equation(s):
// \Mult0|auto_generated|wire_sft6a_in[22]~89_sumout  = SUM(( !\Mult0|auto_generated|Add11~1_sumout  $ (!\Mult0|auto_generated|wire_sft11a_in[18]~73_sumout  $ (\Mult0|auto_generated|Add12~1_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[21]~87  ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[21]~86  ))
// \Mult0|auto_generated|wire_sft6a_in[22]~90  = CARRY(( !\Mult0|auto_generated|Add11~1_sumout  $ (!\Mult0|auto_generated|wire_sft11a_in[18]~73_sumout  $ (\Mult0|auto_generated|Add12~1_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[21]~87  ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[21]~86  ))
// \Mult0|auto_generated|wire_sft6a_in[22]~91  = SHARE((!\Mult0|auto_generated|Add11~1_sumout  & (\Mult0|auto_generated|wire_sft11a_in[18]~73_sumout  & \Mult0|auto_generated|Add12~1_sumout )) # (\Mult0|auto_generated|Add11~1_sumout  & 
// ((\Mult0|auto_generated|Add12~1_sumout ) # (\Mult0|auto_generated|wire_sft11a_in[18]~73_sumout ))))

	.dataa(!\Mult0|auto_generated|Add11~1_sumout ),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|wire_sft11a_in[18]~73_sumout ),
	.datad(!\Mult0|auto_generated|Add12~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft6a_in[21]~86 ),
	.sharein(\Mult0|auto_generated|wire_sft6a_in[21]~87 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft6a_in[22]~89_sumout ),
	.cout(\Mult0|auto_generated|wire_sft6a_in[22]~90 ),
	.shareout(\Mult0|auto_generated|wire_sft6a_in[22]~91 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft6a_in[22]~89 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft6a_in[22]~89 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult0|auto_generated|wire_sft6a_in[22]~89 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X61_Y1_N7
dffeas \y[24]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|wire_sft6a_in[22]~89_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[24]~reg0 .is_wysiwyg = "true";
defparam \y[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N48
cyclonev_lcell_comb \Mult0|auto_generated|Add10~65 (
// Equation(s):
// \Mult0|auto_generated|Add10~65_sumout  = SUM(( GND ) + ( GND ) + ( \Mult0|auto_generated|Add10~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add10~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add10~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add10~65 .extended_lut = "off";
defparam \Mult0|auto_generated|Add10~65 .lut_mask = 64'h0000FFFF00000000;
defparam \Mult0|auto_generated|Add10~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N27
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft11a_in[19]~77 (
// Equation(s):
// \Mult0|auto_generated|wire_sft11a_in[19]~77_sumout  = SUM(( \Mult0|auto_generated|Add10~65_sumout  ) + ( \Mult0|auto_generated|wire_sft11a_in[18]~75  ) + ( \Mult0|auto_generated|wire_sft11a_in[18]~74  ))
// \Mult0|auto_generated|wire_sft11a_in[19]~78  = CARRY(( \Mult0|auto_generated|Add10~65_sumout  ) + ( \Mult0|auto_generated|wire_sft11a_in[18]~75  ) + ( \Mult0|auto_generated|wire_sft11a_in[18]~74  ))
// \Mult0|auto_generated|wire_sft11a_in[19]~79  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|Add10~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft11a_in[18]~74 ),
	.sharein(\Mult0|auto_generated|wire_sft11a_in[18]~75 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft11a_in[19]~77_sumout ),
	.cout(\Mult0|auto_generated|wire_sft11a_in[19]~78 ),
	.shareout(\Mult0|auto_generated|wire_sft11a_in[19]~79 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft11a_in[19]~77 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft11a_in[19]~77 .lut_mask = 64'h0000000000000F0F;
defparam \Mult0|auto_generated|wire_sft11a_in[19]~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N42
cyclonev_lcell_comb \Mult0|auto_generated|Add11~5 (
// Equation(s):
// \Mult0|auto_generated|Add11~5_sumout  = SUM(( (x1_reg[11] & x2_reg[14]) ) + ( (x2_reg[15] & x1_reg[10]) ) + ( \Mult0|auto_generated|Add11~2  ))
// \Mult0|auto_generated|Add11~6  = CARRY(( (x1_reg[11] & x2_reg[14]) ) + ( (x2_reg[15] & x1_reg[10]) ) + ( \Mult0|auto_generated|Add11~2  ))

	.dataa(!x2_reg[15]),
	.datab(!x1_reg[11]),
	.datac(!x1_reg[10]),
	.datad(!x2_reg[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add11~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add11~5_sumout ),
	.cout(\Mult0|auto_generated|Add11~6 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add11~5 .extended_lut = "off";
defparam \Mult0|auto_generated|Add11~5 .lut_mask = 64'h0000FAFA00000033;
defparam \Mult0|auto_generated|Add11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N36
cyclonev_lcell_comb \Mult0|auto_generated|Add12~5 (
// Equation(s):
// \Mult0|auto_generated|Add12~5_sumout  = SUM(( (x2_reg[12] & x1_reg[13]) ) + ( (x1_reg[12] & x2_reg[13]) ) + ( \Mult0|auto_generated|Add12~2  ))
// \Mult0|auto_generated|Add12~6  = CARRY(( (x2_reg[12] & x1_reg[13]) ) + ( (x1_reg[12] & x2_reg[13]) ) + ( \Mult0|auto_generated|Add12~2  ))

	.dataa(!x1_reg[12]),
	.datab(!x2_reg[12]),
	.datac(gnd),
	.datad(!x1_reg[13]),
	.datae(gnd),
	.dataf(!x2_reg[13]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add12~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add12~5_sumout ),
	.cout(\Mult0|auto_generated|Add12~6 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add12~5 .extended_lut = "off";
defparam \Mult0|auto_generated|Add12~5 .lut_mask = 64'h0000FFAA00000033;
defparam \Mult0|auto_generated|Add12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N9
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft6a_in[23]~93 (
// Equation(s):
// \Mult0|auto_generated|wire_sft6a_in[23]~93_sumout  = SUM(( !\Mult0|auto_generated|wire_sft11a_in[19]~77_sumout  $ (!\Mult0|auto_generated|Add11~5_sumout  $ (\Mult0|auto_generated|Add12~5_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[22]~91  ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[22]~90  ))
// \Mult0|auto_generated|wire_sft6a_in[23]~94  = CARRY(( !\Mult0|auto_generated|wire_sft11a_in[19]~77_sumout  $ (!\Mult0|auto_generated|Add11~5_sumout  $ (\Mult0|auto_generated|Add12~5_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[22]~91  ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[22]~90  ))
// \Mult0|auto_generated|wire_sft6a_in[23]~95  = SHARE((!\Mult0|auto_generated|wire_sft11a_in[19]~77_sumout  & (\Mult0|auto_generated|Add11~5_sumout  & \Mult0|auto_generated|Add12~5_sumout )) # (\Mult0|auto_generated|wire_sft11a_in[19]~77_sumout  & 
// ((\Mult0|auto_generated|Add12~5_sumout ) # (\Mult0|auto_generated|Add11~5_sumout ))))

	.dataa(gnd),
	.datab(!\Mult0|auto_generated|wire_sft11a_in[19]~77_sumout ),
	.datac(!\Mult0|auto_generated|Add11~5_sumout ),
	.datad(!\Mult0|auto_generated|Add12~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft6a_in[22]~90 ),
	.sharein(\Mult0|auto_generated|wire_sft6a_in[22]~91 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft6a_in[23]~93_sumout ),
	.cout(\Mult0|auto_generated|wire_sft6a_in[23]~94 ),
	.shareout(\Mult0|auto_generated|wire_sft6a_in[23]~95 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft6a_in[23]~93 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft6a_in[23]~93 .lut_mask = 64'h0000033F00003CC3;
defparam \Mult0|auto_generated|wire_sft6a_in[23]~93 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X61_Y1_N10
dffeas \y[25]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|wire_sft6a_in[23]~93_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[25]~reg0 .is_wysiwyg = "true";
defparam \y[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N45
cyclonev_lcell_comb \Mult0|auto_generated|Add11~9 (
// Equation(s):
// \Mult0|auto_generated|Add11~9_sumout  = SUM(( (x2_reg[15] & x1_reg[11]) ) + ( GND ) + ( \Mult0|auto_generated|Add11~6  ))
// \Mult0|auto_generated|Add11~10  = CARRY(( (x2_reg[15] & x1_reg[11]) ) + ( GND ) + ( \Mult0|auto_generated|Add11~6  ))

	.dataa(!x2_reg[15]),
	.datab(gnd),
	.datac(!x1_reg[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add11~9_sumout ),
	.cout(\Mult0|auto_generated|Add11~10 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add11~9 .extended_lut = "off";
defparam \Mult0|auto_generated|Add11~9 .lut_mask = 64'h0000FFFF00000505;
defparam \Mult0|auto_generated|Add11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N30
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft11a_in[20]~81 (
// Equation(s):
// \Mult0|auto_generated|wire_sft11a_in[20]~81_sumout  = SUM(( GND ) + ( \Mult0|auto_generated|wire_sft11a_in[19]~79  ) + ( \Mult0|auto_generated|wire_sft11a_in[19]~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft11a_in[19]~78 ),
	.sharein(\Mult0|auto_generated|wire_sft11a_in[19]~79 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft11a_in[20]~81_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft11a_in[20]~81 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft11a_in[20]~81 .lut_mask = 64'h0000000000000000;
defparam \Mult0|auto_generated|wire_sft11a_in[20]~81 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N39
cyclonev_lcell_comb \Mult0|auto_generated|Add12~9 (
// Equation(s):
// \Mult0|auto_generated|Add12~9_sumout  = SUM(( (x1_reg[13] & x2_reg[13]) ) + ( (x1_reg[12] & x2_reg[14]) ) + ( \Mult0|auto_generated|Add12~6  ))
// \Mult0|auto_generated|Add12~10  = CARRY(( (x1_reg[13] & x2_reg[13]) ) + ( (x1_reg[12] & x2_reg[14]) ) + ( \Mult0|auto_generated|Add12~6  ))

	.dataa(!x1_reg[12]),
	.datab(gnd),
	.datac(!x1_reg[13]),
	.datad(!x2_reg[13]),
	.datae(gnd),
	.dataf(!x2_reg[14]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add12~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add12~9_sumout ),
	.cout(\Mult0|auto_generated|Add12~10 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add12~9 .extended_lut = "off";
defparam \Mult0|auto_generated|Add12~9 .lut_mask = 64'h0000FFAA0000000F;
defparam \Mult0|auto_generated|Add12~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N12
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft6a_in[24]~97 (
// Equation(s):
// \Mult0|auto_generated|wire_sft6a_in[24]~97_sumout  = SUM(( !\Mult0|auto_generated|Add11~9_sumout  $ (!\Mult0|auto_generated|wire_sft11a_in[20]~81_sumout  $ (\Mult0|auto_generated|Add12~9_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[23]~95  ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[23]~94  ))
// \Mult0|auto_generated|wire_sft6a_in[24]~98  = CARRY(( !\Mult0|auto_generated|Add11~9_sumout  $ (!\Mult0|auto_generated|wire_sft11a_in[20]~81_sumout  $ (\Mult0|auto_generated|Add12~9_sumout )) ) + ( \Mult0|auto_generated|wire_sft6a_in[23]~95  ) + ( 
// \Mult0|auto_generated|wire_sft6a_in[23]~94  ))
// \Mult0|auto_generated|wire_sft6a_in[24]~99  = SHARE((!\Mult0|auto_generated|Add11~9_sumout  & (\Mult0|auto_generated|wire_sft11a_in[20]~81_sumout  & \Mult0|auto_generated|Add12~9_sumout )) # (\Mult0|auto_generated|Add11~9_sumout  & 
// ((\Mult0|auto_generated|Add12~9_sumout ) # (\Mult0|auto_generated|wire_sft11a_in[20]~81_sumout ))))

	.dataa(!\Mult0|auto_generated|Add11~9_sumout ),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|wire_sft11a_in[20]~81_sumout ),
	.datad(!\Mult0|auto_generated|Add12~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft6a_in[23]~94 ),
	.sharein(\Mult0|auto_generated|wire_sft6a_in[23]~95 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft6a_in[24]~97_sumout ),
	.cout(\Mult0|auto_generated|wire_sft6a_in[24]~98 ),
	.shareout(\Mult0|auto_generated|wire_sft6a_in[24]~99 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft6a_in[24]~97 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft6a_in[24]~97 .lut_mask = 64'h0000055F00005AA5;
defparam \Mult0|auto_generated|wire_sft6a_in[24]~97 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X61_Y1_N14
dffeas \y[26]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|wire_sft6a_in[24]~97_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[26]~reg0 .is_wysiwyg = "true";
defparam \y[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N42
cyclonev_lcell_comb \Mult0|auto_generated|Add12~13 (
// Equation(s):
// \Mult0|auto_generated|Add12~13_sumout  = SUM(( (x2_reg[15] & x1_reg[12]) ) + ( (x1_reg[13] & x2_reg[14]) ) + ( \Mult0|auto_generated|Add12~10  ))
// \Mult0|auto_generated|Add12~14  = CARRY(( (x2_reg[15] & x1_reg[12]) ) + ( (x1_reg[13] & x2_reg[14]) ) + ( \Mult0|auto_generated|Add12~10  ))

	.dataa(!x2_reg[15]),
	.datab(!x1_reg[13]),
	.datac(!x1_reg[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!x2_reg[14]),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add12~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add12~13_sumout ),
	.cout(\Mult0|auto_generated|Add12~14 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add12~13 .extended_lut = "off";
defparam \Mult0|auto_generated|Add12~13 .lut_mask = 64'h0000FFCC00000505;
defparam \Mult0|auto_generated|Add12~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N48
cyclonev_lcell_comb \Mult0|auto_generated|Add11~13 (
// Equation(s):
// \Mult0|auto_generated|Add11~13_sumout  = SUM(( GND ) + ( GND ) + ( \Mult0|auto_generated|Add11~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add11~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add11~13 .extended_lut = "off";
defparam \Mult0|auto_generated|Add11~13 .lut_mask = 64'h0000FFFF00000000;
defparam \Mult0|auto_generated|Add11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N15
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft6a_in[25]~101 (
// Equation(s):
// \Mult0|auto_generated|wire_sft6a_in[25]~101_sumout  = SUM(( !\Mult0|auto_generated|Add12~13_sumout  $ (!\Mult0|auto_generated|Add11~13_sumout ) ) + ( \Mult0|auto_generated|wire_sft6a_in[24]~99  ) + ( \Mult0|auto_generated|wire_sft6a_in[24]~98  ))
// \Mult0|auto_generated|wire_sft6a_in[25]~102  = CARRY(( !\Mult0|auto_generated|Add12~13_sumout  $ (!\Mult0|auto_generated|Add11~13_sumout ) ) + ( \Mult0|auto_generated|wire_sft6a_in[24]~99  ) + ( \Mult0|auto_generated|wire_sft6a_in[24]~98  ))
// \Mult0|auto_generated|wire_sft6a_in[25]~103  = SHARE((\Mult0|auto_generated|Add12~13_sumout  & \Mult0|auto_generated|Add11~13_sumout ))

	.dataa(gnd),
	.datab(!\Mult0|auto_generated|Add12~13_sumout ),
	.datac(!\Mult0|auto_generated|Add11~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft6a_in[24]~98 ),
	.sharein(\Mult0|auto_generated|wire_sft6a_in[24]~99 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft6a_in[25]~101_sumout ),
	.cout(\Mult0|auto_generated|wire_sft6a_in[25]~102 ),
	.shareout(\Mult0|auto_generated|wire_sft6a_in[25]~103 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft6a_in[25]~101 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft6a_in[25]~101 .lut_mask = 64'h0000030300003C3C;
defparam \Mult0|auto_generated|wire_sft6a_in[25]~101 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X61_Y1_N16
dffeas \y[27]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|wire_sft6a_in[25]~101_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[27]~reg0 .is_wysiwyg = "true";
defparam \y[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N45
cyclonev_lcell_comb \Mult0|auto_generated|Add12~17 (
// Equation(s):
// \Mult0|auto_generated|Add12~17_sumout  = SUM(( (x2_reg[15] & x1_reg[13]) ) + ( GND ) + ( \Mult0|auto_generated|Add12~14  ))
// \Mult0|auto_generated|Add12~18  = CARRY(( (x2_reg[15] & x1_reg[13]) ) + ( GND ) + ( \Mult0|auto_generated|Add12~14  ))

	.dataa(!x2_reg[15]),
	.datab(!x1_reg[13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add12~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add12~17_sumout ),
	.cout(\Mult0|auto_generated|Add12~18 ),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add12~17 .extended_lut = "off";
defparam \Mult0|auto_generated|Add12~17 .lut_mask = 64'h0000FFFF00001111;
defparam \Mult0|auto_generated|Add12~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N18
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft6a_in[26]~105 (
// Equation(s):
// \Mult0|auto_generated|wire_sft6a_in[26]~105_sumout  = SUM(( \Mult0|auto_generated|Add12~17_sumout  ) + ( \Mult0|auto_generated|wire_sft6a_in[25]~103  ) + ( \Mult0|auto_generated|wire_sft6a_in[25]~102  ))
// \Mult0|auto_generated|wire_sft6a_in[26]~106  = CARRY(( \Mult0|auto_generated|Add12~17_sumout  ) + ( \Mult0|auto_generated|wire_sft6a_in[25]~103  ) + ( \Mult0|auto_generated|wire_sft6a_in[25]~102  ))
// \Mult0|auto_generated|wire_sft6a_in[26]~107  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|Add12~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft6a_in[25]~102 ),
	.sharein(\Mult0|auto_generated|wire_sft6a_in[25]~103 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft6a_in[26]~105_sumout ),
	.cout(\Mult0|auto_generated|wire_sft6a_in[26]~106 ),
	.shareout(\Mult0|auto_generated|wire_sft6a_in[26]~107 ));
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft6a_in[26]~105 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft6a_in[26]~105 .lut_mask = 64'h0000000000000F0F;
defparam \Mult0|auto_generated|wire_sft6a_in[26]~105 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X61_Y1_N20
dffeas \y[28]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|wire_sft6a_in[26]~105_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[28]~reg0 .is_wysiwyg = "true";
defparam \y[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N48
cyclonev_lcell_comb \Mult0|auto_generated|Add12~21 (
// Equation(s):
// \Mult0|auto_generated|Add12~21_sumout  = SUM(( GND ) + ( GND ) + ( \Mult0|auto_generated|Add12~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|Add12~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mult0|auto_generated|Add12~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|Add12~21 .extended_lut = "off";
defparam \Mult0|auto_generated|Add12~21 .lut_mask = 64'h0000FFFF00000000;
defparam \Mult0|auto_generated|Add12~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N21
cyclonev_lcell_comb \Mult0|auto_generated|wire_sft6a_in[27]~109 (
// Equation(s):
// \Mult0|auto_generated|wire_sft6a_in[27]~109_sumout  = SUM(( \Mult0|auto_generated|Add12~21_sumout  ) + ( \Mult0|auto_generated|wire_sft6a_in[26]~107  ) + ( \Mult0|auto_generated|wire_sft6a_in[26]~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0|auto_generated|Add12~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mult0|auto_generated|wire_sft6a_in[26]~106 ),
	.sharein(\Mult0|auto_generated|wire_sft6a_in[26]~107 ),
	.combout(),
	.sumout(\Mult0|auto_generated|wire_sft6a_in[27]~109_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mult0|auto_generated|wire_sft6a_in[27]~109 .extended_lut = "off";
defparam \Mult0|auto_generated|wire_sft6a_in[27]~109 .lut_mask = 64'h0000000000000F0F;
defparam \Mult0|auto_generated|wire_sft6a_in[27]~109 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X61_Y1_N22
dffeas \y[29]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mult0|auto_generated|wire_sft6a_in[27]~109_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[29]~reg0 .is_wysiwyg = "true";
defparam \y[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y15_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
