// Seed: 3048082660
`define pp_8 0
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input logic id_4,
    output supply1 id_5,
    input logic id_6,
    output id_7
);
  type_12(
      id_4, 1
  );
  always begin
    id_2[1] <= (1);
  end
  assign id_5[1'b0] = 1'h0;
endmodule
`default_nettype id_9
`define pp_10 0
