	component PD_PIO is
		port (
			clk_clk                            : in  std_logic                    := 'X';             -- clk
			pio_0_external_connection_in_port  : in  std_logic_vector(7 downto 0) := (others => 'X'); -- in_port
			pio_0_external_connection_out_port : out std_logic_vector(7 downto 0);                    -- out_port
			pio_1_external_connection_export   : out std_logic;                                       -- export
			pio_2_external_connection_export   : in  std_logic_vector(9 downto 0) := (others => 'X'); -- export
			reset_reset_n                      : in  std_logic                    := 'X'              -- reset_n
		);
	end component PD_PIO;

