{"vcs1":{"timestamp_begin":1740047120.923172538, "rt":4.33, "ut":4.09, "st":0.18}}
{"vcselab":{"timestamp_begin":1740047125.341059932, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1740047125.664477988, "rt":0.23, "ut":0.11, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740047120.626806689}
{"VCS_COMP_START_TIME": 1740047120.626806689}
{"VCS_COMP_END_TIME": 1740047125.970627138}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287848}}
{"vcselab": {"peak_mem": 150352}}
