{"application to core mapping policies to reduce memory interference in multi core systems": {"filter": "Manual Removal", "author": ["Reetuparna Das", "Rachata Ausavarungnirun", "Onur Mutlu", "Akhilesh Kumar", "Mani Azimi"]}, "ps dir a scalable two level directory cache": {"filter": "Manual Removal", "author": ["Joan J. Valls", "Alberto Ros", "Julio Sahuquillo", "Maria Engracia Gomez", "Jose Duato"]}, "integrating nanophotonics in gpu microarchitecture": {"filter": "Manual Removal", "author": ["Nilanjan Goswami", "Zhongqi Li", "Ajit Verma", "Ramkumar Shankar", "Tao Li"]}, "skipcache miss rate aware cache management": {"filter": "Manual Removal", "author": ["Kanakagiri Raghavendra", "Tripti S. Warrier", "Madhu Mutyam"]}, "luminoc a power efficient high performance photonic network on chip for future parallel architectures": {"filter": "Manual Removal", "author": ["Cheng Li", "Mark Browning", "Paul V. Gratz", "Samuel Palermo"]}, "branch and data herding reducing control and memory divergence for error tolerant gpu applications": {"filter": "Manual Removal", "author": ["John Sartori", "Rakesh Kumar"]}, "masif machine learning guided auto tuning of parallel skeletons": {"filter": "Manual Removal", "author": ["Alexander Collins", "Christian Fensch", "Hugh Leather"]}, "design of a storage processing unit": {"filter": "Manual Removal", "author": ["Peng Li", "Kevin Gomez", "David J. Lilja"]}, "boost simd generic programming for portable simdization": {"filter": "Manual Removal", "author": ["Pierre Esterie", "Mathias Gaunard", "Joel Falcou", "Jean-Thierry Lapreste", "Brigitte Rozoy"]}, "the changing role of supercomputing": {"filter": "Header Section", "author": ["Peter J. Ungaro"]}, "energy efficient workload mapping in heterogeneous systems with multiple types of resources": {"filter": "Manual Removal", "author": ["Cong Liu"]}, "using combined profiling to decide when thread level speculation is profitable": {"filter": "Manual Removal", "author": ["Arnamoy Bhattacharyya"]}, "off chip access localization for noc based multicores": {"filter": "Manual Removal", "author": ["Wei Ding", "Mahmut T. Kandemir", "Yuanrui Zhang", "Emre Kultursay"]}, "layout oblivious optimization for matrix computations": {"filter": "Manual Removal", "author": ["Huimin Cui", "Qing Yi", "Jingling Xue", "Xiaobing Feng"]}, "supporting stateful tasks in a dataflow graph": {"filter": "Manual Removal", "author": ["Vladimir Gajinov", "Srdjan Stipic", "Osman S. Unsal", "Tim Harris", "Eduard Ayguade", "Adrian Cristal"]}, "speculative parallelization needs rigor probabilistic analysis for optimal speculation of finite state machine applications": {"filter": "Manual Removal", "author": ["Zhijia Zhao", "Bo Wu", "Xipeng Shen"]}, "hardware prefetchers for emerging parallel applications": {"filter": "Manual Removal", "author": ["Biswabandan Panda", "Shankar Balachandran"]}, "a low overhead dynamic optimization framework for multicores": {"filter": "Manual Removal", "author": ["Christopher W. Fletcher", "Rachael Harding", "Omer Khan", "Srinivas Devadas"]}, "top500 versus sustained performance the top problems with the top500 list and what to do about them": {"filter": "Header Section", "author": ["William T. C. Kramer"]}, "application aware prefetch prioritization in on chip networks": {"filter": "Manual Removal", "author": ["Nachiappan Chidambaram Nachiappan", "Asit K. Mishra", "Mahmut T. Kandemir", "Anand Sivasubramaniam", "Onur Mutlu", "Chita R. Das"]}, "inference and declaration of independence impact on deterministic task parallelism": {"filter": "Manual Removal", "author": ["Foivos S. Zakkak", "Dimitrios Chasapis", "Polyvios Pratikakis", "Angelos Bilas", "Dimitrios S. Nikolopoulos"]}, "system level power performance efficiency modeling for emergent gpu architectures": {"filter": "Manual Removal", "author": ["Shuaiwen Song", "Kirk W. Cameron"]}, "many thread aware instruction level parallelism architecting shader cores for gpu computing": {"filter": "Manual Removal", "author": ["Ping Xiang", "Yi Yang", "Mike Mantor", "Norm Rubin", "Huiyang Zhou"]}, "fine grained parallel traversals of irregular data structures": {"filter": "Manual Removal", "author": ["Bin Ren", "Gagan Agrawal", "James R. Larus", "Todd Mytkowicz", "Tomi Poutanen", "Wolfram Schulte"]}, "compiling to avoid communication": {"filter": "Header Section", "author": ["Kathy Yelick"]}, "speculative dynamic vectorization for hw sw co designed processors": {"filter": "Manual Removal", "author": ["Rakesh Kumar", "Alejandro Martinez", "Antonio Gonzalez"]}, "power efficient computing for compute intensive gpgpu applications": {"filter": "Manual Removal", "author": ["Syed Zohaib Gilani", "Nam Sung Kim", "Michael J. Schulte"]}, "making it practical and effective fast and precise may happen in parallel analysis": {"filter": "Manual Removal", "author": ["Congming Chen", "Wei Huo", "Xiaobing Feng"]}, "linearly compressed pages a main memory compression framework with low complexity and low latency": {"filter": "Manual Removal", "author": ["Gennady Pekhimenko", "Todd C. Mowry", "Onur Mutlu"]}, "phase based scheduling and thread migration for heterogeneous multicore processors": {"filter": "Manual Removal", "author": ["Lina Sawalha", "Ronald D. Barnes"]}, "mileage based contention management in transactional memory": {"filter": "Manual Removal", "author": ["Woojin Choi", "Lihang Zhao", "Jeff Draper"]}, "strategies based on green policies to the grid resource allocation": {"filter": "Manual Removal", "author": ["Fabio Coutinho", "Luis Alfredo V. de Carvalho"]}, "bandwidth bandit quantitative characterization of memory contention": {"filter": "Manual Removal", "author": ["David Eklov", "Nikos Nikoleris", "David Black-Schaffer", "Erik Hagersten"]}, "tmnoc a case of htm and noc co design for increased energy efficiency and concurrency": {"filter": "Manual Removal", "author": ["Lihang Zhao", "Woojin Choi", "Jeffrey T. Draper"]}, "energy efficient cache partitioning for future cmps": {"filter": "Manual Removal", "author": ["Karthik T. Sundararajan", "Timothy M. Jones", "Nigel P. Topham"]}, "high performance analysis of filtered semantic graphs": {"filter": "Manual Removal", "author": ["Aydin Buluc", "Armando Fox", "John R. Gilbert", "Shoaib Kamil", "Adam Lugowski", "Leonid Oliker", "Samuel Williams"]}, "transparent runtime deadlock elimination": {"filter": "Manual Removal", "author": ["Hari K. Pyla", "Srinidhi Varadarajan"]}, "transactional event profiling in a best effort hardware transactional memory system": {"filter": "Manual Removal", "author": ["Matthew Gaudet", "Jose Nelson Amaral"]}, "recap a region based cure for the common cold cache": {"filter": "Manual Removal", "author": ["Jason Zebchuk", "Harold W. Cain", "Vijayalakshmi Srinivasan", "Andreas Moshovos"]}, "acceleration of bulk memory operations in a heterogeneous multicore architecture": {"filter": "Manual Removal", "author": ["Jong-Hyuk Lee", "Ziyi Liu", "Xiaonan Tian", "Dong Hyuk Woo", "Weidong Shi", "Dainis Boumber", "Yonghong Yan", "Kyeong-An Kwon"]}}