<h1>Code Change </h1>

![image](https://hackmd.io/_uploads/rJLFFFM1xx.png)

![image](https://hackmd.io/_uploads/SySqKKMyxg.png)

![image](https://hackmd.io/_uploads/BJ9sYFMJgg.png)

![image](https://hackmd.io/_uploads/rkunYozyel.png)


---
<h1> Simulation Result </h1>

Writing data to BRAM from SPI flash through wishbone bus
(For example: writing 32'hFD010113 to address 32'h38000040)
![image](https://hackmd.io/_uploads/HyJGYsM1eg.png)

Reading data from BRAM through wishbone bus
(For example: Reading 32'hFD010113 from address 32'h38000040)
![image](https://hackmd.io/_uploads/r1mRdsfyee.png)

10 delay which can be parameterized is added to both BRAM write and read.




