{
  "design": {
    "design_info": {
      "boundary_crc": "0xCC2ACBF4FCF56D67",
      "device": "xcvu13p-fsga2577-1-e",
      "name": "framework",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_chip2chip": "",
      "axi_interconnect_0": {
        "s00_couplers": {
          "auto_pc": ""
        }
      },
      "c2c_reset_fsm": "",
      "bd_clocks": "",
      "proc_sys_reset": "",
      "tied_low": "",
      "xpm_cdc_gen_0": "",
      "c2c_refclk_buf": "",
      "ChipToChipPhy": ""
    },
    "interface_ports": {
      "c2c_mgt": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "156250000",
            "value_src": "default"
          }
        }
      },
      "user_axil": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "framework_bd_clocks_0_clk_50",
            "value_src": "ip_prop"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default_prop"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16",
            "value_src": "const_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16",
            "value_src": "const_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "user_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "user_prop"
          }
        },
        "memory_map_ref": "user_axil"
      }
    },
    "ports": {
      "clk_50_o": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "framework_bd_clocks_0_clk_50",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "clk_100_o": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "framework_bd_clocks_0_clk_50",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "user_axil_clk_o": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "user_axil"
          },
          "ASSOCIATED_RESET": {
            "value": "axi_reset_b_o"
          },
          "CLK_DOMAIN": {
            "value": "framework_bd_clocks_0_clk_50",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "axi_reset_b_o": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      }
    },
    "components": {
      "axi_chip2chip": {
        "vlnv": "xilinx.com:ip:axi_chip2chip:5.0",
        "xci_name": "framework_axi_chip2chip_0",
        "xci_path": "ip/framework_axi_chip2chip_0/framework_axi_chip2chip_0.xci",
        "inst_hier_path": "axi_chip2chip",
        "parameters": {
          "C_ECC_ENABLE": {
            "value": "false"
          },
          "C_EN_AXI_LINK_HNDLR": {
            "value": "true"
          },
          "C_INCLUDE_AXILITE": {
            "value": "0"
          },
          "C_INTERFACE_MODE": {
            "value": "1"
          },
          "C_INTERFACE_TYPE": {
            "value": "3"
          },
          "C_MASTER_FPGA": {
            "value": "0"
          },
          "C_M_AXI_WUSER_WIDTH": {
            "value": "0"
          }
        },
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "MAXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "MAXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/framework_axi_interconnect_0_0/framework_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "framework_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "framework_bd_clocks_0_clk_50",
                "value_src": "undefined"
              }
            }
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "framework_auto_pc_0",
                "xci_path": "ip/framework_auto_pc_0/framework_auto_pc_0.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "c2c_reset_fsm": {
        "vlnv": "xilinx.com:module_ref:c2c_reset_fsm:1.0",
        "xci_name": "framework_c2c_reset_fsm_0",
        "xci_path": "ip/framework_c2c_reset_fsm_0/framework_c2c_reset_fsm_0.xci",
        "inst_hier_path": "c2c_reset_fsm",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "c2c_reset_fsm",
          "boundary_crc": "0x0"
        },
        "ports": {
          "manual_reset": {
            "type": "rst",
            "direction": "I"
          },
          "reset_command": {
            "type": "rst",
            "direction": "I"
          },
          "phy_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "framework_ChipToChipPhy_0_c2c_phy_clk",
                "value_src": "default_prop"
              }
            }
          },
          "c2c_channel_up": {
            "direction": "O"
          },
          "m_aresetn": {
            "type": "rst",
            "direction": "O",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "state": {
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        }
      },
      "bd_clocks": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "framework_bd_clocks_0",
        "xci_path": "ip/framework_bd_clocks_0/framework_bd_clocks_0.xci",
        "inst_hier_path": "bd_clocks",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "64.0"
          },
          "CLKOUT1_JITTER": {
            "value": "222.272"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "204.239"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT2_JITTER": {
            "value": "194.337"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "204.239"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_50"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_100"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "32.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "6.400"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "20.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "10"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "OPTIMIZE_CLOCKING_STRUCTURE_EN": {
            "value": "true"
          },
          "PRIM_IN_FREQ": {
            "value": "156.25"
          },
          "PRIM_SOURCE": {
            "value": "Global_buffer"
          }
        }
      },
      "proc_sys_reset": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "framework_proc_sys_reset_0",
        "xci_path": "ip/framework_proc_sys_reset_0/framework_proc_sys_reset_0.xci",
        "inst_hier_path": "proc_sys_reset"
      },
      "tied_low": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "framework_tied_low_0",
        "xci_path": "ip/framework_tied_low_0/framework_tied_low_0.xci",
        "inst_hier_path": "tied_low",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xpm_cdc_gen_0": {
        "vlnv": "xilinx.com:ip:xpm_cdc_gen:1.0",
        "xci_name": "framework_xpm_cdc_gen_0_0",
        "xci_path": "ip/framework_xpm_cdc_gen_0_0/framework_xpm_cdc_gen_0_0.xci",
        "inst_hier_path": "xpm_cdc_gen_0",
        "parameters": {
          "CDC_TYPE": {
            "value": "xpm_cdc_async_rst"
          }
        }
      },
      "c2c_refclk_buf": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "framework_c2c_refclk_buf_0",
        "xci_path": "ip/framework_c2c_refclk_buf_0/framework_c2c_refclk_buf_0.xci",
        "inst_hier_path": "c2c_refclk_buf",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      },
      "ChipToChipPhy": {
        "vlnv": "UF:BlobFiSH:ChipToChipPhy:1.0",
        "xci_name": "framework_ChipToChipPhy_0",
        "xci_path": "ip/framework_ChipToChipPhy_0/framework_ChipToChipPhy_0.xci",
        "inst_hier_path": "ChipToChipPhy",
        "parameters": {
          "GT_AXI_DIVIDER": {
            "value": "0"
          },
          "GT_RX_POLARITY": {
            "value": "\"0\""
          },
          "GT_TX_POLARITY": {
            "value": "\"0\""
          }
        },
        "ports": {
          "axi_clk": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "FREQ_HZ": {
                "value": "156250000"
              }
            }
          }
        }        
      }
    },
    "interface_nets": {
      "axi_chip2chip_m_axi": {
        "interface_ports": [
          "axi_chip2chip/m_axi",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "user_axil",
          "axi_interconnect_0/M00_AXI"
        ]
      },
      "c2c_mgt_1": {
        "interface_ports": [
          "c2c_mgt",
          "c2c_refclk_buf/CLK_IN_D"
        ]
      }
    },
    "nets": {
      "ChipToChipPhy_0_axi_clk": {
        "ports": [
          "ChipToChipPhy/axi_clk",
          "bd_clocks/clk_in1"
        ]
      },
      "ChipToChipPhy_0_c2c_channel_up": {
        "ports": [
          "ChipToChipPhy/c2c_channel_up",
          "axi_chip2chip/axi_c2c_aurora_tx_tready"
        ]
      },
      "ChipToChipPhy_0_c2c_link_reset": {
        "ports": [
          "ChipToChipPhy/c2c_link_reset",
          "c2c_reset_fsm/reset_command"
        ]
      },
      "ChipToChipPhy_0_c2c_mmcm_unlocked": {
        "ports": [
          "ChipToChipPhy/c2c_mmcm_unlocked",
          "axi_chip2chip/aurora_mmcm_not_locked"
        ]
      },
      "ChipToChipPhy_0_c2c_phy_clk": {
        "ports": [
          "ChipToChipPhy/c2c_phy_clk",
          "axi_chip2chip/axi_c2c_phy_clk",
          "c2c_reset_fsm/phy_clk"
        ]
      },
      "ChipToChipPhy_0_c2c_rx_axis_tdata": {
        "ports": [
          "ChipToChipPhy/c2c_rx_axis_tdata",
          "axi_chip2chip/axi_c2c_aurora_rx_tdata"
        ]
      },
      "ChipToChipPhy_0_c2c_rx_axis_tvalid": {
        "ports": [
          "ChipToChipPhy/c2c_rx_axis_tvalid",
          "axi_chip2chip/axi_c2c_aurora_rx_tvalid"
        ]
      },
      "ChipToChipPhy_0_freerun_clk": {
        "ports": [
          "ChipToChipPhy/freerun_clk",
          "axi_chip2chip/aurora_init_clk"
        ]
      },
      "axi_chip2chip_0_aurora_do_cc": {
        "ports": [
          "axi_chip2chip/aurora_do_cc",
          "ChipToChipPhy/c2c_do_cc"
        ]
      },
      "axi_chip2chip_0_aurora_pma_init_out": {
        "ports": [
          "axi_chip2chip/aurora_pma_init_out",
          "ChipToChipPhy/c2c_pma_init"
        ]
      },
      "axi_chip2chip_0_axi_c2c_aurora_tx_tdata": {
        "ports": [
          "axi_chip2chip/axi_c2c_aurora_tx_tdata",
          "ChipToChipPhy/c2c_tx_axis_tdata"
        ]
      },
      "axi_chip2chip_0_axi_c2c_aurora_tx_tvalid": {
        "ports": [
          "axi_chip2chip/axi_c2c_aurora_tx_tvalid",
          "ChipToChipPhy/c2c_tx_axis_tvalid"
        ]
      },
      "axi_chip2chip_0_axi_c2c_link_status_out": {
        "ports": [
          "axi_chip2chip/axi_c2c_link_status_out",
          "proc_sys_reset/ext_reset_in",
          "proc_sys_reset/aux_reset_in"
        ]
      },
      "bd_clocks_clk_50": {
        "ports": [
          "bd_clocks/clk_50",
          "clk_50_o"
        ]
      },
      "bd_clocks_clk_100": {
        "ports": [
          "bd_clocks/clk_100",
          "clk_100_o",
          "user_axil_clk_o",
          "axi_chip2chip/m_aclk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "proc_sys_reset/slowest_sync_clk",
          "xpm_cdc_gen_0/dest_clk"
        ]
      },
      "c2c_reset_fsm_0_c2c_channel_up": {
        "ports": [
          "c2c_reset_fsm/c2c_channel_up",
          "axi_chip2chip/axi_c2c_aurora_channel_up"
        ]
      },
      "c2c_reset_fsm_m_aresetn": {
        "ports": [
          "c2c_reset_fsm/m_aresetn",
          "xpm_cdc_gen_0/src_arst"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "bd_clocks/locked",
          "proc_sys_reset/dcm_locked"
        ]
      },
      "proc_sys_reset_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset/interconnect_aresetn",
          "axi_reset_b_o",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN"
        ]
      },
      "tied_low_dout": {
        "ports": [
          "tied_low/dout",
          "axi_chip2chip/aurora_pma_init_in",
          "c2c_reset_fsm/manual_reset",
          "bd_clocks/reset",
          "proc_sys_reset/mb_debug_sys_rst"
        ]
      },
      "util_ds_buf_0_IBUF_DS_ODIV2": {
        "ports": [
          "c2c_refclk_buf/IBUF_DS_ODIV2",
          "ChipToChipPhy/gt_clk_div2"
        ]
      },
      "util_ds_buf_0_IBUF_OUT": {
        "ports": [
          "c2c_refclk_buf/IBUF_OUT",
          "ChipToChipPhy/gt_clk"
        ]
      },
      "xpm_cdc_gen_0_dest_arst": {
        "ports": [
          "xpm_cdc_gen_0/dest_arst",
          "axi_chip2chip/m_aresetn"
        ]
      }
    },
    "addressing": {
      "/": {
        "memory_maps": {
          "user_axil": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/axi_chip2chip": {
        "address_spaces": {
          "MAXI": {
            "segments": {
              "SEG_user_axil_Reg": {
                "address_block": "/user_axil/Reg",
                "offset": "0x00000000",
                "range": "256M"
              }
            }
          }
        }
      }
    }
  }
}
