Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Wed Sep 18 21:51:25 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_impl_1.twr lab3_impl_1.udb -gui -msgset C:/Users/achulani/Desktop/e155-lab3/lab3/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 100000 [get_pins {lf_osc/CLKLF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 86.116%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 6 Start Points         |           Type           
-------------------------------------------------------------------
inst2/S_i1/Q                            |          No required time
inst2/S_i0/Q                            |          No required time
inst2/S_i2/Q                            |          No required time
inst2/S_i3/Q                            |          No required time
inst2/power1/PADDO                      |          No required time
inst2/power2/PADDO                      |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         6
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{inst2/counter_205_232__i6/SR   inst2/counter_205_232__i7/SR}                           
                                        |           No arrival time
{inst2/counter_205_232__i4/SR   inst2/counter_205_232__i5/SR}                           
                                        |           No arrival time
{inst2/counter_205_232__i2/SR   inst2/counter_205_232__i3/SR}                           
                                        |           No arrival time
inst2/counter_205_232__i1/SR            |           No arrival time
{inst1/state__i0/SR   inst1/state__i1/SR}                           
                                        |           No arrival time
inst1/initialRows_i0_i2/D               |           No arrival time
inst1/initialRows_i0_i3/D               |           No arrival time
{inst1/state__i2/SR   inst1/state__i3/SR}                           
                                        |           No arrival time
inst1/initialRows_i0_i1/D               |           No arrival time
inst1/initialRows_i0_i0/D               |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        11
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
rows[0]                                 |                     input
rows[1]                                 |                     input
rows[2]                                 |                     input
rows[3]                                 |                     input
reset                                   |                     input
power2                                  |                    output
power1                                  |                    output
segments[0]                             |                    output
segments[1]                             |                    output
segments[2]                             |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 100000 [get_pins {lf_osc/CLKLF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |      100000.000 ns |          0.010 MHz 
                                        | Actual (all paths) |       99820.000 ns |          0.010 MHz 
lf_osc/CLKLF (MPW)                      |   (50% duty cycle) |       99820.000 ns |          0.010 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
inst1/noKeyCounter_203__i0/SR            |99983.068 ns 
{inst1/noKeyCounter_203__i1/SR   inst1/noKeyCounter_203__i2/SR}              
                                         |99983.068 ns 
{inst1/noKeyCounter_203__i3/SR   inst1/noKeyCounter_203__i4/SR}              
                                         |99983.068 ns 
{inst1/noKeyCounter_203__i5/SR   inst1/noKeyCounter_203__i6/SR}              
                                         |99983.068 ns 
inst1/val2_i0_i1/SR                      |99983.147 ns 
inst1/val2_i0_i2/SR                      |99983.822 ns 
{inst1/noKeyCounter_203__i7/SR   inst1/noKeyCounter_203__i8/SR}              
                                         |99984.178 ns 
inst1/state__i3/D                        |99984.496 ns 
inst1/state__i0/D                        |99984.920 ns 
inst1/val2_i0_i3/SR                      |99984.998 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : inst1/cols_i0_i4/Q  (SLICE_R17C6D)
Path End         : inst1/noKeyCounter_203__i0/SR  (SLICE_R18C9A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 80.4% (route), 19.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99983.068 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  36      
inst2/int_osc                                                 NET DELAY           5.499                  5.499  36      
{inst1/cols_i0_i3/CK   inst1/cols_i0_i4/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
inst1/cols_i0_i4/CK->inst1/cols_i0_i4/Q   SLICE_R17C6D        CLK_TO_Q1_DELAY     1.388                  6.887  4       
inst1/cols_c_3                                                NET DELAY           2.617                  9.504  4       
inst1/i3_4_lut/A->inst1/i3_4_lut/Z        SLICE_R17C4C        C1_TO_F1_DELAY      0.449                  9.953  1       
inst1/n11_adj_93                                              NET DELAY           3.146                 13.099  1       
inst1/i7_4_lut/B->inst1/i7_4_lut/Z        SLICE_R16C6A        A1_TO_F1_DELAY      0.449                 13.548  3       
inst1/n15_adj_90                                              NET DELAY           2.763                 16.311  3       
inst1/i2_2_lut/B->inst1/i2_2_lut/Z        SLICE_R17C8A        D0_TO_F0_DELAY      0.476                 16.787  1       
inst1/n6_adj_96                                               NET DELAY           0.304                 17.091  1       
inst1/i597_4_lut/C->inst1/i597_4_lut/Z    SLICE_R17C8A        C1_TO_F1_DELAY      0.449                 17.540  5       
inst1/n754                                                    NET DELAY           4.362                 21.902  5       
inst1/noKeyCounter_203__i0/SR                                 ENDPOINT            0.000                 21.902  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  36      
inst2/int_osc                                                 NET DELAY           5.499             100005.499  36      
inst1/noKeyCounter_203__i0/CK                                 CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.529)             100004.970  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100004.970  
Arrival Time                                                                                         -(21.902)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99983.068  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst1/cols_i0_i4/Q  (SLICE_R17C6D)
Path End         : {inst1/noKeyCounter_203__i1/SR   inst1/noKeyCounter_203__i2/SR}  (SLICE_R18C9B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 80.4% (route), 19.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99983.068 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  36      
inst2/int_osc                                                 NET DELAY           5.499                  5.499  36      
{inst1/cols_i0_i3/CK   inst1/cols_i0_i4/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
inst1/cols_i0_i4/CK->inst1/cols_i0_i4/Q   SLICE_R17C6D        CLK_TO_Q1_DELAY     1.388                  6.887  4       
inst1/cols_c_3                                                NET DELAY           2.617                  9.504  4       
inst1/i3_4_lut/A->inst1/i3_4_lut/Z        SLICE_R17C4C        C1_TO_F1_DELAY      0.449                  9.953  1       
inst1/n11_adj_93                                              NET DELAY           3.146                 13.099  1       
inst1/i7_4_lut/B->inst1/i7_4_lut/Z        SLICE_R16C6A        A1_TO_F1_DELAY      0.449                 13.548  3       
inst1/n15_adj_90                                              NET DELAY           2.763                 16.311  3       
inst1/i2_2_lut/B->inst1/i2_2_lut/Z        SLICE_R17C8A        D0_TO_F0_DELAY      0.476                 16.787  1       
inst1/n6_adj_96                                               NET DELAY           0.304                 17.091  1       
inst1/i597_4_lut/C->inst1/i597_4_lut/Z    SLICE_R17C8A        C1_TO_F1_DELAY      0.449                 17.540  5       
inst1/n754                                                    NET DELAY           4.362                 21.902  5       
{inst1/noKeyCounter_203__i1/SR   inst1/noKeyCounter_203__i2/SR}
                                                              ENDPOINT            0.000                 21.902  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  36      
inst2/int_osc                                                 NET DELAY           5.499             100005.499  36      
{inst1/noKeyCounter_203__i1/CK   inst1/noKeyCounter_203__i2/CK}
                                                              CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.529)             100004.970  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100004.970  
Arrival Time                                                                                         -(21.902)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99983.068  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst1/cols_i0_i4/Q  (SLICE_R17C6D)
Path End         : {inst1/noKeyCounter_203__i3/SR   inst1/noKeyCounter_203__i4/SR}  (SLICE_R18C9C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 80.4% (route), 19.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99983.068 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  36      
inst2/int_osc                                                 NET DELAY           5.499                  5.499  36      
{inst1/cols_i0_i3/CK   inst1/cols_i0_i4/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
inst1/cols_i0_i4/CK->inst1/cols_i0_i4/Q   SLICE_R17C6D        CLK_TO_Q1_DELAY     1.388                  6.887  4       
inst1/cols_c_3                                                NET DELAY           2.617                  9.504  4       
inst1/i3_4_lut/A->inst1/i3_4_lut/Z        SLICE_R17C4C        C1_TO_F1_DELAY      0.449                  9.953  1       
inst1/n11_adj_93                                              NET DELAY           3.146                 13.099  1       
inst1/i7_4_lut/B->inst1/i7_4_lut/Z        SLICE_R16C6A        A1_TO_F1_DELAY      0.449                 13.548  3       
inst1/n15_adj_90                                              NET DELAY           2.763                 16.311  3       
inst1/i2_2_lut/B->inst1/i2_2_lut/Z        SLICE_R17C8A        D0_TO_F0_DELAY      0.476                 16.787  1       
inst1/n6_adj_96                                               NET DELAY           0.304                 17.091  1       
inst1/i597_4_lut/C->inst1/i597_4_lut/Z    SLICE_R17C8A        C1_TO_F1_DELAY      0.449                 17.540  5       
inst1/n754                                                    NET DELAY           4.362                 21.902  5       
{inst1/noKeyCounter_203__i3/SR   inst1/noKeyCounter_203__i4/SR}
                                                              ENDPOINT            0.000                 21.902  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  36      
inst2/int_osc                                                 NET DELAY           5.499             100005.499  36      
{inst1/noKeyCounter_203__i3/CK   inst1/noKeyCounter_203__i4/CK}
                                                              CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.529)             100004.970  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100004.970  
Arrival Time                                                                                         -(21.902)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99983.068  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst1/cols_i0_i4/Q  (SLICE_R17C6D)
Path End         : {inst1/noKeyCounter_203__i5/SR   inst1/noKeyCounter_203__i6/SR}  (SLICE_R18C9D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 80.4% (route), 19.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99983.068 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  36      
inst2/int_osc                                                 NET DELAY           5.499                  5.499  36      
{inst1/cols_i0_i3/CK   inst1/cols_i0_i4/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
inst1/cols_i0_i4/CK->inst1/cols_i0_i4/Q   SLICE_R17C6D        CLK_TO_Q1_DELAY     1.388                  6.887  4       
inst1/cols_c_3                                                NET DELAY           2.617                  9.504  4       
inst1/i3_4_lut/A->inst1/i3_4_lut/Z        SLICE_R17C4C        C1_TO_F1_DELAY      0.449                  9.953  1       
inst1/n11_adj_93                                              NET DELAY           3.146                 13.099  1       
inst1/i7_4_lut/B->inst1/i7_4_lut/Z        SLICE_R16C6A        A1_TO_F1_DELAY      0.449                 13.548  3       
inst1/n15_adj_90                                              NET DELAY           2.763                 16.311  3       
inst1/i2_2_lut/B->inst1/i2_2_lut/Z        SLICE_R17C8A        D0_TO_F0_DELAY      0.476                 16.787  1       
inst1/n6_adj_96                                               NET DELAY           0.304                 17.091  1       
inst1/i597_4_lut/C->inst1/i597_4_lut/Z    SLICE_R17C8A        C1_TO_F1_DELAY      0.449                 17.540  5       
inst1/n754                                                    NET DELAY           4.362                 21.902  5       
{inst1/noKeyCounter_203__i5/SR   inst1/noKeyCounter_203__i6/SR}
                                                              ENDPOINT            0.000                 21.902  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  36      
inst2/int_osc                                                 NET DELAY           5.499             100005.499  36      
{inst1/noKeyCounter_203__i5/CK   inst1/noKeyCounter_203__i6/CK}
                                                              CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.529)             100004.970  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100004.970  
Arrival Time                                                                                         -(21.902)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99983.068  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst1/state__i2/Q  (SLICE_R18C7D)
Path End         : inst1/val2_i0_i1/SR  (SLICE_R14C5A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 80.3% (route), 19.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99983.147 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  36      
inst2/int_osc                                                 NET DELAY           5.499                  5.499  36      
{inst1/state__i2/CK   inst1/state__i3/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
inst1/state__i2/CK->inst1/state__i2/Q     SLICE_R18C7D        CLK_TO_Q0_DELAY     1.388                  6.887  14      
inst1/state[2]                                                NET DELAY           2.670                  9.557  14      
inst1/i1_2_lut_3_lut_adj_27/B->inst1/i1_2_lut_3_lut_adj_27/Z
                                          SLICE_R17C6C        B0_TO_F0_DELAY      0.476                 10.033  2       
inst1/n8                                                      NET DELAY           0.304                 10.337  2       
inst1/i3286_3_lut/C->inst1/i3286_3_lut/Z  SLICE_R17C6C        C1_TO_F1_DELAY      0.449                 10.786  3       
inst1/n9                                                      NET DELAY           2.551                 13.337  3       
inst1/i3283_4_lut/A->inst1/i3283_4_lut/Z  SLICE_R17C5B        A0_TO_F0_DELAY      0.449                 13.786  7       
inst1/n297                                                    NET DELAY           4.336                 18.122  7       
inst1/i3261_4_lut/A->inst1/i3261_4_lut/Z  SLICE_R16C5B        D1_TO_F1_DELAY      0.449                 18.571  1       
inst1/n1334                                                   NET DELAY           3.252                 21.823  1       
inst1/val2_i0_i1/SR                                           ENDPOINT            0.000                 21.823  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  36      
inst2/int_osc                                                 NET DELAY           5.499             100005.499  36      
inst1/val2_i0_i1/CK                                           CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.529)             100004.970  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100004.970  
Arrival Time                                                                                         -(21.823)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99983.147  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst1/state__i2/Q  (SLICE_R18C7D)
Path End         : inst1/val2_i0_i2/SR  (SLICE_R15C4C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 79.5% (route), 20.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99983.822 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  36      
inst2/int_osc                                                 NET DELAY           5.499                  5.499  36      
{inst1/state__i2/CK   inst1/state__i3/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
inst1/state__i2/CK->inst1/state__i2/Q     SLICE_R18C7D        CLK_TO_Q0_DELAY     1.388                  6.887  14      
inst1/state[2]                                                NET DELAY           2.670                  9.557  14      
inst1/i1_2_lut_3_lut_adj_27/B->inst1/i1_2_lut_3_lut_adj_27/Z
                                          SLICE_R17C6C        B0_TO_F0_DELAY      0.476                 10.033  2       
inst1/n8                                                      NET DELAY           0.304                 10.337  2       
inst1/i3286_3_lut/C->inst1/i3286_3_lut/Z  SLICE_R17C6C        C1_TO_F1_DELAY      0.449                 10.786  3       
inst1/n9                                                      NET DELAY           2.551                 13.337  3       
inst1/i3283_4_lut/A->inst1/i3283_4_lut/Z  SLICE_R17C5B        A0_TO_F0_DELAY      0.449                 13.786  7       
inst1/n297                                                    NET DELAY           3.661                 17.447  7       
inst1/i3264_4_lut/A->inst1/i3264_4_lut/Z  SLICE_R15C5B        A1_TO_F1_DELAY      0.449                 17.896  1       
inst1/n1330                                                   NET DELAY           3.252                 21.148  1       
inst1/val2_i0_i2/SR                                           ENDPOINT            0.000                 21.148  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  36      
inst2/int_osc                                                 NET DELAY           5.499             100005.499  36      
inst1/val2_i0_i2/CK                                           CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.529)             100004.970  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100004.970  
Arrival Time                                                                                         -(21.148)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99983.822  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst1/cols_i0_i4/Q  (SLICE_R17C6D)
Path End         : {inst1/noKeyCounter_203__i7/SR   inst1/noKeyCounter_203__i8/SR}  (SLICE_R18C10A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99984.178 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  36      
inst2/int_osc                                                 NET DELAY           5.499                  5.499  36      
{inst1/cols_i0_i3/CK   inst1/cols_i0_i4/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
inst1/cols_i0_i4/CK->inst1/cols_i0_i4/Q   SLICE_R17C6D        CLK_TO_Q1_DELAY     1.388                  6.887  4       
inst1/cols_c_3                                                NET DELAY           2.617                  9.504  4       
inst1/i3_4_lut/A->inst1/i3_4_lut/Z        SLICE_R17C4C        C1_TO_F1_DELAY      0.449                  9.953  1       
inst1/n11_adj_93                                              NET DELAY           3.146                 13.099  1       
inst1/i7_4_lut/B->inst1/i7_4_lut/Z        SLICE_R16C6A        A1_TO_F1_DELAY      0.449                 13.548  3       
inst1/n15_adj_90                                              NET DELAY           2.763                 16.311  3       
inst1/i2_2_lut/B->inst1/i2_2_lut/Z        SLICE_R17C8A        D0_TO_F0_DELAY      0.476                 16.787  1       
inst1/n6_adj_96                                               NET DELAY           0.304                 17.091  1       
inst1/i597_4_lut/C->inst1/i597_4_lut/Z    SLICE_R17C8A        C1_TO_F1_DELAY      0.449                 17.540  5       
inst1/n754                                                    NET DELAY           3.252                 20.792  5       
{inst1/noKeyCounter_203__i7/SR   inst1/noKeyCounter_203__i8/SR}
                                                              ENDPOINT            0.000                 20.792  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  36      
inst2/int_osc                                                 NET DELAY           5.499             100005.499  36      
{inst1/noKeyCounter_203__i7/CK   inst1/noKeyCounter_203__i8/CK}
                                                              CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.529)             100004.970  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100004.970  
Arrival Time                                                                                         -(20.792)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99984.178  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst1/noKeyCounter_203__i2/Q  (SLICE_R18C9B)
Path End         : inst1/state__i3/D  (SLICE_R18C7D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 7
Delay Ratio      : 72.8% (route), 27.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99984.496 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  36      
inst2/int_osc                                                 NET DELAY           5.499                  5.499  36      
{inst1/noKeyCounter_203__i1/CK   inst1/noKeyCounter_203__i2/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
inst1/noKeyCounter_203__i2/CK->inst1/noKeyCounter_203__i2/Q
                                          SLICE_R18C9B        CLK_TO_Q1_DELAY     1.388                  6.887  2       
inst1/noKeyCounter[2]                                         NET DELAY           2.736                  9.623  2       
inst1/i6_4_lut_adj_24/A->inst1/i6_4_lut_adj_24/Z
                                          SLICE_R18C10D       A0_TO_F0_DELAY      0.449                 10.072  1       
inst1/n15                                                     NET DELAY           3.146                 13.218  1       
inst1/i8_4_lut/A->inst1/i8_4_lut/Z        SLICE_R18C8A        A1_TO_F1_DELAY      0.449                 13.667  4       
inst1/n3057                                                   NET DELAY           2.485                 16.152  4       
inst1/i3199_2_lut/A->inst1/i3199_2_lut/Z  SLICE_R18C7A        B0_TO_F0_DELAY      0.476                 16.628  1       
inst1/n3440                                                   NET DELAY           0.304                 16.932  1       
inst1/i1328_4_lut/A->inst1/i1328_4_lut/Z  SLICE_R18C7A        C1_TO_F1_DELAY      0.476                 17.408  1       
inst1/n1495                                                   NET DELAY           0.304                 17.712  1       
inst1/i1329_4_lut/B->inst1/i1329_4_lut/Z  SLICE_R18C7B        C0_TO_F0_DELAY      0.449                 18.161  1       
inst1/n1496                                                   NET DELAY           2.168                 20.329  1       
inst1/i1_3_lut_adj_14/C->inst1/i1_3_lut_adj_14/Z
                                          SLICE_R18C7D        D1_TO_F1_DELAY      0.476                 20.805  1       
inst1/nextState[3]                                            NET DELAY           0.000                 20.805  1       
inst1/state__i3/D                                             ENDPOINT            0.000                 20.805  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  36      
inst2/int_osc                                                 NET DELAY           5.499             100005.499  36      
{inst1/state__i2/CK   inst1/state__i3/CK}
                                                              CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(20.805)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99984.496  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst1/noKeyCounter_203__i2/Q  (SLICE_R18C9B)
Path End         : inst1/state__i0/D  (SLICE_R17C7B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 78.4% (route), 21.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99984.920 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  36      
inst2/int_osc                                                 NET DELAY           5.499                  5.499  36      
{inst1/noKeyCounter_203__i1/CK   inst1/noKeyCounter_203__i2/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
inst1/noKeyCounter_203__i2/CK->inst1/noKeyCounter_203__i2/Q
                                          SLICE_R18C9B        CLK_TO_Q1_DELAY     1.388                  6.887  2       
inst1/noKeyCounter[2]                                         NET DELAY           2.736                  9.623  2       
inst1/i6_4_lut_adj_24/A->inst1/i6_4_lut_adj_24/Z
                                          SLICE_R18C10D       A0_TO_F0_DELAY      0.449                 10.072  1       
inst1/n15                                                     NET DELAY           3.146                 13.218  1       
inst1/i8_4_lut/A->inst1/i8_4_lut/Z        SLICE_R18C8A        A1_TO_F1_DELAY      0.449                 13.667  4       
inst1/n3057                                                   NET DELAY           3.357                 17.024  4       
inst1/i13_4_lut_4_lut/A->inst1/i13_4_lut_4_lut/Z
                                          SLICE_R16C7A        D0_TO_F0_DELAY      0.449                 17.473  1       
inst1/n3210                                                   NET DELAY           2.432                 19.905  1       
inst1/i1320_4_lut/B->inst1/i1320_4_lut/Z  SLICE_R17C7B        C0_TO_F0_DELAY      0.476                 20.381  1       
inst1/nextState[0]                                            NET DELAY           0.000                 20.381  1       
inst1/state__i0/D                                             ENDPOINT            0.000                 20.381  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  36      
inst2/int_osc                                                 NET DELAY           5.499             100005.499  36      
{inst1/state__i0/CK   inst1/state__i1/CK}
                                                              CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(20.381)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99984.920  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst1/initialRows_i0_i2/Q  (SLICE_R17C4B)
Path End         : inst1/val2_i0_i3/SR  (SLICE_R16C5D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 4
Delay Ratio      : 81.1% (route), 18.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99984.998 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  36      
inst2/int_osc                                                 NET DELAY           5.499                  5.499  36      
{inst1/initialRows_i0_i3/CK   inst1/initialRows_i0_i2/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
inst1/initialRows_i0_i2/CK->inst1/initialRows_i0_i2/Q
                                          SLICE_R17C4B        CLK_TO_Q1_DELAY     1.388                  6.887  7       
inst1/initialRows[2]                                          NET DELAY           3.212                 10.099  7       
inst1/i1037_2_lut/A->inst1/i1037_2_lut/Z  SLICE_R15C5A        C1_TO_F1_DELAY      0.449                 10.548  6       
inst1/n1193                                                   NET DELAY           2.485                 13.033  6       
inst1/i1175_4_lut/B->inst1/i1175_4_lut/Z  SLICE_R15C5C        B1_TO_F1_DELAY      0.449                 13.482  1       
inst1/n1247                                                   NET DELAY           2.763                 16.245  1       
inst1/i3267_4_lut/C->inst1/i3267_4_lut/Z  SLICE_R17C5B        D1_TO_F1_DELAY      0.449                 16.694  1       
inst1/n1324                                                   NET DELAY           3.278                 19.972  1       
inst1/val2_i0_i3/SR                                           ENDPOINT            0.000                 19.972  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  36      
inst2/int_osc                                                 NET DELAY           5.499             100005.499  36      
inst1/val2_i0_i3/CK                                           CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.529)             100004.970  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100004.970  
Arrival Time                                                                                         -(19.972)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99984.998  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
inst2/S_i2/D                             |    1.743 ns 
inst2/S_i3/D                             |    1.743 ns 
inst2/S_i0/D                             |    1.743 ns 
inst1/initialCols_i0_i3/D                |    1.743 ns 
inst1/val1_i0_i0/D                       |    1.743 ns 
inst1/initialCols_i0_i0/D                |    1.743 ns 
inst1/val1_i0_i2/D                       |    1.743 ns 
inst1/noKeyCounter_203__i6/D             |    1.913 ns 
inst1/noKeyCounter_203__i7/D             |    1.913 ns 
inst1/noKeyCounter_203__i8/D             |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : inst1/val1_i0_i2/Q  (SLICE_R15C3C)
Path End         : inst2/S_i2/D  (SLICE_R15C2C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  37      
inst2/int_osc                                                 NET DELAY        3.084                  3.084  37      
{inst1/val1_i0_i2/CK   inst1/val1_i0_i3/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
inst1/val1_i0_i2/CK->inst1/val1_i0_i2/Q   SLICE_R15C3C        CLK_TO_Q0_DELAY  0.779                  3.863  1       
inst2/val1[2]                                                 NET DELAY        0.712                  4.575  1       
inst2/mux_10_i3_3_lut/B->inst2/mux_10_i3_3_lut/Z
                                          SLICE_R15C2C        D0_TO_F0_DELAY   0.252                  4.827  1       
inst2/S_3__N_51[2]                                            NET DELAY        0.000                  4.827  1       
inst2/S_i2/D                                                  ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  37      
inst2/int_osc                                                 NET DELAY        3.084                  3.084  37      
{inst2/S_i2/CK   inst2/S_i3/CK}                               CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst1/val1_i0_i3/Q  (SLICE_R15C3C)
Path End         : inst2/S_i3/D  (SLICE_R15C2C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  37      
inst2/int_osc                                                 NET DELAY        3.084                  3.084  37      
{inst1/val1_i0_i2/CK   inst1/val1_i0_i3/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
inst1/val1_i0_i3/CK->inst1/val1_i0_i3/Q   SLICE_R15C3C        CLK_TO_Q1_DELAY  0.779                  3.863  1       
inst2/val1[3]                                                 NET DELAY        0.712                  4.575  1       
inst2/mux_10_i4_3_lut/B->inst2/mux_10_i4_3_lut/Z
                                          SLICE_R15C2C        D1_TO_F1_DELAY   0.252                  4.827  1       
inst2/S_3__N_51[3]                                            NET DELAY        0.000                  4.827  1       
inst2/S_i3/D                                                  ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  37      
inst2/int_osc                                                 NET DELAY        3.084                  3.084  37      
{inst2/S_i2/CK   inst2/S_i3/CK}                               CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst1/val1_i0_i0/Q  (SLICE_R15C3B)
Path End         : inst2/S_i0/D  (SLICE_R14C3A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  37      
inst2/int_osc                                                 NET DELAY        3.084                  3.084  37      
{inst1/val1_i0_i0/CK   inst1/val1_i0_i1/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
inst1/val1_i0_i0/CK->inst1/val1_i0_i0/Q   SLICE_R15C3B        CLK_TO_Q0_DELAY  0.779                  3.863  1       
inst2/val1[0]                                                 NET DELAY        0.712                  4.575  1       
inst2/mux_10_i1_3_lut/B->inst2/mux_10_i1_3_lut/Z
                                          SLICE_R14C3A        D1_TO_F1_DELAY   0.252                  4.827  1       
inst2/S_3__N_51[0]                                            NET DELAY        0.000                  4.827  1       
inst2/S_i0/D                                                  ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  37      
inst2/int_osc                                                 NET DELAY        3.084                  3.084  37      
{inst2/S_i1/CK   inst2/S_i0/CK}                               CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst1/cols_i0_i4/Q  (SLICE_R17C6D)
Path End         : inst1/initialCols_i0_i3/D  (SLICE_R17C5D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  37      
inst2/int_osc                                                 NET DELAY        3.084                  3.084  37      
{inst1/cols_i0_i3/CK   inst1/cols_i0_i4/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
inst1/cols_i0_i4/CK->inst1/cols_i0_i4/Q   SLICE_R17C6D        CLK_TO_Q1_DELAY  0.779                  3.863  4       
inst1/cols_c_3                                                NET DELAY        0.712                  4.575  4       
SLICE_19/D0->SLICE_19/F0                  SLICE_R17C5D        D0_TO_F0_DELAY   0.252                  4.827  1       
cols_c_3.sig_005.FeedThruLUT                                  NET DELAY        0.000                  4.827  1       
inst1/initialCols_i0_i3/D                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  37      
inst2/int_osc                                                 NET DELAY        3.084                  3.084  37      
{inst1/initialCols_i0_i3/CK   inst1/initialCols_i0_i2/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst1/val2_i0_i0/Q  (SLICE_R14C4B)
Path End         : inst1/val1_i0_i0/D  (SLICE_R15C3B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  37      
inst2/int_osc                                                 NET DELAY        3.084                  3.084  37      
inst1/val2_i0_i0/CK                                           CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
inst1/val2_i0_i0/CK->inst1/val2_i0_i0/Q   SLICE_R14C4B        CLK_TO_Q0_DELAY  0.779                  3.863  3       
inst2/val2[0]                                                 NET DELAY        0.712                  4.575  3       
SLICE_16/D0->SLICE_16/F0                  SLICE_R15C3B        D0_TO_F0_DELAY   0.252                  4.827  1       
val2[0].sig_002.FeedThruLUT                                   NET DELAY        0.000                  4.827  1       
inst1/val1_i0_i0/D                                            ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  37      
inst2/int_osc                                                 NET DELAY        3.084                  3.084  37      
{inst1/val1_i0_i0/CK   inst1/val1_i0_i1/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst1/cols_i0_i1/Q  (SLICE_R18C5A)
Path End         : inst1/initialCols_i0_i0/D  (SLICE_R17C4D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  37      
inst2/int_osc                                                 NET DELAY        3.084                  3.084  37      
inst1/cols_i0_i1/CK                                           CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
inst1/cols_i0_i1/CK->inst1/cols_i0_i1/Q   SLICE_R18C5A        CLK_TO_Q1_DELAY  0.779                  3.863  4       
inst1/cols_c_0                                                NET DELAY        0.712                  4.575  4       
SLICE_15/D0->SLICE_15/F0                  SLICE_R17C4D        D0_TO_F0_DELAY   0.252                  4.827  1       
cols_c_0.sig_001.FeedThruLUT                                  NET DELAY        0.000                  4.827  1       
inst1/initialCols_i0_i0/D                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  37      
inst2/int_osc                                                 NET DELAY        3.084                  3.084  37      
{inst1/initialCols_i0_i0/CK   inst1/initialCols_i0_i1/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst1/val2_i0_i2/Q  (SLICE_R15C4C)
Path End         : inst1/val1_i0_i2/D  (SLICE_R15C3C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  37      
inst2/int_osc                                                 NET DELAY        3.084                  3.084  37      
inst1/val2_i0_i2/CK                                           CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
inst1/val2_i0_i2/CK->inst1/val2_i0_i2/Q   SLICE_R15C4C        CLK_TO_Q1_DELAY  0.779                  3.863  2       
inst2/val2[2]                                                 NET DELAY        0.712                  4.575  2       
SLICE_14/D0->SLICE_14/F0                  SLICE_R15C3C        D0_TO_F0_DELAY   0.252                  4.827  1       
val2[2].sig_000.FeedThruLUT                                   NET DELAY        0.000                  4.827  1       
inst1/val1_i0_i2/D                                            ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  37      
inst2/int_osc                                                 NET DELAY        3.084                  3.084  37      
{inst1/val1_i0_i2/CK   inst1/val1_i0_i3/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst1/noKeyCounter_203__i6/Q  (SLICE_R18C9D)
Path End         : inst1/noKeyCounter_203__i6/D  (SLICE_R18C9D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  37      
inst2/int_osc                                                 NET DELAY        3.084                  3.084  37      
{inst1/noKeyCounter_203__i5/CK   inst1/noKeyCounter_203__i6/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
inst1/noKeyCounter_203__i6/CK->inst1/noKeyCounter_203__i6/Q
                                          SLICE_R18C9D        CLK_TO_Q1_DELAY  0.779                  3.863  2       
inst1/noKeyCounter[6]                                         NET DELAY        0.882                  4.745  2       
inst1/noKeyCounter_203_add_4_7/C1->inst1/noKeyCounter_203_add_4_7/S1
                                          SLICE_R18C9D        C1_TO_F1_DELAY   0.252                  4.997  1       
inst1/n41[6]                                                  NET DELAY        0.000                  4.997  1       
inst1/noKeyCounter_203__i6/D                                  ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  37      
inst2/int_osc                                                 NET DELAY        3.084                  3.084  37      
{inst1/noKeyCounter_203__i5/CK   inst1/noKeyCounter_203__i6/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.997  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst1/noKeyCounter_203__i7/Q  (SLICE_R18C10A)
Path End         : inst1/noKeyCounter_203__i7/D  (SLICE_R18C10A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  37      
inst2/int_osc                                                 NET DELAY        3.084                  3.084  37      
{inst1/noKeyCounter_203__i7/CK   inst1/noKeyCounter_203__i8/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
inst1/noKeyCounter_203__i7/CK->inst1/noKeyCounter_203__i7/Q
                                          SLICE_R18C10A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
inst1/noKeyCounter[7]                                         NET DELAY        0.882                  4.745  2       
inst1/noKeyCounter_203_add_4_9/C0->inst1/noKeyCounter_203_add_4_9/S0
                                          SLICE_R18C10A       C0_TO_F0_DELAY   0.252                  4.997  1       
inst1/n41[7]                                                  NET DELAY        0.000                  4.997  1       
inst1/noKeyCounter_203__i7/D                                  ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  37      
inst2/int_osc                                                 NET DELAY        3.084                  3.084  37      
{inst1/noKeyCounter_203__i7/CK   inst1/noKeyCounter_203__i8/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.997  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : inst1/noKeyCounter_203__i8/Q  (SLICE_R18C10A)
Path End         : inst1/noKeyCounter_203__i8/D  (SLICE_R18C10A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  37      
inst2/int_osc                                                 NET DELAY        3.084                  3.084  37      
{inst1/noKeyCounter_203__i7/CK   inst1/noKeyCounter_203__i8/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
inst1/noKeyCounter_203__i8/CK->inst1/noKeyCounter_203__i8/Q
                                          SLICE_R18C10A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
inst1/noKeyCounter[8]                                         NET DELAY        0.882                  4.745  2       
inst1/noKeyCounter_203_add_4_9/C1->inst1/noKeyCounter_203_add_4_9/S1
                                          SLICE_R18C10A       C1_TO_F1_DELAY   0.252                  4.997  1       
inst1/n41[8]                                                  NET DELAY        0.000                  4.997  1       
inst1/noKeyCounter_203__i8/D                                  ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  37      
inst2/int_osc                                                 NET DELAY        3.084                  3.084  37      
{inst1/noKeyCounter_203__i7/CK   inst1/noKeyCounter_203__i8/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.997  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



