# packet_chopper
30/12/2022: finished the design with "DATA_WIDTH = 64" and "DAT_WIDTH  = 64"
30/12/2022: finished the design with "DATA_WIDTH = 32" and "DAT_WIDTH  = 32"


Simulation
Note1: When you run the simulation, you need to modify the data file path based on your actual path
$readmemh("D:/FPGA_Proj/RTL/packet_chopper/tx_64bits_data.txt", tx_data);