
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015266                       # Number of seconds simulated
sim_ticks                                 15265624500                       # Number of ticks simulated
final_tick                                15265624500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 106479                       # Simulator instruction rate (inst/s)
host_op_rate                                   181205                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               29469153                       # Simulator tick rate (ticks/s)
host_mem_usage                                5719508                       # Number of bytes of host memory used
host_seconds                                   518.02                       # Real time elapsed on the host
sim_insts                                    55158331                       # Number of instructions simulated
sim_ops                                      93867815                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  15265624500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         3426752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           16384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.dcache.prefetcher       101760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.icache.prefetcher     27884032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::feature_extraction_datapath.cache          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::feature_extraction_datapath.cache.prefetcher         2944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           31432128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      3426752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3426752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         8640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            8640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            53543                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.dcache.prefetcher         1590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.icache.prefetcher       435688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::feature_extraction_datapath.cache            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::feature_extraction_datapath.cache.prefetcher           46                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              491127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           135                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                135                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          224475062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            1073261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.dcache.prefetcher      6665957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.icache.prefetcher   1826589669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::feature_extraction_datapath.cache        16770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::feature_extraction_datapath.cache.prefetcher       192852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2059013570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     224475062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        224475062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          565978                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               565978                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          565978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         224475062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           1073261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.dcache.prefetcher      6665957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.icache.prefetcher   1826589669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::feature_extraction_datapath.cache        16770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::feature_extraction_datapath.cache.prefetcher       192852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2059579547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      491133                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        135                       # Number of write requests accepted
system.mem_ctrls.readBursts                    491133                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      135                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               31428288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                31432512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 8640                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     66                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             41853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             23421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            49934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            55530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            88454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            68316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           127297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               18                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   15265620007                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                491133                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  135                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   55130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   56836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   52634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   45462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   39802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   37910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   34630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   48786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   40428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   25515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  19542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  15733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  11217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   6543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        50979                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    616.531199                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   496.113202                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   324.151799                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2069      4.06%      4.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6522     12.79%     16.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6637     13.02%     29.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3694      7.25%     37.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4223      8.28%     45.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6352     12.46%     57.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6539     12.83%     70.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3453      6.77%     77.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11490     22.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        50979                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     603.833333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    639.544656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              1     16.67%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1     16.67%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1     16.67%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1     16.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.666667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.547743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.338090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     33.33%     83.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1     16.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  19201843415                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             28409349665                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2455335000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     39102.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57852.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2058.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2059.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       4.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.67                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   440085                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      94                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.15                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      31073.91                       # Average gap between requests
system.mem_ctrls.pageHitRate                    89.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 84416220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 44845515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               720882960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 328860                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         580834800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            720744480                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             12550560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2428746060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       148618080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1908154200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             6650121735                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            435.627231                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          13652436433                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      6201500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     245730000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   7939136750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    387222199                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1361256567                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   5326077484                       # Time in different power states
system.mem_ctrls_1.actEnergy                279673800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                148619790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2785306860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 224460                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         572229840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1965849630                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             12479520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1281314400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        21760800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1936629540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             9004088640                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            589.827730                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          10920930663                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4442486                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     242096000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   8055485007                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     56664711                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4098155351                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2808780945                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15265624500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                18648129                       # Number of BP lookups
system.cpu.branchPred.condPredicted          18648129                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            211564                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             18170804                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  164310                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              25776                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        18170804                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           16818773                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1352031                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       151898                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15265624500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    18194869                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1153405                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         21728                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          4569                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  15265624500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  15265624500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1673661                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1320                       # TLB misses on write requests
system.cpu.workload.numSyscalls                  1907                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     15265624500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         30531250                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3360176                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       59973301                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    18648129                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           16983083                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      19781187                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  424882                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          1                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 1143                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          6575                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           31                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          237                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1672415                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 72411                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           23361791                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.396930                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.184036                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3717158     15.91%     15.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   252899      1.08%     16.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   223325      0.96%     17.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   245426      1.05%     19.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   176906      0.76%     19.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 16275513     69.67%     89.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   190240      0.81%     90.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   184887      0.79%     91.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2095437      8.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             23361791                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.610788                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.964325                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  3152108                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                627687                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  19235094                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                134461                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 212441                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              101534367                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 212441                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  3275639                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  553744                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          61605                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  19235684                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 22678                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              100656482                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   157                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  13595                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   1443                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           119299182                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             275949168                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        126279868                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            930193                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             111815629                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  7483553                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               4903                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           4905                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    103397                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             18432710                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1426037                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            115363                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            52088                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   98868906                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                8490                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  97232912                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             45738                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         5009580                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      7203885                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           6583                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      23361791                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.162049                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.877765                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2971110     12.72%     12.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              661660      2.83%     15.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              752650      3.22%     18.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              594145      2.54%     21.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              601603      2.58%     23.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            16661161     71.32%     95.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              503972      2.16%     97.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              376452      1.61%     98.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              239038      1.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        23361791                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  187174     79.99%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2270      0.97%     80.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     80.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     80.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     80.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     80.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  29834     12.75%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  7285      3.11%     96.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                63      0.03%     96.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             7383      3.16%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            147141      0.15%      0.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              77171136     79.37%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                25355      0.03%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                122725      0.13%     79.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              275977      0.28%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             18191491     18.71%     98.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1172723      1.21%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           86499      0.09%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          39865      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               97232912                       # Type of FU issued
system.cpu.iq.rate                           3.184701                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      234009                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002407                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          217138299                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         103286896                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     96059059                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              969063                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             600602                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       472895                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               96830362                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  489418                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           162445                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       707007                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1418                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          549                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       428241                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           70                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            23                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 212441                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  554142                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   476                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            98877396                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              9234                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              18432710                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1426037                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6055                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    244                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   226                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            549                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          46734                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       240326                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               287060                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              96765032                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              18190167                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            467880                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     19343433                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 17881371                       # Number of branches executed
system.cpu.iew.exec_stores                    1153266                       # Number of stores executed
system.cpu.iew.exec_rate                     3.169377                       # Inst execution rate
system.cpu.iew.wb_sent                       96645865                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      96531954                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  75636101                       # num instructions producing a value
system.cpu.iew.wb_consumers                  98726435                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.161743                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.766118                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         5009515                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1907                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            212120                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     22595722                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.154230                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.955940                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2965757     13.13%     13.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       861258      3.81%     16.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       540871      2.39%     19.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       687329      3.04%     22.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       278412      1.23%     23.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     16310863     72.19%     95.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       151058      0.67%     96.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       112875      0.50%     96.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       687299      3.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     22595722                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             55158331                       # Number of instructions committed
system.cpu.commit.committedOps               93867815                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       18723499                       # Number of memory references committed
system.cpu.commit.loads                      17725703                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   17661635                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     435758                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  93496257                       # Number of committed integer instructions.
system.cpu.commit.function_calls               110721                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        85019      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         74659297     79.54%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           25222      0.03%     79.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           113911      0.12%     79.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         260867      0.28%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        17652336     18.81%     98.86% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         959589      1.02%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        73367      0.08%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        38207      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          93867815                       # Class of committed instruction
system.cpu.commit.bw_lim_events                687299                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    120785740                       # The number of ROB reads
system.cpu.rob.rob_writes                   198530468                       # The number of ROB writes
system.cpu.timesIdled                           51318                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         7169459                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    55158331                       # Number of Instructions Simulated
system.cpu.committedOps                      93867815                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.553520                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.553520                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.806619                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.806619                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                119613814                       # number of integer regfile reads
system.cpu.int_regfile_writes                77364072                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    809260                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   392056                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  89180214                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 37127948                       # number of cc regfile writes
system.cpu.misc_regfile_reads                55165833                       # number of misc regfile reads
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  15265624500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.num_hwpf_issued     88756840                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified    151586007                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit     62598305                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull           68                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage        481377                       # number of prefetches not generated due to page crossing
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15265624500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               978                       # number of replacements
system.cpu.dcache.tags.tagsinuse           573.487928                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19006998                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1750                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          10861.141714                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    77.287123                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.dcache.prefetcher   496.200804                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.075476                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.dcache.prefetcher     0.484571                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.560047                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          670                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          320                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          275                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.654297                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38019049                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38019049                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  15265624500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     18010232                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        18010232                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       997735                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         997735                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      19007967                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         19007967                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     19007967                       # number of overall hits
system.cpu.dcache.overall_hits::total        19007967                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          395                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           395                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           61                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           61                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          456                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            456                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          456                       # number of overall misses
system.cpu.dcache.overall_misses::total           456                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     34058000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     34058000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      4728500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4728500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     38786500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     38786500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     38786500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     38786500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     18010627                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     18010627                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       997796                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       997796                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     19008423                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     19008423                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     19008423                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     19008423                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000022                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000061                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000024                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000024                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000024                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000024                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 86222.784810                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 86222.784810                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 77516.393443                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77516.393443                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 85058.114035                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 85058.114035                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 85058.114035                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85058.114035                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          152                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           51                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           51                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches               617                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::writebacks          104                       # number of writebacks
system.cpu.dcache.writebacks::total               104                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          166                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          166                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          169                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          169                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          169                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          169                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          229                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          229                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           58                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           58                       # number of WriteReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::cpu.dcache.prefetcher         1921                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         1921                       # number of HardPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          287                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          287                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          287                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.dcache.prefetcher         1921                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2208                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     21742000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21742000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      4635500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4635500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::cpu.dcache.prefetcher    150190455                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    150190455                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     26377500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     26377500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     26377500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.dcache.prefetcher    150190455                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    176567955                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000015                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000015                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000116                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 94943.231441                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 94943.231441                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79922.413793                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79922.413793                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::cpu.dcache.prefetcher 78183.474753                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 78183.474753                       # average HardPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 91907.665505                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91907.665505                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 91907.665505                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.dcache.prefetcher 78183.474753                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79967.370924                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15265624500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15265624500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  15265624500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.prefetcher.num_hwpf_issued     11948965                       # number of hwpf issued
system.cpu.icache.prefetcher.pfIdentified     12673284                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfBufferHit       656235                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull        10219                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage        706036                       # number of prefetches not generated due to page crossing
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  15265624500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            488718                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.728536                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1584307                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            489230                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.238368                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         125973000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    56.782678                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.icache.prefetcher   454.945858                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.110904                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.icache.prefetcher     0.888566                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999470                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022          452                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0          243                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3          145                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::4           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.882812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.117188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3834060                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3834060                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  15265624500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      1584307                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1584307                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1584307                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1584307                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1584307                       # number of overall hits
system.cpu.icache.overall_hits::total         1584307                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        88108                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         88108                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        88108                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          88108                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        88108                       # number of overall misses
system.cpu.icache.overall_misses::total         88108                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   6563252998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6563252998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   6563252998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6563252998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   6563252998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6563252998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1672415                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1672415                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1672415                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1672415                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1672415                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1672415                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.052683                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.052683                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.052683                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.052683                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.052683                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.052683                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 74490.999660                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74490.999660                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 74490.999660                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74490.999660                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 74490.999660                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74490.999660                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        11569                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               293                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    39.484642                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches            296694                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        34565                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        34565                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        34565                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        34565                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        34565                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        34565                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        53543                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        53543                       # number of ReadReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::cpu.icache.prefetcher       435692                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       435692                       # number of HardPFReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        53543                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        53543                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        53543                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.icache.prefetcher       435692                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       489235                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   4842789498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4842789498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::cpu.icache.prefetcher  39005970134                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total  39005970134                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   4842789498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4842789498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   4842789498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.icache.prefetcher  39005970134                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  43848759632                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.032015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.032015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.032015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.292532                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 90446.734363                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90446.734363                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::cpu.icache.prefetcher 89526.477727                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 89526.477727                       # average HardPFReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 90446.734363                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90446.734363                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 90446.734363                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.icache.prefetcher 89526.477727                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89627.192723                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15265624500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15265624500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.feature_extraction_datapath.clk_domain.clock        10000                       # Clock period in ticks
system.feature_extraction_datapath.pwrStateResidencyTicks::UNDEFINED  15265624500                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache_queue_reads            0                       # Number of reads to the feature_extraction_datapath.cache_queue
system.feature_extraction_datapath.cache_queue_writes            0                       # Number of writes to the feature_extraction_datapath.cache_queue
system.feature_extraction_datapath.total_dcache_loads        40380                       # Total number of dcache loads
system.feature_extraction_datapath.total_dcache_stores         3750                       # Total number of dcache stores.
system.feature_extraction_datapath.dcache_latency::samples        44130                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::mean 10330.064514                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::gmean 10147.579791                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::stdev  4244.163676                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::0-32767        43668     98.95%     98.95% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::32768-65535          459      1.04%     99.99% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::65536-98303            1      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::98304-131071            1      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::131072-163839            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::163840-196607            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::196608-229375            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::229376-262143            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::262144-294911            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::294912-327679            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::327680-360447            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::360448-393215            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::393216-425983            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::425984-458751            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::458752-491519            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::491520-524287            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::524288-557055            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::557056-589823            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::589824-622591            1      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::622592-655359            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::655360-688127            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::688128-720895            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::720896-753663            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::753664-786431            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::786432-819199            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::819200-851967            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::851968-884735            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::884736-917503            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::917504-950271            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::950272-983039            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::total        44130                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_queue_time::samples        44130                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::mean 20439.610242                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::gmean 20189.653306                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::stdev 15266.871874                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::0-65535        44120     99.98%     99.98% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::65536-131071            0      0.00%     99.98% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::131072-196607            0      0.00%     99.98% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::196608-262143            0      0.00%     99.98% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::262144-327679            0      0.00%     99.98% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::327680-393215            0      0.00%     99.98% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::393216-458751            0      0.00%     99.98% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::458752-524287            0      0.00%     99.98% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::524288-589823            0      0.00%     99.98% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::589824-655359            0      0.00%     99.98% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::655360-720895            0      0.00%     99.98% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::720896-786431            0      0.00%     99.98% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::786432-851967            0      0.00%     99.98% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::851968-917503            0      0.00%     99.98% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::917504-983039            0      0.00%     99.98% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::983040-1.04858e+06           10      0.02%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.31072e+06-1.37626e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.37626e+06-1.44179e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.44179e+06-1.50733e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.50733e+06-1.57286e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.57286e+06-1.6384e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.6384e+06-1.70394e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.70394e+06-1.76947e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.76947e+06-1.83501e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.83501e+06-1.90054e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.90054e+06-1.96608e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::total        44130                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.total_acp_loads            0                       # Total number of ACP loads
system.feature_extraction_datapath.total_acp_stores            0                       # Total number of ACP stores.
system.feature_extraction_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::mean          nan                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::gmean          nan                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::stdev          nan                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::0            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::1            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::2            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::3            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::4            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::5            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::6            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::7            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::8            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::9            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::10            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::11            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::12            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::13            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::14            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::15            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::16            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::17            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::18            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::19            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::20            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::21            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::22            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::23            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::24            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::25            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::26            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::27            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::28            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::29            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::total            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::0            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::1            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::2            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::3            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::4            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::5            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::6            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::7            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::8            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::9            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::10            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::11            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::12            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::13            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::14            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::15            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::16            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::17            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::18            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::19            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::20            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::21            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::22            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::23            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::24            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::25            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::26            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::27            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::28            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::29            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.dma_setup_cycles            0                       # Total number of cycles spent on setting up DMA transfers.
system.feature_extraction_datapath.sim_cycles       803927                       # Total accelerator cycles
system.feature_extraction_datapath.tlb.hits        44130                       # TLB hits
system.feature_extraction_datapath.tlb.misses           10                       # TLB misses
system.feature_extraction_datapath.tlb.reads        44140                       # TLB reads
system.feature_extraction_datapath.tlb.updates            9                       # TLB updates
system.feature_extraction_datapath.tlb.hitRate     0.999773                       # TLB hit rate
system.feature_extraction_datapath.cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  15265624500                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache.prefetcher.num_hwpf_issued       271482                       # number of hwpf issued
system.feature_extraction_datapath.cache.prefetcher.pfIdentified       302024                       # number of prefetch candidates identified
system.feature_extraction_datapath.cache.prefetcher.pfBufferHit        23497                       # number of redundant prefetches already in prefetch queue
system.feature_extraction_datapath.cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.feature_extraction_datapath.cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.feature_extraction_datapath.cache.prefetcher.pfSpanPage        51024                       # number of prefetches not generated due to page crossing
system.feature_extraction_datapath.cache.tags.pwrStateResidencyTicks::UNDEFINED  15265624500                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache.tags.replacements           95                       # number of replacements
system.feature_extraction_datapath.cache.tags.tagsinuse   463.811667                       # Cycle average of tags in use
system.feature_extraction_datapath.cache.tags.total_refs        44116                       # Total number of references to valid blocks.
system.feature_extraction_datapath.cache.tags.sampled_refs          576                       # Sample count of references to valid blocks.
system.feature_extraction_datapath.cache.tags.avg_refs    76.590278                       # Average number of references to valid blocks.
system.feature_extraction_datapath.cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.feature_extraction_datapath.cache.tags.occ_blocks::feature_extraction_datapath.cache    12.551160                       # Average occupied blocks per requestor
system.feature_extraction_datapath.cache.tags.occ_blocks::feature_extraction_datapath.cache.prefetcher   451.260506                       # Average occupied blocks per requestor
system.feature_extraction_datapath.cache.tags.occ_percent::feature_extraction_datapath.cache     0.024514                       # Average percentage of cache occupancy
system.feature_extraction_datapath.cache.tags.occ_percent::feature_extraction_datapath.cache.prefetcher     0.881368                       # Average percentage of cache occupancy
system.feature_extraction_datapath.cache.tags.occ_percent::total     0.905882                       # Average percentage of cache occupancy
system.feature_extraction_datapath.cache.tags.occ_task_id_blocks::1022          468                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.age_task_id_blocks_1022::3            6                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.age_task_id_blocks_1022::4          462                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.occ_task_id_percent::1022     0.914062                       # Percentage of cache occupancy per task id
system.feature_extraction_datapath.cache.tags.occ_task_id_percent::1024     0.025391                       # Percentage of cache occupancy per task id
system.feature_extraction_datapath.cache.tags.tag_accesses       177103                       # Number of tag accesses
system.feature_extraction_datapath.cache.tags.data_accesses       177103                       # Number of data accesses
system.feature_extraction_datapath.cache.pwrStateResidencyTicks::UNDEFINED  15265624500                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache.ReadReq_hits::feature_extraction_datapath.cache        40370                       # number of ReadReq hits
system.feature_extraction_datapath.cache.ReadReq_hits::total        40370                       # number of ReadReq hits
system.feature_extraction_datapath.cache.WriteReq_hits::feature_extraction_datapath.cache         3298                       # number of WriteReq hits
system.feature_extraction_datapath.cache.WriteReq_hits::total         3298                       # number of WriteReq hits
system.feature_extraction_datapath.cache.demand_hits::feature_extraction_datapath.cache        43668                       # number of demand (read+write) hits
system.feature_extraction_datapath.cache.demand_hits::total        43668                       # number of demand (read+write) hits
system.feature_extraction_datapath.cache.overall_hits::feature_extraction_datapath.cache        43668                       # number of overall hits
system.feature_extraction_datapath.cache.overall_hits::total        43668                       # number of overall hits
system.feature_extraction_datapath.cache.ReadReq_misses::feature_extraction_datapath.cache           10                       # number of ReadReq misses
system.feature_extraction_datapath.cache.ReadReq_misses::total           10                       # number of ReadReq misses
system.feature_extraction_datapath.cache.WriteReq_misses::feature_extraction_datapath.cache          453                       # number of WriteReq misses
system.feature_extraction_datapath.cache.WriteReq_misses::total          453                       # number of WriteReq misses
system.feature_extraction_datapath.cache.demand_misses::feature_extraction_datapath.cache          463                       # number of demand (read+write) misses
system.feature_extraction_datapath.cache.demand_misses::total          463                       # number of demand (read+write) misses
system.feature_extraction_datapath.cache.overall_misses::feature_extraction_datapath.cache          463                       # number of overall misses
system.feature_extraction_datapath.cache.overall_misses::total          463                       # number of overall misses
system.feature_extraction_datapath.cache.ReadReq_miss_latency::feature_extraction_datapath.cache      1090000                       # number of ReadReq miss cycles
system.feature_extraction_datapath.cache.ReadReq_miss_latency::total      1090000                       # number of ReadReq miss cycles
system.feature_extraction_datapath.cache.WriteReq_miss_latency::feature_extraction_datapath.cache     18120000                       # number of WriteReq miss cycles
system.feature_extraction_datapath.cache.WriteReq_miss_latency::total     18120000                       # number of WriteReq miss cycles
system.feature_extraction_datapath.cache.demand_miss_latency::feature_extraction_datapath.cache     19210000                       # number of demand (read+write) miss cycles
system.feature_extraction_datapath.cache.demand_miss_latency::total     19210000                       # number of demand (read+write) miss cycles
system.feature_extraction_datapath.cache.overall_miss_latency::feature_extraction_datapath.cache     19210000                       # number of overall miss cycles
system.feature_extraction_datapath.cache.overall_miss_latency::total     19210000                       # number of overall miss cycles
system.feature_extraction_datapath.cache.ReadReq_accesses::feature_extraction_datapath.cache        40380                       # number of ReadReq accesses(hits+misses)
system.feature_extraction_datapath.cache.ReadReq_accesses::total        40380                       # number of ReadReq accesses(hits+misses)
system.feature_extraction_datapath.cache.WriteReq_accesses::feature_extraction_datapath.cache         3751                       # number of WriteReq accesses(hits+misses)
system.feature_extraction_datapath.cache.WriteReq_accesses::total         3751                       # number of WriteReq accesses(hits+misses)
system.feature_extraction_datapath.cache.demand_accesses::feature_extraction_datapath.cache        44131                       # number of demand (read+write) accesses
system.feature_extraction_datapath.cache.demand_accesses::total        44131                       # number of demand (read+write) accesses
system.feature_extraction_datapath.cache.overall_accesses::feature_extraction_datapath.cache        44131                       # number of overall (read+write) accesses
system.feature_extraction_datapath.cache.overall_accesses::total        44131                       # number of overall (read+write) accesses
system.feature_extraction_datapath.cache.ReadReq_miss_rate::feature_extraction_datapath.cache     0.000248                       # miss rate for ReadReq accesses
system.feature_extraction_datapath.cache.ReadReq_miss_rate::total     0.000248                       # miss rate for ReadReq accesses
system.feature_extraction_datapath.cache.WriteReq_miss_rate::feature_extraction_datapath.cache     0.120768                       # miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.WriteReq_miss_rate::total     0.120768                       # miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.demand_miss_rate::feature_extraction_datapath.cache     0.010491                       # miss rate for demand accesses
system.feature_extraction_datapath.cache.demand_miss_rate::total     0.010491                       # miss rate for demand accesses
system.feature_extraction_datapath.cache.overall_miss_rate::feature_extraction_datapath.cache     0.010491                       # miss rate for overall accesses
system.feature_extraction_datapath.cache.overall_miss_rate::total     0.010491                       # miss rate for overall accesses
system.feature_extraction_datapath.cache.ReadReq_avg_miss_latency::feature_extraction_datapath.cache       109000                       # average ReadReq miss latency
system.feature_extraction_datapath.cache.ReadReq_avg_miss_latency::total       109000                       # average ReadReq miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_miss_latency::feature_extraction_datapath.cache        40000                       # average WriteReq miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_miss_latency::total        40000                       # average WriteReq miss latency
system.feature_extraction_datapath.cache.demand_avg_miss_latency::feature_extraction_datapath.cache 41490.280778                       # average overall miss latency
system.feature_extraction_datapath.cache.demand_avg_miss_latency::total 41490.280778                       # average overall miss latency
system.feature_extraction_datapath.cache.overall_avg_miss_latency::feature_extraction_datapath.cache 41490.280778                       # average overall miss latency
system.feature_extraction_datapath.cache.overall_avg_miss_latency::total 41490.280778                       # average overall miss latency
system.feature_extraction_datapath.cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.blocked::no_targets            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.feature_extraction_datapath.cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.feature_extraction_datapath.cache.unused_prefetches            2                       # number of HardPF blocks evicted w/o reference
system.feature_extraction_datapath.cache.writebacks::writebacks           31                       # number of writebacks
system.feature_extraction_datapath.cache.writebacks::total           31                       # number of writebacks
system.feature_extraction_datapath.cache.ReadReq_mshr_misses::feature_extraction_datapath.cache           10                       # number of ReadReq MSHR misses
system.feature_extraction_datapath.cache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.feature_extraction_datapath.cache.WriteReq_mshr_misses::feature_extraction_datapath.cache          453                       # number of WriteReq MSHR misses
system.feature_extraction_datapath.cache.WriteReq_mshr_misses::total          453                       # number of WriteReq MSHR misses
system.feature_extraction_datapath.cache.HardPFReq_mshr_misses::feature_extraction_datapath.cache.prefetcher          564                       # number of HardPFReq MSHR misses
system.feature_extraction_datapath.cache.HardPFReq_mshr_misses::total          564                       # number of HardPFReq MSHR misses
system.feature_extraction_datapath.cache.demand_mshr_misses::feature_extraction_datapath.cache          463                       # number of demand (read+write) MSHR misses
system.feature_extraction_datapath.cache.demand_mshr_misses::total          463                       # number of demand (read+write) MSHR misses
system.feature_extraction_datapath.cache.overall_mshr_misses::feature_extraction_datapath.cache          463                       # number of overall MSHR misses
system.feature_extraction_datapath.cache.overall_mshr_misses::feature_extraction_datapath.cache.prefetcher          564                       # number of overall MSHR misses
system.feature_extraction_datapath.cache.overall_mshr_misses::total         1027                       # number of overall MSHR misses
system.feature_extraction_datapath.cache.ReadReq_mshr_miss_latency::feature_extraction_datapath.cache       922000                       # number of ReadReq MSHR miss cycles
system.feature_extraction_datapath.cache.ReadReq_mshr_miss_latency::total       922000                       # number of ReadReq MSHR miss cycles
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_latency::feature_extraction_datapath.cache      9513000                       # number of WriteReq MSHR miss cycles
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_latency::total      9513000                       # number of WriteReq MSHR miss cycles
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher     12339500                       # number of HardPFReq MSHR miss cycles
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_latency::total     12339500                       # number of HardPFReq MSHR miss cycles
system.feature_extraction_datapath.cache.demand_mshr_miss_latency::feature_extraction_datapath.cache     10435000                       # number of demand (read+write) MSHR miss cycles
system.feature_extraction_datapath.cache.demand_mshr_miss_latency::total     10435000                       # number of demand (read+write) MSHR miss cycles
system.feature_extraction_datapath.cache.overall_mshr_miss_latency::feature_extraction_datapath.cache     10435000                       # number of overall MSHR miss cycles
system.feature_extraction_datapath.cache.overall_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher     12339500                       # number of overall MSHR miss cycles
system.feature_extraction_datapath.cache.overall_mshr_miss_latency::total     22774500                       # number of overall MSHR miss cycles
system.feature_extraction_datapath.cache.ReadReq_mshr_miss_rate::feature_extraction_datapath.cache     0.000248                       # mshr miss rate for ReadReq accesses
system.feature_extraction_datapath.cache.ReadReq_mshr_miss_rate::total     0.000248                       # mshr miss rate for ReadReq accesses
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_rate::feature_extraction_datapath.cache     0.120768                       # mshr miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_rate::total     0.120768                       # mshr miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_rate::feature_extraction_datapath.cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.feature_extraction_datapath.cache.demand_mshr_miss_rate::feature_extraction_datapath.cache     0.010491                       # mshr miss rate for demand accesses
system.feature_extraction_datapath.cache.demand_mshr_miss_rate::total     0.010491                       # mshr miss rate for demand accesses
system.feature_extraction_datapath.cache.overall_mshr_miss_rate::feature_extraction_datapath.cache     0.010491                       # mshr miss rate for overall accesses
system.feature_extraction_datapath.cache.overall_mshr_miss_rate::feature_extraction_datapath.cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.feature_extraction_datapath.cache.overall_mshr_miss_rate::total     0.023272                       # mshr miss rate for overall accesses
system.feature_extraction_datapath.cache.ReadReq_avg_mshr_miss_latency::feature_extraction_datapath.cache        92200                       # average ReadReq mshr miss latency
system.feature_extraction_datapath.cache.ReadReq_avg_mshr_miss_latency::total        92200                       # average ReadReq mshr miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_mshr_miss_latency::feature_extraction_datapath.cache        21000                       # average WriteReq mshr miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_mshr_miss_latency::total        21000                       # average WriteReq mshr miss latency
system.feature_extraction_datapath.cache.HardPFReq_avg_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher 21878.546099                       # average HardPFReq mshr miss latency
system.feature_extraction_datapath.cache.HardPFReq_avg_mshr_miss_latency::total 21878.546099                       # average HardPFReq mshr miss latency
system.feature_extraction_datapath.cache.demand_avg_mshr_miss_latency::feature_extraction_datapath.cache 22537.796976                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.demand_avg_mshr_miss_latency::total 22537.796976                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.overall_avg_mshr_miss_latency::feature_extraction_datapath.cache 22537.796976                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.overall_avg_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher 21878.546099                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.overall_avg_mshr_miss_latency::total 22175.754625                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        982261                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       490472                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          697                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  15265624500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             491952                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          135                       # Transaction distribution
system.membus.trans_dist::CleanEvict           489656                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              451                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             449                       # Transaction distribution
system.membus.trans_dist::ReadExReq                60                       # Transaction distribution
system.membus.trans_dist::ReadExResp               60                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        491959                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1467183                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1467183                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         5032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         5032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.feature_extraction_datapath.cache.mem_side::system.mem_ctrls.port         1172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.feature_extraction_datapath.cache.mem_side::total         1172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1473387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     31310720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     31310720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       124800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       124800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.feature_extraction_datapath.cache.mem_side::system.mem_ctrls.port         5184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.feature_extraction_datapath.cache.mem_side::total         5184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31440704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1335                       # Total snoops (count)
system.membus.snoopTraffic                      56704                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            492470                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002798                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052823                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  491092     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                    1378      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              492470                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1088359547                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2498254607                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy           11456242                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer6.occupancy            3466645                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
