$date
	Sun Feb 28 00:43:49 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! result $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$var integer 32 & i [31:0] $end
$scope module uut $end
$var wire 1 # i_a $end
$var wire 1 $ i_b $end
$var wire 1 % i_cin $end
$var wire 1 " o_cout $end
$var wire 1 ! o_result $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
0$
0#
0"
0!
$end
#10
b1 &
#20
1!
b10 &
1%
#30
1!
b11 &
1$
0%
#40
1"
0!
b100 &
1%
#50
0"
1!
b101 &
1#
0$
0%
#60
1"
0!
b110 &
1%
#70
0!
b111 &
1$
0%
#80
1!
b1000 &
1%
#90
